Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Apr 25 01:38:36 2019
| Host         : DESKTOP-KQ0V594 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_cpu_7seg_timing_summary_routed.rpt -rpx top_cpu_7seg_timing_summary_routed.rpx
| Design       : top_cpu_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[10]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[11]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[12]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[2]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[3]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[4]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[5]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[7]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[8]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: cpu/sccpu/pc_hier_0/PC_0/pc_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_0/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.970        0.000                      0                 5088        0.262        0.000                      0                 5088        3.000        0.000                       0                  2086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100_25/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100_25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         15.970        0.000                      0                 5088        0.262        0.000                      0                 5088       19.500        0.000                       0                  2082  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100_25/inst/clk_in1
  To Clock:  clk100_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.952ns  (logic 2.037ns (51.541%)  route 1.915ns (48.460%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.240    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5_n_1
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.574 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__6/O[1]
                         net (fo=1, routed)           0.000    25.574    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[30]
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[30]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.574    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.857ns  (logic 1.942ns (50.347%)  route 1.915ns (49.653%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.240    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5_n_1
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.479 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__6/O[2]
                         net (fo=1, routed)           0.000    25.479    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[31]
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[31]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.479    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.081ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.841ns  (logic 1.926ns (50.140%)  route 1.915ns (49.860%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.240    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5_n_1
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.463 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__6/O[0]
                         net (fo=1, routed)           0.000    25.463    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[29]
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y114        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[29]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.463    
  -------------------------------------------------------------------
                         slack                                 16.081    

Slack (MET) :             16.084ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.838ns  (logic 1.923ns (50.101%)  route 1.915ns (49.899%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.460 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/O[1]
                         net (fo=1, routed)           0.000    25.460    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[26]
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[26]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.460    
  -------------------------------------------------------------------
                         slack                                 16.084    

Slack (MET) :             16.105ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.817ns  (logic 1.902ns (49.827%)  route 1.915ns (50.173%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.439 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/O[3]
                         net (fo=1, routed)           0.000    25.439    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[28]
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[28]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.439    
  -------------------------------------------------------------------
                         slack                                 16.105    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.743ns  (logic 1.828ns (48.835%)  route 1.915ns (51.165%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.365 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/O[2]
                         net (fo=1, routed)           0.000    25.365    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[27]
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[27]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[27]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.365    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.727ns  (logic 1.812ns (48.615%)  route 1.915ns (51.385%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.126 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.126    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4_n_1
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.349 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__5/O[0]
                         net (fo=1, routed)           0.000    25.349    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[25]
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.500    41.503    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y113        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[25]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.098    41.482    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    41.544    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[25]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -25.349    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.199ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.724ns  (logic 1.809ns (48.574%)  route 1.915ns (51.426%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.346 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/O[1]
                         net (fo=1, routed)           0.000    25.346    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[22]
    SLICE_X41Y112        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.501    41.504    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y112        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[22]/C
                         clock pessimism              0.077    41.581    
                         clock uncertainty           -0.098    41.483    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.062    41.545    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[22]
  -------------------------------------------------------------------
                         required time                         41.545    
                         arrival time                         -25.346    
  -------------------------------------------------------------------
                         slack                                 16.199    

Slack (MET) :             16.205ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/NPC_0/npc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/cpu_ref/array_reg_reg[11][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.580ns (16.310%)  route 2.976ns (83.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.624     1.626    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y107        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[1]/Q
                         net (fo=2, routed)           1.164     3.246    cpu/sccpu/pc_hier_0/NPC_0/array_reg_reg[1][30][1]
    SLICE_X46Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.370 r  cpu/sccpu/pc_hier_0/NPC_0/array_reg[1][1]_i_1/O
                         net (fo=31, routed)          1.812     5.182    cpu/sccpu/cpu_ref/rfwdata[1]
    SLICE_X32Y106        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    21.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.507    21.510    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X32Y106        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[11][1]/C  (IS_INVERTED)
                         clock pessimism              0.077    21.587    
                         clock uncertainty           -0.098    21.489    
    SLICE_X32Y106        FDRE (Setup_fdre_C_D)       -0.102    21.387    cpu/sccpu/cpu_ref/array_reg_reg[11][1]
  -------------------------------------------------------------------
                         required time                         21.387    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 16.205    

Slack (MET) :             16.220ns  (required time - arrival time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/NPC_0/npc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.703ns  (logic 1.788ns (48.282%)  route 1.915ns (51.718%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 21.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809    21.809    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    17.888 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    19.906    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.620    21.622    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X44Y108        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.459    22.081 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[6]/Q
                         net (fo=427, routed)         1.915    23.996    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[8][1]
    SLICE_X41Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    24.670 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.670    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__0_n_1
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.784 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.784    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__1_n_1
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.898 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.898    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__2_n_1
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.012 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.012    cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__3_n_1
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.325 r  cpu/sccpu/pc_hier_0/NPC_0/npc0_carry__4/O[3]
                         net (fo=1, routed)           0.000    25.325    cpu/sccpu/pc_hier_0/NPC_0/p_0_in[24]
    SLICE_X41Y112        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        1.501    41.504    cpu/sccpu/pc_hier_0/NPC_0/clk_out1
    SLICE_X41Y112        FDRE                                         r  cpu/sccpu/pc_hier_0/NPC_0/npc_reg[24]/C
                         clock pessimism              0.077    41.581    
                         clock uncertainty           -0.098    41.483    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.062    41.545    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[24]
  -------------------------------------------------------------------
                         required time                         41.545    
                         arrival time                         -25.325    
  -------------------------------------------------------------------
                         slack                                 16.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.873%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 20.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 20.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.560    20.562    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y113        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDCE (Prop_fdce_C_Q)         0.146    20.708 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/Q
                         net (fo=2, routed)           0.170    20.878    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[28]_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.045    20.923 r  cpu/sccpu/pc_hier_0/NPC_0/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    20.923    cpu/sccpu/pc_hier_0/PC_0/mux4_out[25]
    SLICE_X43Y113        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.828    20.830    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y113        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.269    20.562    
    SLICE_X43Y113        FDCE (Hold_fdce_C_D)         0.099    20.661    cpu/sccpu/pc_hier_0/PC_0/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -20.661    
                         arrival time                          20.923    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.873%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 20.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 20.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.560    20.562    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.146    20.708 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/Q
                         net (fo=2, routed)           0.170    20.878    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[31]_1
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045    20.923 r  cpu/sccpu/pc_hier_0/NPC_0/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    20.923    cpu/sccpu/pc_hier_0/PC_0/mux4_out[28]
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.828    20.830    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.269    20.562    
    SLICE_X43Y114        FDCE (Hold_fdce_C_D)         0.099    20.661    cpu/sccpu/pc_hier_0/PC_0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -20.661    
                         arrival time                          20.923    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.422ns  (logic 0.191ns (45.235%)  route 0.231ns (54.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 20.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 20.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.560    20.562    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.146    20.708 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/Q
                         net (fo=2, routed)           0.231    20.939    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[29]_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045    20.984 r  cpu/sccpu/pc_hier_0/NPC_0/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    20.984    cpu/sccpu/pc_hier_0/PC_0/mux4_out[26]
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.828    20.830    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.269    20.562    
    SLICE_X43Y114        FDCE (Hold_fdce_C_D)         0.099    20.661    cpu/sccpu/pc_hier_0/PC_0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        -20.661    
                         arrival time                          20.984    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.423ns  (logic 0.191ns (45.121%)  route 0.232ns (54.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 20.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 20.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.560    20.562    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.146    20.708 r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/Q
                         net (fo=2, routed)           0.232    20.940    cpu/sccpu/pc_hier_0/NPC_0/pc_reg[30]
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045    20.985 r  cpu/sccpu/pc_hier_0/NPC_0/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    20.985    cpu/sccpu/pc_hier_0/PC_0/mux4_out[27]
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.828    20.830    cpu/sccpu/pc_hier_0/PC_0/clk_out1
    SLICE_X43Y114        FDCE                                         r  cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.269    20.562    
    SLICE_X43Y114        FDCE (Hold_fdce_C_D)         0.099    20.661    cpu/sccpu/pc_hier_0/PC_0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        -20.661    
                         arrival time                          20.985    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[6][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/dmem_0/ram_reg[16][4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.824ns  (logic 0.373ns (45.265%)  route 0.451ns (54.735%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 20.832 - 20.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 20.566 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.564    20.566    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X45Y105        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[6][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.146    20.712 r  cpu/sccpu/cpu_ref/array_reg_reg[6][4]/Q
                         net (fo=2, routed)           0.069    20.781    cpu/sccpu/cpu_ref/array_reg_reg_n_1_[6][4]
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.045    20.826 r  cpu/sccpu/cpu_ref/ram[0][4]_i_13/O
                         net (fo=1, routed)           0.000    20.826    cpu/sccpu/cpu_ref/ram[0][4]_i_13_n_1
    SLICE_X44Y105        MUXF7 (Prop_muxf7_I1_O)      0.074    20.900 r  cpu/sccpu/cpu_ref/ram_reg[0][4]_i_5/O
                         net (fo=1, routed)           0.132    21.031    cpu/sccpu/cpu_ref/ram_reg[0][4]_i_5_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I5_O)        0.108    21.139 r  cpu/sccpu/cpu_ref/ram[0][4]_i_1/O
                         net (fo=33, routed)          0.250    21.390    cpu/dmem_0/D[4]
    SLICE_X53Y105        FDRE                                         r  cpu/dmem_0/ram_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.829    20.831    cpu/dmem_0/clk_out1
    SLICE_X53Y105        FDRE                                         r  cpu/dmem_0/ram_reg[16][4]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.826    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.079    20.905    cpu/dmem_0/ram_reg[16][4]
  -------------------------------------------------------------------
                         required time                        -20.906    
                         arrival time                          21.390    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/dmem_0/ram_reg[14][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.840ns  (logic 0.374ns (44.516%)  route 0.466ns (55.484%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 20.822 - 20.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 20.556 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.554    20.556    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X43Y121        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_fdre_C_Q)         0.146    20.702 r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/Q
                         net (fo=2, routed)           0.065    20.767    cpu/sccpu/cpu_ref/array_reg_reg_n_1_[7][23]
    SLICE_X42Y121        LUT6 (Prop_lut6_I0_O)        0.045    20.812 r  cpu/sccpu/cpu_ref/ram[0][23]_i_13/O
                         net (fo=1, routed)           0.000    20.812    cpu/sccpu/cpu_ref/ram[0][23]_i_13_n_1
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I1_O)      0.075    20.887 r  cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5/O
                         net (fo=1, routed)           0.113    21.000    cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5_n_1
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.108    21.108 r  cpu/sccpu/cpu_ref/ram[0][23]_i_1/O
                         net (fo=33, routed)          0.288    21.396    cpu/dmem_0/D[23]
    SLICE_X57Y120        FDRE                                         r  cpu/dmem_0/ram_reg[14][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.820    20.821    cpu/dmem_0/clk_out1
    SLICE_X57Y120        FDRE                                         r  cpu/dmem_0/ram_reg[14][23]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.816    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.053    20.869    cpu/dmem_0/ram_reg[14][23]
  -------------------------------------------------------------------
                         required time                        -20.869    
                         arrival time                          21.396    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/dmem_0/ram_reg[27][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.854ns  (logic 0.374ns (43.806%)  route 0.480ns (56.194%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 20.821 - 20.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 20.556 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.554    20.556    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X43Y121        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_fdre_C_Q)         0.146    20.702 r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/Q
                         net (fo=2, routed)           0.065    20.767    cpu/sccpu/cpu_ref/array_reg_reg_n_1_[7][23]
    SLICE_X42Y121        LUT6 (Prop_lut6_I0_O)        0.045    20.812 r  cpu/sccpu/cpu_ref/ram[0][23]_i_13/O
                         net (fo=1, routed)           0.000    20.812    cpu/sccpu/cpu_ref/ram[0][23]_i_13_n_1
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I1_O)      0.075    20.887 r  cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5/O
                         net (fo=1, routed)           0.113    21.000    cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5_n_1
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.108    21.108 r  cpu/sccpu/cpu_ref/ram[0][23]_i_1/O
                         net (fo=33, routed)          0.302    21.409    cpu/dmem_0/D[23]
    SLICE_X56Y121        FDRE                                         r  cpu/dmem_0/ram_reg[27][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.819    20.820    cpu/dmem_0/clk_out1
    SLICE_X56Y121        FDRE                                         r  cpu/dmem_0/ram_reg[27][23]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.815    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.056    20.871    cpu/dmem_0/ram_reg[27][23]
  -------------------------------------------------------------------
                         required time                        -20.872    
                         arrival time                          21.409    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 cpu/dmem_0/ram_reg[4][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sccpu/cpu_ref/array_reg_reg[6][4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.934ns  (logic 0.418ns (44.766%)  route 0.516ns (55.233%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 20.836 - 20.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 20.564 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.562    20.564    cpu/dmem_0/clk_out1
    SLICE_X61Y103        FDRE                                         r  cpu/dmem_0/ram_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.146    20.710 r  cpu/dmem_0/ram_reg[4][4]/Q
                         net (fo=1, routed)           0.105    20.815    cpu/dmem_0/ram_reg_n_1_[4][4]
    SLICE_X61Y104        LUT6 (Prop_lut6_I5_O)        0.045    20.860 r  cpu/dmem_0/array_reg[1][4]_i_14/O
                         net (fo=1, routed)           0.000    20.860    cpu/dmem_0/array_reg[1][4]_i_14_n_1
    SLICE_X61Y104        MUXF7 (Prop_muxf7_I1_O)      0.074    20.934 r  cpu/dmem_0/array_reg_reg[1][4]_i_6/O
                         net (fo=1, routed)           0.138    21.072    cpu/dmem_0/array_reg_reg[1][4]_i_6_n_1
    SLICE_X58Y105        LUT6 (Prop_lut6_I5_O)        0.108    21.180 r  cpu/dmem_0/array_reg[1][4]_i_2/O
                         net (fo=1, routed)           0.273    21.452    cpu/sccpu/pc_hier_0/NPC_0/dataBus1[4]
    SLICE_X45Y105        LUT5 (Prop_lut5_I0_O)        0.045    21.497 r  cpu/sccpu/pc_hier_0/NPC_0/array_reg[1][4]_i_1/O
                         net (fo=31, routed)          0.000    21.497    cpu/sccpu/cpu_ref/rfwdata[4]
    SLICE_X45Y105        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.833    20.835    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X45Y105        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.830    
    SLICE_X45Y105        FDRE (Hold_fdre_C_D)         0.099    20.929    cpu/sccpu/cpu_ref/array_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                        -20.930    
                         arrival time                          21.497    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/dmem_0/ram_reg[11][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.910ns  (logic 0.374ns (41.093%)  route 0.536ns (58.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 20.821 - 20.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 20.556 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.554    20.556    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X43Y121        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_fdre_C_Q)         0.146    20.702 r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/Q
                         net (fo=2, routed)           0.065    20.767    cpu/sccpu/cpu_ref/array_reg_reg_n_1_[7][23]
    SLICE_X42Y121        LUT6 (Prop_lut6_I0_O)        0.045    20.812 r  cpu/sccpu/cpu_ref/ram[0][23]_i_13/O
                         net (fo=1, routed)           0.000    20.812    cpu/sccpu/cpu_ref/ram[0][23]_i_13_n_1
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I1_O)      0.075    20.887 r  cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5/O
                         net (fo=1, routed)           0.113    21.000    cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5_n_1
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.108    21.108 r  cpu/sccpu/cpu_ref/ram[0][23]_i_1/O
                         net (fo=33, routed)          0.358    21.466    cpu/dmem_0/D[23]
    SLICE_X57Y121        FDRE                                         r  cpu/dmem_0/ram_reg[11][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.819    20.820    cpu/dmem_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  cpu/dmem_0/ram_reg[11][23]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.815    
    SLICE_X57Y121        FDRE (Hold_fdre_C_D)         0.077    20.892    cpu/dmem_0/ram_reg[11][23]
  -------------------------------------------------------------------
                         required time                        -20.892    
                         arrival time                          21.466    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/dmem_0/ram_reg[28][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.917ns  (logic 0.374ns (40.797%)  route 0.543ns (59.203%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 20.820 - 20.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 20.556 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624    20.624    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    19.328 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    19.976    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.554    20.556    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X43Y121        FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_fdre_C_Q)         0.146    20.702 r  cpu/sccpu/cpu_ref/array_reg_reg[7][23]/Q
                         net (fo=2, routed)           0.065    20.767    cpu/sccpu/cpu_ref/array_reg_reg_n_1_[7][23]
    SLICE_X42Y121        LUT6 (Prop_lut6_I0_O)        0.045    20.812 r  cpu/sccpu/cpu_ref/ram[0][23]_i_13/O
                         net (fo=1, routed)           0.000    20.812    cpu/sccpu/cpu_ref/ram[0][23]_i_13_n_1
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I1_O)      0.075    20.887 r  cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5/O
                         net (fo=1, routed)           0.113    21.000    cpu/sccpu/cpu_ref/ram_reg[0][23]_i_5_n_1
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.108    21.108 r  cpu/sccpu/cpu_ref/ram[0][23]_i_1/O
                         net (fo=33, routed)          0.364    21.472    cpu/dmem_0/D[23]
    SLICE_X56Y122        FDRE                                         r  cpu/dmem_0/ram_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898    20.898    clk100_25/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    19.273 f  clk100_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    19.973    clk100_25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.002 f  clk100_25/inst/clkout1_buf/O
                         net (fo=2080, routed)        0.817    20.819    cpu/dmem_0/clk_out1
    SLICE_X56Y122        FDRE                                         r  cpu/dmem_0/ram_reg[28][23]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.814    
    SLICE_X56Y122        FDRE (Hold_fdre_C_D)         0.080    20.894    cpu/dmem_0/ram_reg[28][23]
  -------------------------------------------------------------------
                         required time                        -20.895    
                         arrival time                          21.472    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk100_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk100_25/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y105    cpu/dmem_0/ram_reg[16][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y105    cpu/dmem_0/ram_reg[16][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y111    cpu/dmem_0/ram_reg[16][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y107    cpu/dmem_0/ram_reg[17][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y112    cpu/dmem_0/ram_reg[17][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y109    cpu/dmem_0/ram_reg[17][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y112    cpu/dmem_0/ram_reg[17][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y117    cpu/dmem_0/ram_reg[17][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y110    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y110    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y110    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y110    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y111    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y111    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y111    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y111    cpu/sccpu/pc_hier_0/NPC_0/npc_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y105    cpu/dmem_0/ram_reg[16][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y105    cpu/dmem_0/ram_reg[16][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y124    cpu/dmem_0/ram_reg[17][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y124    cpu/dmem_0/ram_reg[17][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y124    cpu/dmem_0/ram_reg[17][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y123    cpu/dmem_0/ram_reg[17][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y111    cpu/dmem_0/ram_reg[4][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    cpu/dmem_0/ram_reg[4][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y108    cpu/sccpu/cpu_ref/array_reg_reg[16][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y108    cpu/sccpu/cpu_ref/array_reg_reg[16][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y108    cpu/sccpu/cpu_ref/array_reg_reg[16][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y107    cpu/sccpu/cpu_ref/array_reg_reg[17][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk100_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk100_25/inst/mmcm_adv_inst/CLKFBOUT



