<stg><name>mat2gray</name>


<trans_list>

<trans id="162" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="2" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="56" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %M_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i16* %I_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i16* %min_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i16* %max_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4  %p_Val2_9 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %min_value)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5  %p_Val2_s = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %max_value)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:6  %max_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_s, i16 0)

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:7  %min_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_9, i16 0)

]]></Node>
<StgValue><ssdm name="min_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="32">
<![CDATA[
entry:8  %rhs_V = sext i32 %min_V to i33

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="33" op_0_bw="32">
<![CDATA[
entry:9  %lhs_V_1 = sext i32 %max_V to i33

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:10  %ret_V_6 = sub nsw i33 %lhs_V_1, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="49" op_0_bw="33">
<![CDATA[
entry:11  %sext_ln1148 = sext i33 %ret_V_6 to i49

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln887, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.i:1  %icmp_ln887 = icmp eq i17 %indvar_flatten, -1472

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.i:2  %add_ln887 = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:3  br i1 %icmp_ln887, label %.exit, label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:3  %tmp_47_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_3_begin:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln676"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3_begin:5  %tmp_24 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %M_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_begin:6  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_47_i_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3_begin:7  %p_Val2_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_24, i16 0)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:8  %icmp_ln87 = icmp slt i32 %p_Val2_11, %min_V

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:9  %xor_ln87 = xor i1 %icmp_ln87, true

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:10  %icmp_ln1495 = icmp slt i32 %p_Val2_11, %max_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:11  %and_ln87 = and i1 %xor_ln87, %icmp_ln1495

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:12  br i1 %and_ln87, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:0  %lhs_V = sext i32 %p_Val2_11 to i33

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:1  %ret_V_8 = sub nsw i33 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="49" op_0_bw="49" op_1_bw="33" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:2  %t_V = call i49 @_ssdm_op_BitConcatenate.i49.i33.i16(i33 %ret_V_8, i16 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="53" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="52" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="51" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="50" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="49" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="48" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="47" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="46" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="45" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="44" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="43" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="42" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="41" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="40" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="39" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="38" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="104" st_id="19" stage="37" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="105" st_id="20" stage="36" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="35" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="107" st_id="22" stage="34" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="33" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="109" st_id="24" stage="32" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="110" st_id="25" stage="31" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="111" st_id="26" stage="30" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="29" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="113" st_id="28" stage="28" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="114" st_id="29" stage="27" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="115" st_id="30" stage="26" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="116" st_id="31" stage="25" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="117" st_id="32" stage="24" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="118" st_id="33" stage="23" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="119" st_id="34" stage="22" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="120" st_id="35" stage="21" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="121" st_id="36" stage="20" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="122" st_id="37" stage="19" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="123" st_id="38" stage="18" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="124" st_id="39" stage="17" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="125" st_id="40" stage="16" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="126" st_id="41" stage="15" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="127" st_id="42" stage="14" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="128" st_id="43" stage="13" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="129" st_id="44" stage="12" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="130" st_id="45" stage="11" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="131" st_id="46" stage="10" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="132" st_id="47" stage="9" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="133" st_id="48" stage="8" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="134" st_id="49" stage="7" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="135" st_id="50" stage="6" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="136" st_id="51" stage="5" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="137" st_id="52" stage="4" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="138" st_id="53" stage="3" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="139" st_id="54" stage="2" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="140" st_id="55" stage="1" lat="53">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:3  %sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="141" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:4  %i_V = trunc i49 %sdiv_ln1148 to i32

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="142" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:5  %mul_ln88 = mul i32 100, %i_V

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="143" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i:6  br label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="144" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="145" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:1  %tmp_46_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str512)

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="146" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="147" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_3:0  %i_V_3 = phi i32 [ %mul_ln88, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i ], [ 6553600, %hls_label_3_begin ]

]]></Node>
<StgValue><ssdm name="i_V_3"/></StgValue>
</operation>

<operation id="148" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:1  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i_V_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="149" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_V_3, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="150" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
hls_label_3:3  %trunc_ln851 = trunc i32 %i_V_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="151" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:4  %icmp_ln851 = icmp eq i16 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="152" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:5  %ret_V_7 = add i16 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="153" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:6  %select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_7

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="154" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:7  %tmp = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:8  %tmp_48_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_48_i_i"/></StgValue>
</operation>

<operation id="156" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_3:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln700"/></StgValue>
</operation>

<operation id="157" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %I_data_stream_V, i16 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln703"/></StgValue>
</operation>

<operation id="158" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_48_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:12  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str512, i32 %tmp_46_i_i)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="160" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:13  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="161" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
