<stg><name>DoMemInit</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([512 x i24]* @thresMem6_V_0, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i24]* @thresMem5_V_0, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* @thresMem4_V_0, [64 x i24]* @thresMem4_V_1, [64 x i24]* @thresMem4_V_2, [64 x i24]* @thresMem4_V_3, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %val_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %val_V)

]]></Node>
<StgValue><ssdm name="val_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %targetInd_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetInd)

]]></Node>
<StgValue><ssdm name="targetInd_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %targetMem_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetMem)

]]></Node>
<StgValue><ssdm name="targetMem_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %targetLayer_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %targetLayer)

]]></Node>
<StgValue><ssdm name="targetLayer_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %p_Repl2_s = icmp ne i64 %val_V_read, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0">
<![CDATA[
:8  switch i32 %targetLayer_read, label %._crit_edge [
    i32 0, label %1
    i32 1, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
    i32 2, label %3
    i32 3, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196
    i32 4, label %5
    i32 5, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185
    i32 6, label %7
    i32 7, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174
    i32 8, label %9
    i32 9, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163
    i32 10, label %branch168
    i32 11, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152
    i32 12, label %branch170
    i32 13, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141
    i32 14, label %branch172
    i32 15, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130
    i32 16, label %11
    i32 17, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119
    i32 18, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108
    i32 19, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97
    i32 20, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86
    i32 21, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75
    i32 22, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64
    i32 23, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53
    i32 24, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit
    i32 25, label %13
    i32 26, label %15
    i32 27, label %17
    i32 28, label %19
    i32 29, label %21
    i32 30, label %23
    i32 31, label %25
    i32 32, label %27
    i32 33, label %29
    i32 34, label %31
    i32 35, label %33
    i32 36, label %35
    i32 37, label %37
    i32 38, label %39
    i32 39, label %41
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1502 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1502"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in8_V_0_load = load i24* @means_in8_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in8_V_0_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in8_V_1_load = load i24* @means_in8_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in8_V_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_14 = select i1 %tmp_1502, i24 %means_in8_V_1_load, i24 %means_in8_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_21 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_14, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1502, label %branch296, label %branch295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch295:0  store i24 %p_Result_21, i24* @means_in8_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch295:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch296:0  store i24 %p_Result_21, i24* @means_in8_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
<literal name="tmp_1502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1500 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1500"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out7_V_0_load = load i24* @means_out7_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out7_V_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out7_V_1_load = load i24* @means_out7_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out7_V_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_13 = select i1 %tmp_1500, i24 %means_out7_V_1_load, i24 %means_out7_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_20 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_13, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1500, label %branch324, label %branch323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch323:0  store i24 %p_Result_20, i24* @means_out7_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch324:0  store i24 %p_Result_20, i24* @means_out7_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
<literal name="tmp_1500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1498 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1498"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out6_V_0_load = load i24* @means_out6_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out6_V_0_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out6_V_1_load = load i24* @means_out6_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out6_V_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_12 = select i1 %tmp_1498, i24 %means_out6_V_1_load, i24 %means_out6_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_19 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_12, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1498, label %branch320, label %branch319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch319:0  store i24 %p_Result_19, i24* @means_out6_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch320:0  store i24 %p_Result_19, i24* @means_out6_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
<literal name="tmp_1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1496 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1496"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out5_V_0_load = load i24* @means_out5_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out5_V_0_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out5_V_1_load = load i24* @means_out5_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out5_V_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_11 = select i1 %tmp_1496, i24 %means_out5_V_1_load, i24 %means_out5_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_18 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_11, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1496, label %branch316, label %branch315

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch315:0  store i24 %p_Result_18, i24* @means_out5_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch316:0  store i24 %p_Result_18, i24* @means_out5_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
<literal name="tmp_1496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1494 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1494"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out4_V_0_load = load i24* @means_out4_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out4_V_0_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out4_V_1_load = load i24* @means_out4_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out4_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_10 = select i1 %tmp_1494, i24 %means_out4_V_1_load, i24 %means_out4_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_17 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_10, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1494, label %branch312, label %branch311

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch311:0  store i24 %p_Result_17, i24* @means_out4_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch312:0  store i24 %p_Result_17, i24* @means_out4_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
<literal name="tmp_1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1492 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1492"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out3_V_0_load = load i24* @means_out3_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out3_V_0_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out3_V_1_load = load i24* @means_out3_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out3_V_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_9 = select i1 %tmp_1492, i24 %means_out3_V_1_load, i24 %means_out3_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_16 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_9, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1492, label %branch308, label %branch307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch307:0  store i24 %p_Result_16, i24* @means_out3_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch308:0  store i24 %p_Result_16, i24* @means_out3_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
<literal name="tmp_1492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1490 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1490"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out2_V_0_load = load i24* @means_out2_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out2_V_0_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out2_V_1_load = load i24* @means_out2_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out2_V_1_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_8 = select i1 %tmp_1490, i24 %means_out2_V_1_load, i24 %means_out2_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_15 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_8, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1490, label %branch304, label %branch303

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch303:0  store i24 %p_Result_15, i24* @means_out2_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch304:0  store i24 %p_Result_15, i24* @means_out2_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
<literal name="tmp_1490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1488 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1488"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_out1_V_0_load = load i24* @means_out1_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out1_V_0_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_out1_V_1_load = load i24* @means_out1_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_out1_V_1_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_7 = select i1 %tmp_1488, i24 %means_out1_V_1_load, i24 %means_out1_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_14 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_7, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1488, label %branch300, label %branch299

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch299:0  store i24 %p_Result_14, i24* @means_out1_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch299:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch300:0  store i24 %p_Result_14, i24* @means_out1_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
<literal name="tmp_1488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1486 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1486"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in7_V_0_load = load i24* @means_in7_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in7_V_0_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in7_V_1_load = load i24* @means_in7_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in7_V_1_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_6 = select i1 %tmp_1486, i24 %means_in7_V_1_load, i24 %means_in7_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_13 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_6, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1486, label %branch292, label %branch291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch291:0  store i24 %p_Result_13, i24* @means_in7_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch291:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch292:0  store i24 %p_Result_13, i24* @means_in7_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
<literal name="tmp_1486" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1484 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1484"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in6_V_0_load = load i24* @means_in6_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in6_V_0_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in6_V_1_load = load i24* @means_in6_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in6_V_1_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_5 = select i1 %tmp_1484, i24 %means_in6_V_1_load, i24 %means_in6_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_12 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_5, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1484, label %branch288, label %branch287

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch287:0  store i24 %p_Result_12, i24* @means_in6_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch288:0  store i24 %p_Result_12, i24* @means_in6_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
<literal name="tmp_1484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1482 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1482"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in5_V_0_load = load i24* @means_in5_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in5_V_0_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in5_V_1_load = load i24* @means_in5_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in5_V_1_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_4 = select i1 %tmp_1482, i24 %means_in5_V_1_load, i24 %means_in5_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_11 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_4, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1482, label %branch284, label %branch283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch283:0  store i24 %p_Result_11, i24* @means_in5_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch284:0  store i24 %p_Result_11, i24* @means_in5_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
<literal name="tmp_1482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1480 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1480"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in4_V_0_load = load i24* @means_in4_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in4_V_0_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in4_V_1_load = load i24* @means_in4_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in4_V_1_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_3 = select i1 %tmp_1480, i24 %means_in4_V_1_load, i24 %means_in4_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_10 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_3, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1480, label %branch280, label %branch279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch279:0  store i24 %p_Result_10, i24* @means_in4_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch280:0  store i24 %p_Result_10, i24* @means_in4_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
<literal name="tmp_1480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1478 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1478"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in3_V_0_load = load i24* @means_in3_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in3_V_0_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in3_V_1_load = load i24* @means_in3_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in3_V_1_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_2 = select i1 %tmp_1478, i24 %means_in3_V_1_load, i24 %means_in3_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_9 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_2, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1478, label %branch276, label %branch275

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch275:0  store i24 %p_Result_9, i24* @means_in3_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch276:0  store i24 %p_Result_9, i24* @means_in3_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
<literal name="tmp_1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1476 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1476"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in2_V_0_load = load i24* @means_in2_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in2_V_0_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in2_V_1_load = load i24* @means_in2_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in2_V_1_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_1 = select i1 %tmp_1476, i24 %means_in2_V_1_load, i24 %means_in2_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_8 = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_1, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1476, label %branch272, label %branch271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch271:0  store i24 %p_Result_8, i24* @means_in2_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch271:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch272:0  store i24 %p_Result_8, i24* @means_in2_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
<literal name="tmp_1476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1474 = trunc i32 %targetMem_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1474"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24">
<![CDATA[
:1  %means_in1_V_0_load = load i24* @means_in1_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in1_V_0_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24">
<![CDATA[
:2  %means_in1_V_1_load = load i24* @means_in1_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in1_V_1_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:3  %p_Val2_s = select i1 %tmp_1474, i24 %means_in1_V_1_load, i24 %means_in1_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_s = call i24 @_ssdm_op_BitSet.i24.i24.i32.i1(i24 %p_Val2_s, i32 %targetInd_read, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1474, label %branch268, label %branch267

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch267:0  store i24 %p_Result_s, i24* @means_in1_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch268:0  store i24 %p_Result_s, i24* @means_in1_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
<literal name="tmp_1474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:0  %tmp_169 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:1  %tmp_1473 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1473"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:2  %tmp_171 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1473, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:3  %alphaMem7_V_0_addr = getelementptr [512 x i24]* @alphaMem7_V_0, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="alphaMem7_V_0_addr"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:4  store i24 %tmp_171, i24* %alphaMem7_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:0  %tmp_166 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:1  %tmp_1472 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1472"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:2  %tmp_168 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1472, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:3  %alphaMem6_V_0_addr = getelementptr [512 x i24]* @alphaMem6_V_0, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="alphaMem6_V_0_addr"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:4  store i24 %tmp_168, i24* %alphaMem6_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit53:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:0  %tmp_163 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:1  %tmp_1471 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1471"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:2  %tmp_165 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1471, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:3  %alphaMem5_V_0_addr = getelementptr [256 x i24]* @alphaMem5_V_0, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="alphaMem5_V_0_addr"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:4  store i24 %tmp_165, i24* %alphaMem5_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit64:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:0  %tmp_160 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:1  %tmp_1469 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1469"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:2  %tmp_162 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1469, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:3  %tmp_1470 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_1470"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:4  %alphaMem4_V_0_addr = getelementptr [64 x i24]* @alphaMem4_V_0, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="alphaMem4_V_0_addr"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:5  %alphaMem4_V_1_addr = getelementptr [64 x i24]* @alphaMem4_V_1, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="alphaMem4_V_1_addr"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:6  %alphaMem4_V_2_addr = getelementptr [64 x i24]* @alphaMem4_V_2, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="alphaMem4_V_2_addr"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:7  %alphaMem4_V_3_addr = getelementptr [64 x i24]* @alphaMem4_V_3, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="alphaMem4_V_3_addr"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75:8  switch i2 %tmp_1470, label %branch261 [
    i2 0, label %branch258
    i2 1, label %branch259
    i2 -2, label %branch260
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch260:0  store i24 %tmp_162, i24* %alphaMem4_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch259:0  store i24 %tmp_162, i24* %alphaMem4_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch258:0  store i24 %tmp_162, i24* %alphaMem4_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch261:0  store i24 %tmp_162, i24* %alphaMem4_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
<literal name="tmp_1470" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit75295:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:0  %tmp_157 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:1  %tmp_1467 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1467"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:2  %tmp_159 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1467, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:3  %tmp_1468 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1468"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:4  %alphaMem3_V_0_addr = getelementptr [8 x i24]* @alphaMem3_V_0, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_0_addr"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:5  %alphaMem3_V_1_addr = getelementptr [8 x i24]* @alphaMem3_V_1, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_1_addr"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:6  %alphaMem3_V_2_addr = getelementptr [8 x i24]* @alphaMem3_V_2, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_2_addr"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:7  %alphaMem3_V_3_addr = getelementptr [8 x i24]* @alphaMem3_V_3, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_3_addr"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:8  %alphaMem3_V_4_addr = getelementptr [8 x i24]* @alphaMem3_V_4, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_4_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:9  %alphaMem3_V_5_addr = getelementptr [8 x i24]* @alphaMem3_V_5, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_5_addr"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:10  %alphaMem3_V_6_addr = getelementptr [8 x i24]* @alphaMem3_V_6, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_6_addr"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:11  %alphaMem3_V_7_addr = getelementptr [8 x i24]* @alphaMem3_V_7, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_7_addr"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:12  %alphaMem3_V_8_addr = getelementptr [8 x i24]* @alphaMem3_V_8, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_8_addr"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:13  %alphaMem3_V_9_addr = getelementptr [8 x i24]* @alphaMem3_V_9, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_9_addr"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:14  %alphaMem3_V_10_addr = getelementptr [8 x i24]* @alphaMem3_V_10, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_10_addr"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:15  %alphaMem3_V_11_addr = getelementptr [8 x i24]* @alphaMem3_V_11, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_11_addr"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:16  %alphaMem3_V_12_addr = getelementptr [8 x i24]* @alphaMem3_V_12, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_12_addr"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:17  %alphaMem3_V_13_addr = getelementptr [8 x i24]* @alphaMem3_V_13, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_13_addr"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:18  %alphaMem3_V_14_addr = getelementptr [8 x i24]* @alphaMem3_V_14, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_14_addr"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:19  %alphaMem3_V_15_addr = getelementptr [8 x i24]* @alphaMem3_V_15, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="alphaMem3_V_15_addr"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86:20  switch i4 %tmp_1468, label %branch257 [
    i4 0, label %branch242
    i4 1, label %branch243
    i4 2, label %branch244
    i4 3, label %branch245
    i4 4, label %branch246
    i4 5, label %branch247
    i4 6, label %branch248
    i4 7, label %branch249
    i4 -8, label %branch250
    i4 -7, label %branch251
    i4 -6, label %branch252
    i4 -5, label %branch253
    i4 -4, label %branch254
    i4 -3, label %branch255
    i4 -2, label %branch256
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch256:0  store i24 %tmp_159, i24* %alphaMem3_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch255:0  store i24 %tmp_159, i24* %alphaMem3_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch254:0  store i24 %tmp_159, i24* %alphaMem3_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch253:0  store i24 %tmp_159, i24* %alphaMem3_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch252:0  store i24 %tmp_159, i24* %alphaMem3_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch251:0  store i24 %tmp_159, i24* %alphaMem3_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch250:0  store i24 %tmp_159, i24* %alphaMem3_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch249:0  store i24 %tmp_159, i24* %alphaMem3_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch248:0  store i24 %tmp_159, i24* %alphaMem3_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch247:0  store i24 %tmp_159, i24* %alphaMem3_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch246:0  store i24 %tmp_159, i24* %alphaMem3_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch245:0  store i24 %tmp_159, i24* %alphaMem3_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch244:0  store i24 %tmp_159, i24* %alphaMem3_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch243:0  store i24 %tmp_159, i24* %alphaMem3_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch242:0  store i24 %tmp_159, i24* %alphaMem3_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch257:0  store i24 %tmp_159, i24* %alphaMem3_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
<literal name="tmp_1468" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit86289:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:0  %tmp_154 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:1  %tmp_1465 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1465"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:2  %tmp_156 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1465, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:3  %tmp_1466 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1466"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:4  %alphaMem2_V_0_addr = getelementptr [8 x i24]* @alphaMem2_V_0, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:5  %alphaMem2_V_1_addr = getelementptr [8 x i24]* @alphaMem2_V_1, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_1_addr"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:6  %alphaMem2_V_2_addr = getelementptr [8 x i24]* @alphaMem2_V_2, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_2_addr"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:7  %alphaMem2_V_3_addr = getelementptr [8 x i24]* @alphaMem2_V_3, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_3_addr"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:8  %alphaMem2_V_4_addr = getelementptr [8 x i24]* @alphaMem2_V_4, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_4_addr"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:9  %alphaMem2_V_5_addr = getelementptr [8 x i24]* @alphaMem2_V_5, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_5_addr"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:10  %alphaMem2_V_6_addr = getelementptr [8 x i24]* @alphaMem2_V_6, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_6_addr"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:11  %alphaMem2_V_7_addr = getelementptr [8 x i24]* @alphaMem2_V_7, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_7_addr"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:12  %alphaMem2_V_8_addr = getelementptr [8 x i24]* @alphaMem2_V_8, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_8_addr"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:13  %alphaMem2_V_9_addr = getelementptr [8 x i24]* @alphaMem2_V_9, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_9_addr"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:14  %alphaMem2_V_10_addr = getelementptr [8 x i24]* @alphaMem2_V_10, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_10_addr"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:15  %alphaMem2_V_11_addr = getelementptr [8 x i24]* @alphaMem2_V_11, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_11_addr"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:16  %alphaMem2_V_12_addr = getelementptr [8 x i24]* @alphaMem2_V_12, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_12_addr"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:17  %alphaMem2_V_13_addr = getelementptr [8 x i24]* @alphaMem2_V_13, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_13_addr"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:18  %alphaMem2_V_14_addr = getelementptr [8 x i24]* @alphaMem2_V_14, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_14_addr"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:19  %alphaMem2_V_15_addr = getelementptr [8 x i24]* @alphaMem2_V_15, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="alphaMem2_V_15_addr"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97:20  switch i4 %tmp_1466, label %branch241 [
    i4 0, label %branch226
    i4 1, label %branch227
    i4 2, label %branch228
    i4 3, label %branch229
    i4 4, label %branch230
    i4 5, label %branch231
    i4 6, label %branch232
    i4 7, label %branch233
    i4 -8, label %branch234
    i4 -7, label %branch235
    i4 -6, label %branch236
    i4 -5, label %branch237
    i4 -4, label %branch238
    i4 -3, label %branch239
    i4 -2, label %branch240
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch240:0  store i24 %tmp_156, i24* %alphaMem2_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch239:0  store i24 %tmp_156, i24* %alphaMem2_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch238:0  store i24 %tmp_156, i24* %alphaMem2_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch237:0  store i24 %tmp_156, i24* %alphaMem2_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch236:0  store i24 %tmp_156, i24* %alphaMem2_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch235:0  store i24 %tmp_156, i24* %alphaMem2_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch234:0  store i24 %tmp_156, i24* %alphaMem2_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch233:0  store i24 %tmp_156, i24* %alphaMem2_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch232:0  store i24 %tmp_156, i24* %alphaMem2_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch231:0  store i24 %tmp_156, i24* %alphaMem2_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch230:0  store i24 %tmp_156, i24* %alphaMem2_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch229:0  store i24 %tmp_156, i24* %alphaMem2_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch228:0  store i24 %tmp_156, i24* %alphaMem2_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch227:0  store i24 %tmp_156, i24* %alphaMem2_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch226:0  store i24 %tmp_156, i24* %alphaMem2_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch241:0  store i24 %tmp_156, i24* %alphaMem2_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
<literal name="tmp_1466" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit97271:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:0  %tmp_151 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:1  %tmp_1463 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1463"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:2  %tmp_153 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1463, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:3  %tmp_1464 = trunc i32 %targetMem_read to i5

]]></Node>
<StgValue><ssdm name="tmp_1464"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:4  %alphaMem1_V_0_addr = getelementptr [2 x i24]* @alphaMem1_V_0, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_0_addr"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:5  %alphaMem1_V_1_addr = getelementptr [2 x i24]* @alphaMem1_V_1, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_1_addr"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:6  %alphaMem1_V_2_addr = getelementptr [2 x i24]* @alphaMem1_V_2, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_2_addr"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:7  %alphaMem1_V_3_addr = getelementptr [2 x i24]* @alphaMem1_V_3, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_3_addr"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:8  %alphaMem1_V_4_addr = getelementptr [2 x i24]* @alphaMem1_V_4, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_4_addr"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:9  %alphaMem1_V_5_addr = getelementptr [2 x i24]* @alphaMem1_V_5, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_5_addr"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:10  %alphaMem1_V_6_addr = getelementptr [2 x i24]* @alphaMem1_V_6, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_6_addr"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:11  %alphaMem1_V_7_addr = getelementptr [2 x i24]* @alphaMem1_V_7, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_7_addr"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:12  %alphaMem1_V_8_addr = getelementptr [2 x i24]* @alphaMem1_V_8, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_8_addr"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:13  %alphaMem1_V_9_addr = getelementptr [2 x i24]* @alphaMem1_V_9, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_9_addr"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:14  %alphaMem1_V_10_addr = getelementptr [2 x i24]* @alphaMem1_V_10, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_10_addr"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:15  %alphaMem1_V_11_addr = getelementptr [2 x i24]* @alphaMem1_V_11, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_11_addr"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:16  %alphaMem1_V_12_addr = getelementptr [2 x i24]* @alphaMem1_V_12, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_12_addr"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:17  %alphaMem1_V_13_addr = getelementptr [2 x i24]* @alphaMem1_V_13, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_13_addr"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:18  %alphaMem1_V_14_addr = getelementptr [2 x i24]* @alphaMem1_V_14, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_14_addr"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:19  %alphaMem1_V_15_addr = getelementptr [2 x i24]* @alphaMem1_V_15, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_15_addr"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:20  %alphaMem1_V_16_addr = getelementptr [2 x i24]* @alphaMem1_V_16, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_16_addr"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:21  %alphaMem1_V_17_addr = getelementptr [2 x i24]* @alphaMem1_V_17, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_17_addr"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:22  %alphaMem1_V_18_addr = getelementptr [2 x i24]* @alphaMem1_V_18, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_18_addr"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:23  %alphaMem1_V_19_addr = getelementptr [2 x i24]* @alphaMem1_V_19, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_19_addr"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:24  %alphaMem1_V_20_addr = getelementptr [2 x i24]* @alphaMem1_V_20, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_20_addr"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:25  %alphaMem1_V_21_addr = getelementptr [2 x i24]* @alphaMem1_V_21, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_21_addr"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:26  %alphaMem1_V_22_addr = getelementptr [2 x i24]* @alphaMem1_V_22, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_22_addr"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:27  %alphaMem1_V_23_addr = getelementptr [2 x i24]* @alphaMem1_V_23, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_23_addr"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:28  %alphaMem1_V_24_addr = getelementptr [2 x i24]* @alphaMem1_V_24, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_24_addr"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:29  %alphaMem1_V_25_addr = getelementptr [2 x i24]* @alphaMem1_V_25, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_25_addr"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:30  %alphaMem1_V_26_addr = getelementptr [2 x i24]* @alphaMem1_V_26, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_26_addr"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:31  %alphaMem1_V_27_addr = getelementptr [2 x i24]* @alphaMem1_V_27, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_27_addr"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:32  %alphaMem1_V_28_addr = getelementptr [2 x i24]* @alphaMem1_V_28, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_28_addr"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:33  %alphaMem1_V_29_addr = getelementptr [2 x i24]* @alphaMem1_V_29, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_29_addr"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:34  %alphaMem1_V_30_addr = getelementptr [2 x i24]* @alphaMem1_V_30, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_30_addr"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:35  %alphaMem1_V_31_addr = getelementptr [2 x i24]* @alphaMem1_V_31, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="alphaMem1_V_31_addr"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108:36  switch i5 %tmp_1464, label %branch225 [
    i5 0, label %branch194
    i5 1, label %branch195
    i5 2, label %branch196
    i5 3, label %branch197
    i5 4, label %branch198
    i5 5, label %branch199
    i5 6, label %branch200
    i5 7, label %branch201
    i5 8, label %branch202
    i5 9, label %branch203
    i5 10, label %branch204
    i5 11, label %branch205
    i5 12, label %branch206
    i5 13, label %branch207
    i5 14, label %branch208
    i5 15, label %branch209
    i5 -16, label %branch210
    i5 -15, label %branch211
    i5 -14, label %branch212
    i5 -13, label %branch213
    i5 -12, label %branch214
    i5 -11, label %branch215
    i5 -10, label %branch216
    i5 -9, label %branch217
    i5 -8, label %branch218
    i5 -7, label %branch219
    i5 -6, label %branch220
    i5 -5, label %branch221
    i5 -4, label %branch222
    i5 -3, label %branch223
    i5 -2, label %branch224
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch224:0  store i24 %tmp_153, i24* %alphaMem1_V_30_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch223:0  store i24 %tmp_153, i24* %alphaMem1_V_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch222:0  store i24 %tmp_153, i24* %alphaMem1_V_28_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch221:0  store i24 %tmp_153, i24* %alphaMem1_V_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch220:0  store i24 %tmp_153, i24* %alphaMem1_V_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch219:0  store i24 %tmp_153, i24* %alphaMem1_V_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch218:0  store i24 %tmp_153, i24* %alphaMem1_V_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch217:0  store i24 %tmp_153, i24* %alphaMem1_V_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch216:0  store i24 %tmp_153, i24* %alphaMem1_V_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch215:0  store i24 %tmp_153, i24* %alphaMem1_V_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch214:0  store i24 %tmp_153, i24* %alphaMem1_V_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch213:0  store i24 %tmp_153, i24* %alphaMem1_V_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch212:0  store i24 %tmp_153, i24* %alphaMem1_V_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch211:0  store i24 %tmp_153, i24* %alphaMem1_V_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch210:0  store i24 %tmp_153, i24* %alphaMem1_V_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch209:0  store i24 %tmp_153, i24* %alphaMem1_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch208:0  store i24 %tmp_153, i24* %alphaMem1_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch207:0  store i24 %tmp_153, i24* %alphaMem1_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch206:0  store i24 %tmp_153, i24* %alphaMem1_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch205:0  store i24 %tmp_153, i24* %alphaMem1_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch204:0  store i24 %tmp_153, i24* %alphaMem1_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch203:0  store i24 %tmp_153, i24* %alphaMem1_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch202:0  store i24 %tmp_153, i24* %alphaMem1_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch201:0  store i24 %tmp_153, i24* %alphaMem1_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch200:0  store i24 %tmp_153, i24* %alphaMem1_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch199:0  store i24 %tmp_153, i24* %alphaMem1_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch198:0  store i24 %tmp_153, i24* %alphaMem1_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch197:0  store i24 %tmp_153, i24* %alphaMem1_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch196:0  store i24 %tmp_153, i24* %alphaMem1_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch195:0  store i24 %tmp_153, i24* %alphaMem1_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch194:0  store i24 %tmp_153, i24* %alphaMem1_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch225:0  store i24 %tmp_153, i24* %alphaMem1_V_31_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
<literal name="tmp_1464" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit108253:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:0  %tmp_148 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:1  %tmp_1461 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1461"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:2  %tmp_150 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1461, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:3  %tmp_1462 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1462"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:4  %alphaMem0_V_0_addr = getelementptr [4 x i24]* @alphaMem0_V_0, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_0_addr"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:5  %alphaMem0_V_1_addr = getelementptr [4 x i24]* @alphaMem0_V_1, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_1_addr"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:6  %alphaMem0_V_2_addr = getelementptr [4 x i24]* @alphaMem0_V_2, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_2_addr"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:7  %alphaMem0_V_3_addr = getelementptr [4 x i24]* @alphaMem0_V_3, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_3_addr"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:8  %alphaMem0_V_4_addr = getelementptr [4 x i24]* @alphaMem0_V_4, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_4_addr"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:9  %alphaMem0_V_5_addr = getelementptr [4 x i24]* @alphaMem0_V_5, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_5_addr"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:10  %alphaMem0_V_6_addr = getelementptr [4 x i24]* @alphaMem0_V_6, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_6_addr"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:11  %alphaMem0_V_7_addr = getelementptr [4 x i24]* @alphaMem0_V_7, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_7_addr"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:12  %alphaMem0_V_8_addr = getelementptr [4 x i24]* @alphaMem0_V_8, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_8_addr"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:13  %alphaMem0_V_9_addr = getelementptr [4 x i24]* @alphaMem0_V_9, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_9_addr"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:14  %alphaMem0_V_10_addr = getelementptr [4 x i24]* @alphaMem0_V_10, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_10_addr"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:15  %alphaMem0_V_11_addr = getelementptr [4 x i24]* @alphaMem0_V_11, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_11_addr"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:16  %alphaMem0_V_12_addr = getelementptr [4 x i24]* @alphaMem0_V_12, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_12_addr"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:17  %alphaMem0_V_13_addr = getelementptr [4 x i24]* @alphaMem0_V_13, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_13_addr"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:18  %alphaMem0_V_14_addr = getelementptr [4 x i24]* @alphaMem0_V_14, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_14_addr"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:19  %alphaMem0_V_15_addr = getelementptr [4 x i24]* @alphaMem0_V_15, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="alphaMem0_V_15_addr"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119:20  switch i4 %tmp_1462, label %branch193 [
    i4 0, label %branch178
    i4 1, label %branch179
    i4 2, label %branch180
    i4 3, label %branch181
    i4 4, label %branch182
    i4 5, label %branch183
    i4 6, label %branch184
    i4 7, label %branch185
    i4 -8, label %branch186
    i4 -7, label %branch187
    i4 -6, label %branch188
    i4 -5, label %branch189
    i4 -4, label %branch190
    i4 -3, label %branch191
    i4 -2, label %branch192
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch192:0  store i24 %tmp_150, i24* %alphaMem0_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch191:0  store i24 %tmp_150, i24* %alphaMem0_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch190:0  store i24 %tmp_150, i24* %alphaMem0_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch189:0  store i24 %tmp_150, i24* %alphaMem0_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch188:0  store i24 %tmp_150, i24* %alphaMem0_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch187:0  store i24 %tmp_150, i24* %alphaMem0_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch186:0  store i24 %tmp_150, i24* %alphaMem0_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch185:0  store i24 %tmp_150, i24* %alphaMem0_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch184:0  store i24 %tmp_150, i24* %alphaMem0_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch183:0  store i24 %tmp_150, i24* %alphaMem0_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch182:0  store i24 %tmp_150, i24* %alphaMem0_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch181:0  store i24 %tmp_150, i24* %alphaMem0_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch180:0  store i24 %tmp_150, i24* %alphaMem0_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch179:0  store i24 %tmp_150, i24* %alphaMem0_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch178:0  store i24 %tmp_150, i24* %alphaMem0_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch193:0  store i24 %tmp_150, i24* %alphaMem0_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
<literal name="tmp_1462" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit119219:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_146 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="64">
<![CDATA[
:1  %tmp_1459 = trunc i64 %val_V_read to i1

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="2" op_0_bw="32">
<![CDATA[
:2  %tmp_1460 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_1460"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem8_V_0_addr = getelementptr [8192 x i1]* @weightMem8_V_0, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="weightMem8_V_0_addr"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem8_V_1_addr = getelementptr [8192 x i1]* @weightMem8_V_1, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="weightMem8_V_1_addr"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem8_V_2_addr = getelementptr [8192 x i1]* @weightMem8_V_2, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="weightMem8_V_2_addr"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem8_V_3_addr = getelementptr [8192 x i1]* @weightMem8_V_3, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="weightMem8_V_3_addr"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_1460, label %branch177 [
    i2 0, label %branch174
    i2 1, label %branch175
    i2 -2, label %branch176
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch176:0  store i1 %tmp_1459, i1* %weightMem8_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch175:0  store i1 %tmp_1459, i1* %weightMem8_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch174:0  store i1 %tmp_1459, i1* %weightMem8_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
branch177:0  store i1 %tmp_1459, i1* %weightMem8_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
<literal name="tmp_1460" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:0  %tmp_143 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:1  %tmp_1458 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:2  %tmp_145 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1458, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:3  %thresMem7_V_0_addr = getelementptr [512 x i24]* @thresMem7_V_0, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="thresMem7_V_0_addr"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:4  store i24 %tmp_145, i24* %thresMem7_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit130:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="32">
<![CDATA[
branch172:0  %tmp_142 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="64">
<![CDATA[
branch172:1  %tmp_1457 = trunc i64 %val_V_read to i8

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:2  %weightMem7_V_0_addr = getelementptr [32768 x i8]* @weightMem7_V_0, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="weightMem7_V_0_addr"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
branch172:3  store i8 %tmp_1457, i8* %weightMem7_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
branch172:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:0  %tmp_139 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:1  %tmp_1456 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:2  %tmp_141 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1456, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:3  %thresMem6_V_0_addr = getelementptr [512 x i24]* @thresMem6_V_0, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="thresMem6_V_0_addr"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:4  store i24 %tmp_141, i24* %thresMem6_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit141:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="32">
<![CDATA[
branch170:0  %tmp_137 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="4" op_0_bw="64">
<![CDATA[
branch170:1  %tmp_1455 = trunc i64 %val_V_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:2  %weightMem6_V_0_addr = getelementptr [32768 x i4]* @weightMem6_V_0, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="weightMem6_V_0_addr"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
branch170:3  store i4 %tmp_1455, i4* %weightMem6_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch170:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:0  %tmp_134 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:1  %tmp_1454 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:2  %tmp_136 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1454, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:3  %thresMem5_V_0_addr = getelementptr [256 x i24]* @thresMem5_V_0, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="thresMem5_V_0_addr"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:4  store i24 %tmp_136, i24* %thresMem5_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit152:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="32">
<![CDATA[
branch168:0  %tmp_133 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="64">
<![CDATA[
branch168:1  %tmp_1453 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch168:2  %weightMem5_V_0_addr = getelementptr [18432 x i32]* @weightMem5_V_0, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="weightMem5_V_0_addr"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
branch168:3  store i32 %tmp_1453, i32* %weightMem5_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch168:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:0  %tmp_130 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:1  %tmp_1451 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:2  %tmp_132 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1451, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:3  %tmp_1452 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:4  %thresMem4_V_0_addr = getelementptr [64 x i24]* @thresMem4_V_0, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="thresMem4_V_0_addr"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:5  %thresMem4_V_1_addr = getelementptr [64 x i24]* @thresMem4_V_1, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="thresMem4_V_1_addr"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:6  %thresMem4_V_2_addr = getelementptr [64 x i24]* @thresMem4_V_2, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="thresMem4_V_2_addr"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:7  %thresMem4_V_3_addr = getelementptr [64 x i24]* @thresMem4_V_3, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="thresMem4_V_3_addr"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163:8  switch i2 %tmp_1452, label %branch167 [
    i2 0, label %branch164
    i2 1, label %branch165
    i2 -2, label %branch166
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch166:0  store i24 %tmp_132, i24* %thresMem4_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch165:0  store i24 %tmp_132, i24* %thresMem4_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch164:0  store i24 %tmp_132, i24* %thresMem4_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
branch167:0  store i24 %tmp_132, i24* %thresMem4_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
<literal name="tmp_1452" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit163181:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_129 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_1449 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="2" op_0_bw="32">
<![CDATA[
:2  %tmp_1450 = trunc i32 %targetMem_read to i2

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem4_V_0_addr = getelementptr [2304 x i32]* @weightMem4_V_0, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="weightMem4_V_0_addr"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem4_V_1_addr = getelementptr [2304 x i32]* @weightMem4_V_1, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="weightMem4_V_1_addr"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem4_V_2_addr = getelementptr [2304 x i32]* @weightMem4_V_2, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="weightMem4_V_2_addr"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem4_V_3_addr = getelementptr [2304 x i32]* @weightMem4_V_3, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="weightMem4_V_3_addr"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_1450, label %branch163 [
    i2 0, label %branch160
    i2 1, label %branch161
    i2 -2, label %branch162
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch162:0  store i32 %tmp_1449, i32* %weightMem4_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch161:0  store i32 %tmp_1449, i32* %weightMem4_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch160:0  store i32 %tmp_1449, i32* %weightMem4_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch163:0  store i32 %tmp_1449, i32* %weightMem4_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
<literal name="tmp_1450" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:0  %tmp_126 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:1  %tmp_1447 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:2  %tmp_128 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1447, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:3  %tmp_1448 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:4  %thresMem3_V_0_addr = getelementptr [8 x i24]* @thresMem3_V_0, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_0_addr"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:5  %thresMem3_V_1_addr = getelementptr [8 x i24]* @thresMem3_V_1, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_1_addr"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:6  %thresMem3_V_2_addr = getelementptr [8 x i24]* @thresMem3_V_2, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_2_addr"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:7  %thresMem3_V_3_addr = getelementptr [8 x i24]* @thresMem3_V_3, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_3_addr"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:8  %thresMem3_V_4_addr = getelementptr [8 x i24]* @thresMem3_V_4, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_4_addr"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:9  %thresMem3_V_5_addr = getelementptr [8 x i24]* @thresMem3_V_5, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_5_addr"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:10  %thresMem3_V_6_addr = getelementptr [8 x i24]* @thresMem3_V_6, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_6_addr"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:11  %thresMem3_V_7_addr = getelementptr [8 x i24]* @thresMem3_V_7, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_7_addr"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:12  %thresMem3_V_8_addr = getelementptr [8 x i24]* @thresMem3_V_8, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_8_addr"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:13  %thresMem3_V_9_addr = getelementptr [8 x i24]* @thresMem3_V_9, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_9_addr"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:14  %thresMem3_V_10_addr = getelementptr [8 x i24]* @thresMem3_V_10, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_10_addr"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:15  %thresMem3_V_11_addr = getelementptr [8 x i24]* @thresMem3_V_11, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_11_addr"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:16  %thresMem3_V_12_addr = getelementptr [8 x i24]* @thresMem3_V_12, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_12_addr"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:17  %thresMem3_V_13_addr = getelementptr [8 x i24]* @thresMem3_V_13, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_13_addr"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:18  %thresMem3_V_14_addr = getelementptr [8 x i24]* @thresMem3_V_14, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_14_addr"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:19  %thresMem3_V_15_addr = getelementptr [8 x i24]* @thresMem3_V_15, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="thresMem3_V_15_addr"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174:20  switch i4 %tmp_1448, label %branch159 [
    i4 0, label %branch144
    i4 1, label %branch145
    i4 2, label %branch146
    i4 3, label %branch147
    i4 4, label %branch148
    i4 5, label %branch149
    i4 6, label %branch150
    i4 7, label %branch151
    i4 -8, label %branch152
    i4 -7, label %branch153
    i4 -6, label %branch154
    i4 -5, label %branch155
    i4 -4, label %branch156
    i4 -3, label %branch157
    i4 -2, label %branch158
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch158:0  store i24 %tmp_128, i24* %thresMem3_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch157:0  store i24 %tmp_128, i24* %thresMem3_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch156:0  store i24 %tmp_128, i24* %thresMem3_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch155:0  store i24 %tmp_128, i24* %thresMem3_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch154:0  store i24 %tmp_128, i24* %thresMem3_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch153:0  store i24 %tmp_128, i24* %thresMem3_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch152:0  store i24 %tmp_128, i24* %thresMem3_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch151:0  store i24 %tmp_128, i24* %thresMem3_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch150:0  store i24 %tmp_128, i24* %thresMem3_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch149:0  store i24 %tmp_128, i24* %thresMem3_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch148:0  store i24 %tmp_128, i24* %thresMem3_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch147:0  store i24 %tmp_128, i24* %thresMem3_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch146:0  store i24 %tmp_128, i24* %thresMem3_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch145:0  store i24 %tmp_128, i24* %thresMem3_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch144:0  store i24 %tmp_128, i24* %thresMem3_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch159:0  store i24 %tmp_128, i24* %thresMem3_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
<literal name="tmp_1448" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit174170:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_125 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_1445 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_1446 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem3_V_0_addr = getelementptr [288 x i32]* @weightMem3_V_0, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_0_addr"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem3_V_1_addr = getelementptr [288 x i32]* @weightMem3_V_1, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_1_addr"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem3_V_2_addr = getelementptr [288 x i32]* @weightMem3_V_2, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_2_addr"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem3_V_3_addr = getelementptr [288 x i32]* @weightMem3_V_3, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_3_addr"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weightMem3_V_4_addr = getelementptr [288 x i32]* @weightMem3_V_4, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_4_addr"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weightMem3_V_5_addr = getelementptr [288 x i32]* @weightMem3_V_5, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_5_addr"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weightMem3_V_6_addr = getelementptr [288 x i32]* @weightMem3_V_6, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_6_addr"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weightMem3_V_7_addr = getelementptr [288 x i32]* @weightMem3_V_7, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_7_addr"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem3_V_8_addr = getelementptr [288 x i32]* @weightMem3_V_8, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_8_addr"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weightMem3_V_9_addr = getelementptr [288 x i32]* @weightMem3_V_9, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_9_addr"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weightMem3_V_10_addr = getelementptr [288 x i32]* @weightMem3_V_10, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_10_addr"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weightMem3_V_11_addr = getelementptr [288 x i32]* @weightMem3_V_11, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_11_addr"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weightMem3_V_12_addr = getelementptr [288 x i32]* @weightMem3_V_12, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_12_addr"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weightMem3_V_13_addr = getelementptr [288 x i32]* @weightMem3_V_13, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_13_addr"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weightMem3_V_14_addr = getelementptr [288 x i32]* @weightMem3_V_14, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_14_addr"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightMem3_V_15_addr = getelementptr [288 x i32]* @weightMem3_V_15, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weightMem3_V_15_addr"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_1446, label %branch143 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
    i4 7, label %branch135
    i4 -8, label %branch136
    i4 -7, label %branch137
    i4 -6, label %branch138
    i4 -5, label %branch139
    i4 -4, label %branch140
    i4 -3, label %branch141
    i4 -2, label %branch142
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch142:0  store i32 %tmp_1445, i32* %weightMem3_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch141:0  store i32 %tmp_1445, i32* %weightMem3_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch140:0  store i32 %tmp_1445, i32* %weightMem3_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch139:0  store i32 %tmp_1445, i32* %weightMem3_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch138:0  store i32 %tmp_1445, i32* %weightMem3_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch137:0  store i32 %tmp_1445, i32* %weightMem3_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch136:0  store i32 %tmp_1445, i32* %weightMem3_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch135:0  store i32 %tmp_1445, i32* %weightMem3_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch134:0  store i32 %tmp_1445, i32* %weightMem3_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch133:0  store i32 %tmp_1445, i32* %weightMem3_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch132:0  store i32 %tmp_1445, i32* %weightMem3_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch131:0  store i32 %tmp_1445, i32* %weightMem3_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch130:0  store i32 %tmp_1445, i32* %weightMem3_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch129:0  store i32 %tmp_1445, i32* %weightMem3_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch128:0  store i32 %tmp_1445, i32* %weightMem3_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch143:0  store i32 %tmp_1445, i32* %weightMem3_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
<literal name="tmp_1446" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:0  %tmp_122 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:1  %tmp_1443 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:2  %tmp_124 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1443, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:3  %tmp_1444 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:4  %thresMem2_V_0_addr = getelementptr [8 x i24]* @thresMem2_V_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_0_addr"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:5  %thresMem2_V_1_addr = getelementptr [8 x i24]* @thresMem2_V_1, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_1_addr"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:6  %thresMem2_V_2_addr = getelementptr [8 x i24]* @thresMem2_V_2, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_2_addr"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:7  %thresMem2_V_3_addr = getelementptr [8 x i24]* @thresMem2_V_3, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_3_addr"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:8  %thresMem2_V_4_addr = getelementptr [8 x i24]* @thresMem2_V_4, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_4_addr"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:9  %thresMem2_V_5_addr = getelementptr [8 x i24]* @thresMem2_V_5, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_5_addr"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:10  %thresMem2_V_6_addr = getelementptr [8 x i24]* @thresMem2_V_6, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_6_addr"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:11  %thresMem2_V_7_addr = getelementptr [8 x i24]* @thresMem2_V_7, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_7_addr"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:12  %thresMem2_V_8_addr = getelementptr [8 x i24]* @thresMem2_V_8, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_8_addr"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:13  %thresMem2_V_9_addr = getelementptr [8 x i24]* @thresMem2_V_9, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_9_addr"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:14  %thresMem2_V_10_addr = getelementptr [8 x i24]* @thresMem2_V_10, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_10_addr"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:15  %thresMem2_V_11_addr = getelementptr [8 x i24]* @thresMem2_V_11, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_11_addr"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:16  %thresMem2_V_12_addr = getelementptr [8 x i24]* @thresMem2_V_12, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_12_addr"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:17  %thresMem2_V_13_addr = getelementptr [8 x i24]* @thresMem2_V_13, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_13_addr"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:18  %thresMem2_V_14_addr = getelementptr [8 x i24]* @thresMem2_V_14, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_14_addr"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:19  %thresMem2_V_15_addr = getelementptr [8 x i24]* @thresMem2_V_15, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="thresMem2_V_15_addr"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185:20  switch i4 %tmp_1444, label %branch127 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
    i4 7, label %branch119
    i4 -8, label %branch120
    i4 -7, label %branch121
    i4 -6, label %branch122
    i4 -5, label %branch123
    i4 -4, label %branch124
    i4 -3, label %branch125
    i4 -2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch126:0  store i24 %tmp_124, i24* %thresMem2_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch125:0  store i24 %tmp_124, i24* %thresMem2_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch124:0  store i24 %tmp_124, i24* %thresMem2_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch123:0  store i24 %tmp_124, i24* %thresMem2_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch122:0  store i24 %tmp_124, i24* %thresMem2_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch121:0  store i24 %tmp_124, i24* %thresMem2_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch120:0  store i24 %tmp_124, i24* %thresMem2_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch119:0  store i24 %tmp_124, i24* %thresMem2_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch118:0  store i24 %tmp_124, i24* %thresMem2_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch117:0  store i24 %tmp_124, i24* %thresMem2_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch116:0  store i24 %tmp_124, i24* %thresMem2_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch115:0  store i24 %tmp_124, i24* %thresMem2_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch114:0  store i24 %tmp_124, i24* %thresMem2_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch113:0  store i24 %tmp_124, i24* %thresMem2_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch112:0  store i24 %tmp_124, i24* %thresMem2_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
branch127:0  store i24 %tmp_124, i24* %thresMem2_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
<literal name="tmp_1444" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit185135:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_121 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_1441 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_1442 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem2_V_0_addr = getelementptr [144 x i32]* @weightMem2_V_0, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_0_addr"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem2_V_1_addr = getelementptr [144 x i32]* @weightMem2_V_1, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_1_addr"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem2_V_2_addr = getelementptr [144 x i32]* @weightMem2_V_2, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_2_addr"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem2_V_3_addr = getelementptr [144 x i32]* @weightMem2_V_3, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_3_addr"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weightMem2_V_4_addr = getelementptr [144 x i32]* @weightMem2_V_4, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_4_addr"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weightMem2_V_5_addr = getelementptr [144 x i32]* @weightMem2_V_5, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_5_addr"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weightMem2_V_6_addr = getelementptr [144 x i32]* @weightMem2_V_6, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_6_addr"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weightMem2_V_7_addr = getelementptr [144 x i32]* @weightMem2_V_7, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_7_addr"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem2_V_8_addr = getelementptr [144 x i32]* @weightMem2_V_8, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_8_addr"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weightMem2_V_9_addr = getelementptr [144 x i32]* @weightMem2_V_9, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_9_addr"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weightMem2_V_10_addr = getelementptr [144 x i32]* @weightMem2_V_10, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_10_addr"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weightMem2_V_11_addr = getelementptr [144 x i32]* @weightMem2_V_11, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_11_addr"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weightMem2_V_12_addr = getelementptr [144 x i32]* @weightMem2_V_12, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_12_addr"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weightMem2_V_13_addr = getelementptr [144 x i32]* @weightMem2_V_13, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_13_addr"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weightMem2_V_14_addr = getelementptr [144 x i32]* @weightMem2_V_14, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_14_addr"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightMem2_V_15_addr = getelementptr [144 x i32]* @weightMem2_V_15, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weightMem2_V_15_addr"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_1442, label %branch111 [
    i4 0, label %branch96
    i4 1, label %branch97
    i4 2, label %branch98
    i4 3, label %branch99
    i4 4, label %branch100
    i4 5, label %branch101
    i4 6, label %branch102
    i4 7, label %branch103
    i4 -8, label %branch104
    i4 -7, label %branch105
    i4 -6, label %branch106
    i4 -5, label %branch107
    i4 -4, label %branch108
    i4 -3, label %branch109
    i4 -2, label %branch110
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch110:0  store i32 %tmp_1441, i32* %weightMem2_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch109:0  store i32 %tmp_1441, i32* %weightMem2_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch108:0  store i32 %tmp_1441, i32* %weightMem2_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch107:0  store i32 %tmp_1441, i32* %weightMem2_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch106:0  store i32 %tmp_1441, i32* %weightMem2_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch105:0  store i32 %tmp_1441, i32* %weightMem2_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch104:0  store i32 %tmp_1441, i32* %weightMem2_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch103:0  store i32 %tmp_1441, i32* %weightMem2_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch102:0  store i32 %tmp_1441, i32* %weightMem2_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch101:0  store i32 %tmp_1441, i32* %weightMem2_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch100:0  store i32 %tmp_1441, i32* %weightMem2_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch99:0  store i32 %tmp_1441, i32* %weightMem2_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch98:0  store i32 %tmp_1441, i32* %weightMem2_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch97:0  store i32 %tmp_1441, i32* %weightMem2_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch96:0  store i32 %tmp_1441, i32* %weightMem2_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch111:0  store i32 %tmp_1441, i32* %weightMem2_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
<literal name="tmp_1442" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:0  %tmp_118 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:1  %tmp_1439 = trunc i64 %val_V_read to i16

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:2  %tmp_120 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_1439, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:3  %tmp_1440 = trunc i32 %targetMem_read to i5

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:4  %thresMem1_V_0_addr = getelementptr [2 x i24]* @thresMem1_V_0, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_0_addr"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:5  %thresMem1_V_1_addr = getelementptr [2 x i24]* @thresMem1_V_1, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_1_addr"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:6  %thresMem1_V_2_addr = getelementptr [2 x i24]* @thresMem1_V_2, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_2_addr"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:7  %thresMem1_V_3_addr = getelementptr [2 x i24]* @thresMem1_V_3, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_3_addr"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:8  %thresMem1_V_4_addr = getelementptr [2 x i24]* @thresMem1_V_4, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_4_addr"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:9  %thresMem1_V_5_addr = getelementptr [2 x i24]* @thresMem1_V_5, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_5_addr"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:10  %thresMem1_V_6_addr = getelementptr [2 x i24]* @thresMem1_V_6, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_6_addr"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:11  %thresMem1_V_7_addr = getelementptr [2 x i24]* @thresMem1_V_7, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_7_addr"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:12  %thresMem1_V_8_addr = getelementptr [2 x i24]* @thresMem1_V_8, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_8_addr"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:13  %thresMem1_V_9_addr = getelementptr [2 x i24]* @thresMem1_V_9, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_9_addr"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:14  %thresMem1_V_10_addr = getelementptr [2 x i24]* @thresMem1_V_10, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_10_addr"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:15  %thresMem1_V_11_addr = getelementptr [2 x i24]* @thresMem1_V_11, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_11_addr"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:16  %thresMem1_V_12_addr = getelementptr [2 x i24]* @thresMem1_V_12, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_12_addr"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:17  %thresMem1_V_13_addr = getelementptr [2 x i24]* @thresMem1_V_13, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_13_addr"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:18  %thresMem1_V_14_addr = getelementptr [2 x i24]* @thresMem1_V_14, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_14_addr"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:19  %thresMem1_V_15_addr = getelementptr [2 x i24]* @thresMem1_V_15, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_15_addr"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:20  %thresMem1_V_16_addr = getelementptr [2 x i24]* @thresMem1_V_16, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_16_addr"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:21  %thresMem1_V_17_addr = getelementptr [2 x i24]* @thresMem1_V_17, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_17_addr"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:22  %thresMem1_V_18_addr = getelementptr [2 x i24]* @thresMem1_V_18, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_18_addr"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:23  %thresMem1_V_19_addr = getelementptr [2 x i24]* @thresMem1_V_19, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_19_addr"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:24  %thresMem1_V_20_addr = getelementptr [2 x i24]* @thresMem1_V_20, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_20_addr"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:25  %thresMem1_V_21_addr = getelementptr [2 x i24]* @thresMem1_V_21, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_21_addr"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:26  %thresMem1_V_22_addr = getelementptr [2 x i24]* @thresMem1_V_22, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_22_addr"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:27  %thresMem1_V_23_addr = getelementptr [2 x i24]* @thresMem1_V_23, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_23_addr"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:28  %thresMem1_V_24_addr = getelementptr [2 x i24]* @thresMem1_V_24, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_24_addr"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:29  %thresMem1_V_25_addr = getelementptr [2 x i24]* @thresMem1_V_25, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_25_addr"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:30  %thresMem1_V_26_addr = getelementptr [2 x i24]* @thresMem1_V_26, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_26_addr"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:31  %thresMem1_V_27_addr = getelementptr [2 x i24]* @thresMem1_V_27, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_27_addr"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:32  %thresMem1_V_28_addr = getelementptr [2 x i24]* @thresMem1_V_28, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_28_addr"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:33  %thresMem1_V_29_addr = getelementptr [2 x i24]* @thresMem1_V_29, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_29_addr"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:34  %thresMem1_V_30_addr = getelementptr [2 x i24]* @thresMem1_V_30, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_30_addr"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:35  %thresMem1_V_31_addr = getelementptr [2 x i24]* @thresMem1_V_31, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="thresMem1_V_31_addr"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196:36  switch i5 %tmp_1440, label %branch95 [
    i5 0, label %branch64
    i5 1, label %branch65
    i5 2, label %branch66
    i5 3, label %branch67
    i5 4, label %branch68
    i5 5, label %branch69
    i5 6, label %branch70
    i5 7, label %branch71
    i5 8, label %branch72
    i5 9, label %branch73
    i5 10, label %branch74
    i5 11, label %branch75
    i5 12, label %branch76
    i5 13, label %branch77
    i5 14, label %branch78
    i5 15, label %branch79
    i5 -16, label %branch80
    i5 -15, label %branch81
    i5 -14, label %branch82
    i5 -13, label %branch83
    i5 -12, label %branch84
    i5 -11, label %branch85
    i5 -10, label %branch86
    i5 -9, label %branch87
    i5 -8, label %branch88
    i5 -7, label %branch89
    i5 -6, label %branch90
    i5 -5, label %branch91
    i5 -4, label %branch92
    i5 -3, label %branch93
    i5 -2, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch94:0  store i24 %tmp_120, i24* %thresMem1_V_30_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch93:0  store i24 %tmp_120, i24* %thresMem1_V_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch92:0  store i24 %tmp_120, i24* %thresMem1_V_28_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch91:0  store i24 %tmp_120, i24* %thresMem1_V_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch90:0  store i24 %tmp_120, i24* %thresMem1_V_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch89:0  store i24 %tmp_120, i24* %thresMem1_V_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch88:0  store i24 %tmp_120, i24* %thresMem1_V_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch87:0  store i24 %tmp_120, i24* %thresMem1_V_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch86:0  store i24 %tmp_120, i24* %thresMem1_V_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch85:0  store i24 %tmp_120, i24* %thresMem1_V_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch84:0  store i24 %tmp_120, i24* %thresMem1_V_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch83:0  store i24 %tmp_120, i24* %thresMem1_V_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch82:0  store i24 %tmp_120, i24* %thresMem1_V_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch81:0  store i24 %tmp_120, i24* %thresMem1_V_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch80:0  store i24 %tmp_120, i24* %thresMem1_V_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch79:0  store i24 %tmp_120, i24* %thresMem1_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch78:0  store i24 %tmp_120, i24* %thresMem1_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch77:0  store i24 %tmp_120, i24* %thresMem1_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch76:0  store i24 %tmp_120, i24* %thresMem1_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch75:0  store i24 %tmp_120, i24* %thresMem1_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch74:0  store i24 %tmp_120, i24* %thresMem1_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch73:0  store i24 %tmp_120, i24* %thresMem1_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch72:0  store i24 %tmp_120, i24* %thresMem1_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch71:0  store i24 %tmp_120, i24* %thresMem1_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch70:0  store i24 %tmp_120, i24* %thresMem1_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch69:0  store i24 %tmp_120, i24* %thresMem1_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch68:0  store i24 %tmp_120, i24* %thresMem1_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch67:0  store i24 %tmp_120, i24* %thresMem1_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch66:0  store i24 %tmp_120, i24* %thresMem1_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch65:0  store i24 %tmp_120, i24* %thresMem1_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch64:0  store i24 %tmp_120, i24* %thresMem1_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
branch95:0  store i24 %tmp_120, i24* %thresMem1_V_31_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
<literal name="tmp_1440" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit196100:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_117 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_1437 = trunc i64 %val_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="5" op_0_bw="32">
<![CDATA[
:2  %tmp_1438 = trunc i32 %targetMem_read to i5

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem1_V_0_addr = getelementptr [36 x i32]* @weightMem1_V_0, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_0_addr"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem1_V_1_addr = getelementptr [36 x i32]* @weightMem1_V_1, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_1_addr"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem1_V_2_addr = getelementptr [36 x i32]* @weightMem1_V_2, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_2_addr"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem1_V_3_addr = getelementptr [36 x i32]* @weightMem1_V_3, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_3_addr"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weightMem1_V_4_addr = getelementptr [36 x i32]* @weightMem1_V_4, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_4_addr"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weightMem1_V_5_addr = getelementptr [36 x i32]* @weightMem1_V_5, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_5_addr"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weightMem1_V_6_addr = getelementptr [36 x i32]* @weightMem1_V_6, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_6_addr"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weightMem1_V_7_addr = getelementptr [36 x i32]* @weightMem1_V_7, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_7_addr"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem1_V_8_addr = getelementptr [36 x i32]* @weightMem1_V_8, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_8_addr"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weightMem1_V_9_addr = getelementptr [36 x i32]* @weightMem1_V_9, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_9_addr"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weightMem1_V_10_addr = getelementptr [36 x i32]* @weightMem1_V_10, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_10_addr"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weightMem1_V_11_addr = getelementptr [36 x i32]* @weightMem1_V_11, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_11_addr"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weightMem1_V_12_addr = getelementptr [36 x i32]* @weightMem1_V_12, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_12_addr"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weightMem1_V_13_addr = getelementptr [36 x i32]* @weightMem1_V_13, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_13_addr"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weightMem1_V_14_addr = getelementptr [36 x i32]* @weightMem1_V_14, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_14_addr"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightMem1_V_15_addr = getelementptr [36 x i32]* @weightMem1_V_15, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_15_addr"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weightMem1_V_16_addr = getelementptr [36 x i32]* @weightMem1_V_16, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_16_addr"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weightMem1_V_17_addr = getelementptr [36 x i32]* @weightMem1_V_17, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_17_addr"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weightMem1_V_18_addr = getelementptr [36 x i32]* @weightMem1_V_18, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_18_addr"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %weightMem1_V_19_addr = getelementptr [36 x i32]* @weightMem1_V_19, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_19_addr"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weightMem1_V_20_addr = getelementptr [36 x i32]* @weightMem1_V_20, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_20_addr"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weightMem1_V_21_addr = getelementptr [36 x i32]* @weightMem1_V_21, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_21_addr"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weightMem1_V_22_addr = getelementptr [36 x i32]* @weightMem1_V_22, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_22_addr"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %weightMem1_V_23_addr = getelementptr [36 x i32]* @weightMem1_V_23, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_23_addr"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %weightMem1_V_24_addr = getelementptr [36 x i32]* @weightMem1_V_24, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_24_addr"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %weightMem1_V_25_addr = getelementptr [36 x i32]* @weightMem1_V_25, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_25_addr"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weightMem1_V_26_addr = getelementptr [36 x i32]* @weightMem1_V_26, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_26_addr"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weightMem1_V_27_addr = getelementptr [36 x i32]* @weightMem1_V_27, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_27_addr"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weightMem1_V_28_addr = getelementptr [36 x i32]* @weightMem1_V_28, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_28_addr"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weightMem1_V_29_addr = getelementptr [36 x i32]* @weightMem1_V_29, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_29_addr"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weightMem1_V_30_addr = getelementptr [36 x i32]* @weightMem1_V_30, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_30_addr"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %weightMem1_V_31_addr = getelementptr [36 x i32]* @weightMem1_V_31, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weightMem1_V_31_addr"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:35  switch i5 %tmp_1438, label %branch63 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
    i5 15, label %branch47
    i5 -16, label %branch48
    i5 -15, label %branch49
    i5 -14, label %branch50
    i5 -13, label %branch51
    i5 -12, label %branch52
    i5 -11, label %branch53
    i5 -10, label %branch54
    i5 -9, label %branch55
    i5 -8, label %branch56
    i5 -7, label %branch57
    i5 -6, label %branch58
    i5 -5, label %branch59
    i5 -4, label %branch60
    i5 -3, label %branch61
    i5 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch62:0  store i32 %tmp_1437, i32* %weightMem1_V_30_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch61:0  store i32 %tmp_1437, i32* %weightMem1_V_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch60:0  store i32 %tmp_1437, i32* %weightMem1_V_28_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch59:0  store i32 %tmp_1437, i32* %weightMem1_V_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch58:0  store i32 %tmp_1437, i32* %weightMem1_V_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch57:0  store i32 %tmp_1437, i32* %weightMem1_V_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch56:0  store i32 %tmp_1437, i32* %weightMem1_V_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch55:0  store i32 %tmp_1437, i32* %weightMem1_V_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch54:0  store i32 %tmp_1437, i32* %weightMem1_V_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch53:0  store i32 %tmp_1437, i32* %weightMem1_V_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:0  store i32 %tmp_1437, i32* %weightMem1_V_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch51:0  store i32 %tmp_1437, i32* %weightMem1_V_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:0  store i32 %tmp_1437, i32* %weightMem1_V_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch49:0  store i32 %tmp_1437, i32* %weightMem1_V_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch48:0  store i32 %tmp_1437, i32* %weightMem1_V_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch47:0  store i32 %tmp_1437, i32* %weightMem1_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch46:0  store i32 %tmp_1437, i32* %weightMem1_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch45:0  store i32 %tmp_1437, i32* %weightMem1_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch44:0  store i32 %tmp_1437, i32* %weightMem1_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch43:0  store i32 %tmp_1437, i32* %weightMem1_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch42:0  store i32 %tmp_1437, i32* %weightMem1_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch41:0  store i32 %tmp_1437, i32* %weightMem1_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch40:0  store i32 %tmp_1437, i32* %weightMem1_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:0  store i32 %tmp_1437, i32* %weightMem1_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch38:0  store i32 %tmp_1437, i32* %weightMem1_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:0  store i32 %tmp_1437, i32* %weightMem1_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch36:0  store i32 %tmp_1437, i32* %weightMem1_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch35:0  store i32 %tmp_1437, i32* %weightMem1_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch34:0  store i32 %tmp_1437, i32* %weightMem1_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:0  store i32 %tmp_1437, i32* %weightMem1_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch32:0  store i32 %tmp_1437, i32* %weightMem1_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch63:0  store i32 %tmp_1437, i32* %weightMem1_V_31_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
<literal name="tmp_1438" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %tmp_115 = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="24" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %tmp_1435 = trunc i64 %val_V_read to i24

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="4" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %tmp_1436 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %thresMem0_V_0_addr = getelementptr [4 x i24]* @thresMem0_V_0, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_0_addr"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %thresMem0_V_1_addr = getelementptr [4 x i24]* @thresMem0_V_1, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_1_addr"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %thresMem0_V_2_addr = getelementptr [4 x i24]* @thresMem0_V_2, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_2_addr"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %thresMem0_V_3_addr = getelementptr [4 x i24]* @thresMem0_V_3, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_3_addr"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %thresMem0_V_4_addr = getelementptr [4 x i24]* @thresMem0_V_4, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_4_addr"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8  %thresMem0_V_5_addr = getelementptr [4 x i24]* @thresMem0_V_5, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_5_addr"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9  %thresMem0_V_6_addr = getelementptr [4 x i24]* @thresMem0_V_6, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_6_addr"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %thresMem0_V_7_addr = getelementptr [4 x i24]* @thresMem0_V_7, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_7_addr"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %thresMem0_V_8_addr = getelementptr [4 x i24]* @thresMem0_V_8, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_8_addr"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12  %thresMem0_V_9_addr = getelementptr [4 x i24]* @thresMem0_V_9, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_9_addr"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13  %thresMem0_V_10_addr = getelementptr [4 x i24]* @thresMem0_V_10, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_10_addr"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14  %thresMem0_V_11_addr = getelementptr [4 x i24]* @thresMem0_V_11, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_11_addr"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15  %thresMem0_V_12_addr = getelementptr [4 x i24]* @thresMem0_V_12, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_12_addr"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16  %thresMem0_V_13_addr = getelementptr [4 x i24]* @thresMem0_V_13, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_13_addr"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17  %thresMem0_V_14_addr = getelementptr [4 x i24]* @thresMem0_V_14, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_14_addr"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18  %thresMem0_V_15_addr = getelementptr [4 x i24]* @thresMem0_V_15, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="thresMem0_V_15_addr"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19  switch i4 %tmp_1436, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch30:0  store i24 %tmp_1435, i24* %thresMem0_V_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch29:0  store i24 %tmp_1435, i24* %thresMem0_V_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch28:0  store i24 %tmp_1435, i24* %thresMem0_V_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch27:0  store i24 %tmp_1435, i24* %thresMem0_V_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch26:0  store i24 %tmp_1435, i24* %thresMem0_V_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch25:0  store i24 %tmp_1435, i24* %thresMem0_V_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch24:0  store i24 %tmp_1435, i24* %thresMem0_V_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch23:0  store i24 %tmp_1435, i24* %thresMem0_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch22:0  store i24 %tmp_1435, i24* %thresMem0_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch21:0  store i24 %tmp_1435, i24* %thresMem0_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch20:0  store i24 %tmp_1435, i24* %thresMem0_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch19:0  store i24 %tmp_1435, i24* %thresMem0_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch18:0  store i24 %tmp_1435, i24* %thresMem0_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch17:0  store i24 %tmp_1435, i24* %thresMem0_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch16:0  store i24 %tmp_1435, i24* %thresMem0_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
branch31:0  store i24 %tmp_1435, i24* %thresMem0_V_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
<literal name="tmp_1436" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi56ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp = zext i32 %targetInd_read to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="3" op_0_bw="64">
<![CDATA[
:1  %tmp_1433 = trunc i64 %val_V_read to i3

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="4" op_0_bw="32">
<![CDATA[
:2  %tmp_1434 = trunc i32 %targetMem_read to i4

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weightMem0_V_0_addr = getelementptr [36 x i3]* @weightMem0_V_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_0_addr"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weightMem0_V_1_addr = getelementptr [36 x i3]* @weightMem0_V_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_1_addr"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weightMem0_V_2_addr = getelementptr [36 x i3]* @weightMem0_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_2_addr"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem0_V_3_addr = getelementptr [36 x i3]* @weightMem0_V_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_3_addr"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weightMem0_V_4_addr = getelementptr [36 x i3]* @weightMem0_V_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_4_addr"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weightMem0_V_5_addr = getelementptr [36 x i3]* @weightMem0_V_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_5_addr"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weightMem0_V_6_addr = getelementptr [36 x i3]* @weightMem0_V_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_6_addr"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weightMem0_V_7_addr = getelementptr [36 x i3]* @weightMem0_V_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_7_addr"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem0_V_8_addr = getelementptr [36 x i3]* @weightMem0_V_8, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_8_addr"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weightMem0_V_9_addr = getelementptr [36 x i3]* @weightMem0_V_9, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_9_addr"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weightMem0_V_10_addr = getelementptr [36 x i3]* @weightMem0_V_10, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_10_addr"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weightMem0_V_11_addr = getelementptr [36 x i3]* @weightMem0_V_11, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_11_addr"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weightMem0_V_12_addr = getelementptr [36 x i3]* @weightMem0_V_12, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_12_addr"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weightMem0_V_13_addr = getelementptr [36 x i3]* @weightMem0_V_13, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_13_addr"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weightMem0_V_14_addr = getelementptr [36 x i3]* @weightMem0_V_14, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_14_addr"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weightMem0_V_15_addr = getelementptr [36 x i3]* @weightMem0_V_15, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="weightMem0_V_15_addr"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %tmp_1434, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch14:0  store i3 %tmp_1433, i3* %weightMem0_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch13:0  store i3 %tmp_1433, i3* %weightMem0_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch12:0  store i3 %tmp_1433, i3* %weightMem0_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch11:0  store i3 %tmp_1433, i3* %weightMem0_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch10:0  store i3 %tmp_1433, i3* %weightMem0_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch9:0  store i3 %tmp_1433, i3* %weightMem0_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch8:0  store i3 %tmp_1433, i3* %weightMem0_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch7:0  store i3 %tmp_1433, i3* %weightMem0_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch6:0  store i3 %tmp_1433, i3* %weightMem0_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch5:0  store i3 %tmp_1433, i3* %weightMem0_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch4:0  store i3 %tmp_1433, i3* %weightMem0_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch3:0  store i3 %tmp_1433, i3* %weightMem0_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch2:0  store i3 %tmp_1433, i3* %weightMem0_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch1:0  store i3 %tmp_1433, i3* %weightMem0_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch0:0  store i3 %tmp_1433, i3* %weightMem0_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
branch15:0  store i3 %tmp_1433, i3* %weightMem0_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
<literal name="tmp_1434" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
