# Note_SystemVerilog_Part2