<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>u-bourgogne.fr</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>interface</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b21ac307</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b21ac307</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd21303a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>VidOrig_nVideoInv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d8920bdd</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b21ac307</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/interface_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dd21303a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_d8920bdd" spirit:order="3">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_d8920bdd" spirit:order="4">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">interface_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>interface</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-11-08T10:56:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c554bb_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80b365a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600a7019_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5350d41e_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046153a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d341b8_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5bb780_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615c63c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7b957c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd00e71_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5273b3_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28594399_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebd364_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ead0ace_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e529a6_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619e5371_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634f5e48_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b605c4_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1275f771_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543d72de_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b00701_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ec3866_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ba5dee_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313e723_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec44f8f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709f03b2_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a58446_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a26ac7a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316e11a8_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f66ff29_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d56c14_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@816652a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668795e9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d35543f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34451327_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6843f0c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aa68c7_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1688ecb4_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6fc7f2_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d594a5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f47371d_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af55a94_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2ea799_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69875791_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75197389_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0b1fd9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52115934_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4ac4d7_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38972205_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ffc502_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516f6bdd_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7e06fe_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2123ccf5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156e38de_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2653d9b6_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfc2841_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbf883f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565e50b3_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578b03b8_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138b4206_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1996b988_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525b98e9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173f68bd_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424ffb1c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f97c341_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68373fa3_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434f327f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7fa406_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8b818b_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebca69b_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfc7144_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f331408_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d97f252_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd4df09_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13436011_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0384a5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397248a7_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628b24c9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a050f42_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efbc75a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488b0bb8_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321545b9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40662aa9_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9ad1fd_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e27ed0_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55579f8f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9a323c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff06fc4_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17355041_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7c4863_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144a8071_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7bceae_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a9c116_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a54bee6_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edaf32b_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a753e1_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da70b96_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c139daf_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2818ee71_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db6ced3_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f13a6df_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ca4c6a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495122a5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d90d244_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f934dd4_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7546c5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24716d4a_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ec720c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59551707_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56708589_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab984f6_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70554eed_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416e82bc_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b198ca_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8dbc23_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c0383_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f33a7f5_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3982f941_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26183c2c_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b60b8dc_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40581316_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a32748f_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79348cbe_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4d1b77_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afa6f34_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eced7b8_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339c4f4b_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b4c15b_ARCHIVE_LOCATION">c:/Users/ap576391/Documents/TP_DUBOIS/ip_repo/interface_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f0de1866"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="eeeda39f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="97e9510a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="60e4d2e5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f7c113a8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
