Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/matheus/Documents/SDN-KEYFLOW/git-matheus/NetFPGA-10G-live/contrib-projects/keyflow_switch/ise/key-flow/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /home/matheus/Documents/SDN-KEYFLOW/git-matheus/NetFPGA-10G-live/contrib-projects/keyflow_switch/ise/key-flow/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/divider.v" in library work
Module <divider> compiled
ERROR:HDLCompilers:26 - "../../hw/pcores/openflow_datapath_v1_00_a/hdl/verilog/divider.v" line 26 expecting 'endmodule', found 'EOF'
Analysis of file <".prj"> failed.
--> 


Total memory usage is 569020 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

