<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>xGPIO General Purpose Short Pin</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xGPIO General Purpose Short Pin</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6ab4c46e0226b86f9c08b0138138662d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga6ab4c46e0226b86f9c08b0138138662d">GPA0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td></tr>
<tr class="separator:ga6ab4c46e0226b86f9c08b0138138662d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddef58b24cd3e29b2cd56bea0199eba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaddef58b24cd3e29b2cd56bea0199eba5">GPA1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td></tr>
<tr class="separator:gaddef58b24cd3e29b2cd56bea0199eba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8073855d044e68bc6cf528e7b34c090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac8073855d044e68bc6cf528e7b34c090">GPA2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td></tr>
<tr class="separator:gac8073855d044e68bc6cf528e7b34c090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac29e19b30b448eeeb33d073d8329972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaac29e19b30b448eeeb33d073d8329972">GPA3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td></tr>
<tr class="separator:gaac29e19b30b448eeeb33d073d8329972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3094f81549de6aa2521bf9bc16b603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaaf3094f81549de6aa2521bf9bc16b603">GPA4</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td></tr>
<tr class="separator:gaaf3094f81549de6aa2521bf9bc16b603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3e81f40c664f69aae678941d7bf313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gace3e81f40c664f69aae678941d7bf313">GPA5</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td></tr>
<tr class="separator:gace3e81f40c664f69aae678941d7bf313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2373edd559c534651fe3d5f1a3c706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gadb2373edd559c534651fe3d5f1a3c706">GPA6</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td></tr>
<tr class="separator:gadb2373edd559c534651fe3d5f1a3c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0504a80893827120e69a929df88773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga1e0504a80893827120e69a929df88773">GPA7</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td></tr>
<tr class="separator:ga1e0504a80893827120e69a929df88773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4f0bae21b5c64f535f95e37142ac20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gabf4f0bae21b5c64f535f95e37142ac20">GPA8</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td></tr>
<tr class="separator:gabf4f0bae21b5c64f535f95e37142ac20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be4079307fc8f9cd6c7ad6c95253e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga5be4079307fc8f9cd6c7ad6c95253e2b">GPA9</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td></tr>
<tr class="separator:ga5be4079307fc8f9cd6c7ad6c95253e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2612080350c377a2b676aea76c24f3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga2612080350c377a2b676aea76c24f3f4">GPA10</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td></tr>
<tr class="separator:ga2612080350c377a2b676aea76c24f3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8a68c9fe455df499e3b8ec5ac2f167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaab8a68c9fe455df499e3b8ec5ac2f167">GPA11</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td></tr>
<tr class="separator:gaab8a68c9fe455df499e3b8ec5ac2f167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12621564afb59fddfcc5d8c88f7ab385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga12621564afb59fddfcc5d8c88f7ab385">GPA12</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td></tr>
<tr class="separator:ga12621564afb59fddfcc5d8c88f7ab385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8130ab9330e74cea0972cdd22b86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaad8130ab9330e74cea0972cdd22b86d7">GPA13</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td></tr>
<tr class="separator:gaad8130ab9330e74cea0972cdd22b86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf579dfcb53b6d6f156387e0325e9c300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaf579dfcb53b6d6f156387e0325e9c300">GPA14</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td></tr>
<tr class="separator:gaf579dfcb53b6d6f156387e0325e9c300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f934d46eeb815d0f8da895d921d938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga84f934d46eeb815d0f8da895d921d938">GPA15</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td></tr>
<tr class="separator:ga84f934d46eeb815d0f8da895d921d938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0500ceaa507ab0a75a7c3a2d586ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga1c0500ceaa507ab0a75a7c3a2d586ff0">GPA16</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td></tr>
<tr class="separator:ga1c0500ceaa507ab0a75a7c3a2d586ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e18280f40a34297d4263b2dac72fad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga2e18280f40a34297d4263b2dac72fad1">GPA17</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td></tr>
<tr class="separator:ga2e18280f40a34297d4263b2dac72fad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039f957411e2bf06069f3d64d9279d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga039f957411e2bf06069f3d64d9279d70">GPA18</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td></tr>
<tr class="separator:ga039f957411e2bf06069f3d64d9279d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008b48169009b1610c92db781d07a9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga008b48169009b1610c92db781d07a9e6">GPA19</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td></tr>
<tr class="separator:ga008b48169009b1610c92db781d07a9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf82230b3d820b90e9fae0b4afc2c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0bf82230b3d820b90e9fae0b4afc2c46">GPA20</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td></tr>
<tr class="separator:ga0bf82230b3d820b90e9fae0b4afc2c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccb687e958546265547e532b7bb6554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga5ccb687e958546265547e532b7bb6554">GPA21</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td></tr>
<tr class="separator:ga5ccb687e958546265547e532b7bb6554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844cbb12c39bbc6092e883b68b72673b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga844cbb12c39bbc6092e883b68b72673b">GPA22</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td></tr>
<tr class="separator:ga844cbb12c39bbc6092e883b68b72673b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3f5121d16e4991f5c5f2a55d38472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaca3f5121d16e4991f5c5f2a55d38472c">GPA23</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td></tr>
<tr class="separator:gaca3f5121d16e4991f5c5f2a55d38472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11231c0388c8a60cac8cf57251063849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga11231c0388c8a60cac8cf57251063849">GPA24</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td></tr>
<tr class="separator:ga11231c0388c8a60cac8cf57251063849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a9fd4e5de0638a0da032b9544b182a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga95a9fd4e5de0638a0da032b9544b182a">GPA25</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td></tr>
<tr class="separator:ga95a9fd4e5de0638a0da032b9544b182a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359d6f3ffda7eb1cae3b116b9a05c392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga359d6f3ffda7eb1cae3b116b9a05c392">GPA26</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td></tr>
<tr class="separator:ga359d6f3ffda7eb1cae3b116b9a05c392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010c22fe1eb40a7bac1b849900e1e17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga010c22fe1eb40a7bac1b849900e1e17d">GPA27</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td></tr>
<tr class="separator:ga010c22fe1eb40a7bac1b849900e1e17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaae77b801439d5d62bbab151024661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gafdaae77b801439d5d62bbab151024661">GPA28</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td></tr>
<tr class="separator:gafdaae77b801439d5d62bbab151024661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefd6efc2cfc81d3cdbd672c007c44b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaeefd6efc2cfc81d3cdbd672c007c44b4">GPA29</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td></tr>
<tr class="separator:gaeefd6efc2cfc81d3cdbd672c007c44b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fd1c2bb204c06921a8be24c25b27e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaa1fd1c2bb204c06921a8be24c25b27e6">GPA30</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td></tr>
<tr class="separator:gaa1fd1c2bb204c06921a8be24c25b27e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2840d3fc97fefa190c8022cbf24084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gafa2840d3fc97fefa190c8022cbf24084">GPA31</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td></tr>
<tr class="separator:gafa2840d3fc97fefa190c8022cbf24084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca2ebd1bdb1e66792d5cfe368f8f007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9ca2ebd1bdb1e66792d5cfe368f8f007">GPB0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td></tr>
<tr class="separator:ga9ca2ebd1bdb1e66792d5cfe368f8f007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1887701b5b513f7ae7e06009ac91ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga5e1887701b5b513f7ae7e06009ac91ee">GPB1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td></tr>
<tr class="separator:ga5e1887701b5b513f7ae7e06009ac91ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f540af6d61ff5ba18362ae03f24d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga01f540af6d61ff5ba18362ae03f24d9e">GPB2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td></tr>
<tr class="separator:ga01f540af6d61ff5ba18362ae03f24d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae048ff95c752c5a8ea5af32664d5264e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae048ff95c752c5a8ea5af32664d5264e">GPB3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td></tr>
<tr class="separator:gae048ff95c752c5a8ea5af32664d5264e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c043cb05bdea7ca2a3024831f1f2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga19c043cb05bdea7ca2a3024831f1f2c7">GPB4</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td></tr>
<tr class="separator:ga19c043cb05bdea7ca2a3024831f1f2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a53de8c5a674896f6beb25a2022097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga34a53de8c5a674896f6beb25a2022097">GPB5</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td></tr>
<tr class="separator:ga34a53de8c5a674896f6beb25a2022097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8aae002f8886e4fff7a1bebcebfe11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae8aae002f8886e4fff7a1bebcebfe11a">GPB6</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td></tr>
<tr class="separator:gae8aae002f8886e4fff7a1bebcebfe11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7e224541e86a8354ae220bb753d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga92f7e224541e86a8354ae220bb753d6f">GPB7</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td></tr>
<tr class="separator:ga92f7e224541e86a8354ae220bb753d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e01809be93d3c8ab6004f6a1007c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gab0e01809be93d3c8ab6004f6a1007c0a">GPB8</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td></tr>
<tr class="separator:gab0e01809be93d3c8ab6004f6a1007c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1d4ea6486aacdca2a81a09e4e1c987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gafc1d4ea6486aacdca2a81a09e4e1c987">GPB9</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td></tr>
<tr class="separator:gafc1d4ea6486aacdca2a81a09e4e1c987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57e69954d6fc0b810b790bb252bffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad57e69954d6fc0b810b790bb252bffe6">GPB10</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td></tr>
<tr class="separator:gad57e69954d6fc0b810b790bb252bffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d615205402fd15bb680ca075776342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga39d615205402fd15bb680ca075776342">GPB11</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td></tr>
<tr class="separator:ga39d615205402fd15bb680ca075776342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329dae3d29b24da186dd9e60ccef993b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga329dae3d29b24da186dd9e60ccef993b">GPB12</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td></tr>
<tr class="separator:ga329dae3d29b24da186dd9e60ccef993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f60cb9b6dd79f57c2e85bbdb1341b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0f60cb9b6dd79f57c2e85bbdb1341b5a">GPB13</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td></tr>
<tr class="separator:ga0f60cb9b6dd79f57c2e85bbdb1341b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c7522cc5886a9e6921219a6ee3225a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga68c7522cc5886a9e6921219a6ee3225a">GPB14</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td></tr>
<tr class="separator:ga68c7522cc5886a9e6921219a6ee3225a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4426c66556a905df49e0603b564edddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga4426c66556a905df49e0603b564edddd">GPB15</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td></tr>
<tr class="separator:ga4426c66556a905df49e0603b564edddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874912ef10a1b58392ed532e96cfa302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga874912ef10a1b58392ed532e96cfa302">GPB16</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td></tr>
<tr class="separator:ga874912ef10a1b58392ed532e96cfa302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74949e198ed27e938f6257092342b690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga74949e198ed27e938f6257092342b690">GPB17</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td></tr>
<tr class="separator:ga74949e198ed27e938f6257092342b690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88b97812dc6c3b5375a937da9c3a1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaa88b97812dc6c3b5375a937da9c3a1fd">GPB18</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td></tr>
<tr class="separator:gaa88b97812dc6c3b5375a937da9c3a1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfb462eff340271633b7e2f818ac40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7dfb462eff340271633b7e2f818ac40c">GPB19</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td></tr>
<tr class="separator:ga7dfb462eff340271633b7e2f818ac40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae460eb920438951c17bd6f969cdbe3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae460eb920438951c17bd6f969cdbe3e0">GPB20</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td></tr>
<tr class="separator:gae460eb920438951c17bd6f969cdbe3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a1658e1b8d436409c7d07672e1cc73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga13a1658e1b8d436409c7d07672e1cc73">GPB21</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td></tr>
<tr class="separator:ga13a1658e1b8d436409c7d07672e1cc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4817cb19b674585ef729e5e3f5888a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga4817cb19b674585ef729e5e3f5888a44">GPB22</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td></tr>
<tr class="separator:ga4817cb19b674585ef729e5e3f5888a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac98d06a46d5ec098b9e197f13743af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaac98d06a46d5ec098b9e197f13743af6">GPB23</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td></tr>
<tr class="separator:gaac98d06a46d5ec098b9e197f13743af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e23e956e081dcbbe65c248cad965ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga3e23e956e081dcbbe65c248cad965ebc">GPB24</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td></tr>
<tr class="separator:ga3e23e956e081dcbbe65c248cad965ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c2d98c3d75e3440775a90b372aecc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga43c2d98c3d75e3440775a90b372aecc2">GPB25</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td></tr>
<tr class="separator:ga43c2d98c3d75e3440775a90b372aecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85258497568ec315fbafafb0babb1616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga85258497568ec315fbafafb0babb1616">GPB26</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td></tr>
<tr class="separator:ga85258497568ec315fbafafb0babb1616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83da9c6be707a5136caa54620dd78518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga83da9c6be707a5136caa54620dd78518">GPB27</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td></tr>
<tr class="separator:ga83da9c6be707a5136caa54620dd78518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9b4834ed954cade9a6bd307f87d4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gabf9b4834ed954cade9a6bd307f87d4c5">GPB28</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td></tr>
<tr class="separator:gabf9b4834ed954cade9a6bd307f87d4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b2a645f14be5d8f99ae73eab6c3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga213b2a645f14be5d8f99ae73eab6c3fb">GPB29</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td></tr>
<tr class="separator:ga213b2a645f14be5d8f99ae73eab6c3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613f942bc21a93cb5fc34c032cd71c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga613f942bc21a93cb5fc34c032cd71c11">GPB30</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td></tr>
<tr class="separator:ga613f942bc21a93cb5fc34c032cd71c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a653ac18d2562468c5975b4ee7d9a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7a653ac18d2562468c5975b4ee7d9a23">GPB31</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td></tr>
<tr class="separator:ga7a653ac18d2562468c5975b4ee7d9a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e0695288569df428acad5b26b2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7570e0695288569df428acad5b26b2e2">GPC0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td></tr>
<tr class="separator:ga7570e0695288569df428acad5b26b2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4382960421f32889715fd231c6583f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga4382960421f32889715fd231c6583f9f">GPC1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td></tr>
<tr class="separator:ga4382960421f32889715fd231c6583f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2fbed63c84a28066df1f4e4df8583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga2cd2fbed63c84a28066df1f4e4df8583">GPC2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td></tr>
<tr class="separator:ga2cd2fbed63c84a28066df1f4e4df8583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420bf090adec72b1df9d390adf15c471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga420bf090adec72b1df9d390adf15c471">GPC3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td></tr>
<tr class="separator:ga420bf090adec72b1df9d390adf15c471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35053ca8d69c5c7bc08238cab0fcd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac35053ca8d69c5c7bc08238cab0fcd8f">GPC4</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td></tr>
<tr class="separator:gac35053ca8d69c5c7bc08238cab0fcd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f001144f6b992c1b092f4da18b3f5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga5f001144f6b992c1b092f4da18b3f5a3">GPC5</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td></tr>
<tr class="separator:ga5f001144f6b992c1b092f4da18b3f5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c0bd9d35ca70ee67af0239039fc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0a1c0bd9d35ca70ee67af0239039fc6c">GPC6</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td></tr>
<tr class="separator:ga0a1c0bd9d35ca70ee67af0239039fc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938ea7eca3d022e4351d629b04adb8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga938ea7eca3d022e4351d629b04adb8af">GPC7</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td></tr>
<tr class="separator:ga938ea7eca3d022e4351d629b04adb8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68d44ebfb8adea8cb6c5b989599a23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad68d44ebfb8adea8cb6c5b989599a23e">GPC8</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td></tr>
<tr class="separator:gad68d44ebfb8adea8cb6c5b989599a23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dd41cc14becfc056bbacf8b9b67723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga48dd41cc14becfc056bbacf8b9b67723">GPC9</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td></tr>
<tr class="separator:ga48dd41cc14becfc056bbacf8b9b67723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e69a27a202c54767c865a4f8c633a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0e69a27a202c54767c865a4f8c633a26">GPC10</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td></tr>
<tr class="separator:ga0e69a27a202c54767c865a4f8c633a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61d53ac55696414a61f830c46c74b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac61d53ac55696414a61f830c46c74b1d">GPC11</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td></tr>
<tr class="separator:gac61d53ac55696414a61f830c46c74b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e346c41e8fb7bb267538548cf8b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gafb1e346c41e8fb7bb267538548cf8b2e">GPC12</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td></tr>
<tr class="separator:gafb1e346c41e8fb7bb267538548cf8b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf764b0c330595793ff9d124b27ec981c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaf764b0c330595793ff9d124b27ec981c">GPC13</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td></tr>
<tr class="separator:gaf764b0c330595793ff9d124b27ec981c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12761868ad74748a628b9815a2e9e274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga12761868ad74748a628b9815a2e9e274">GPC14</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td></tr>
<tr class="separator:ga12761868ad74748a628b9815a2e9e274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad695693ee805195209f846f3c00c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8ad695693ee805195209f846f3c00c21">GPC15</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td></tr>
<tr class="separator:ga8ad695693ee805195209f846f3c00c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7897c1f08f80d35ac7e10c122707d356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7897c1f08f80d35ac7e10c122707d356">GPC16</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td></tr>
<tr class="separator:ga7897c1f08f80d35ac7e10c122707d356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e111665762564c839f71df5ca990131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga3e111665762564c839f71df5ca990131">GPC17</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td></tr>
<tr class="separator:ga3e111665762564c839f71df5ca990131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714ea57476afa30e37da102aa7022907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga714ea57476afa30e37da102aa7022907">GPC18</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td></tr>
<tr class="separator:ga714ea57476afa30e37da102aa7022907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9cdcca433b67537c7fb8c9b2b5d2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gacf9cdcca433b67537c7fb8c9b2b5d2e0">GPC19</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td></tr>
<tr class="separator:gacf9cdcca433b67537c7fb8c9b2b5d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c1d7d154af54be331e256357a5a1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga32c1d7d154af54be331e256357a5a1e0">GPC20</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td></tr>
<tr class="separator:ga32c1d7d154af54be331e256357a5a1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25ad09f451efa2b4fd0ee73247067f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8e25ad09f451efa2b4fd0ee73247067f">GPC21</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td></tr>
<tr class="separator:ga8e25ad09f451efa2b4fd0ee73247067f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef3c5aa8aff3bec2bcfbe19630087ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaeef3c5aa8aff3bec2bcfbe19630087ca">GPC22</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td></tr>
<tr class="separator:gaeef3c5aa8aff3bec2bcfbe19630087ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500af72922453d2caa509b7bff6efc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9500af72922453d2caa509b7bff6efc1">GPC23</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td></tr>
<tr class="separator:ga9500af72922453d2caa509b7bff6efc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfb1072ba3891ef57245ec85fa10199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga4dfb1072ba3891ef57245ec85fa10199">GPC24</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td></tr>
<tr class="separator:ga4dfb1072ba3891ef57245ec85fa10199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b822e7cf40f9326b2270060c09a3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga22b822e7cf40f9326b2270060c09a3c3">GPC25</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td></tr>
<tr class="separator:ga22b822e7cf40f9326b2270060c09a3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b349cebfbc851893fee446c26cd6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae8b349cebfbc851893fee446c26cd6a3">GPC26</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td></tr>
<tr class="separator:gae8b349cebfbc851893fee446c26cd6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e916c81f45d7af3c638c86c95912502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga3e916c81f45d7af3c638c86c95912502">GPC27</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td></tr>
<tr class="separator:ga3e916c81f45d7af3c638c86c95912502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10521239b5627272de06738b5bee70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaa10521239b5627272de06738b5bee70e">GPC28</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td></tr>
<tr class="separator:gaa10521239b5627272de06738b5bee70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb21b2d0ffdf7c3052b52f3e05ce101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gafeb21b2d0ffdf7c3052b52f3e05ce101">GPC29</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td></tr>
<tr class="separator:gafeb21b2d0ffdf7c3052b52f3e05ce101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8030817da2beabe9b72e77c984ce0f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8030817da2beabe9b72e77c984ce0f37">GPC30</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td></tr>
<tr class="separator:ga8030817da2beabe9b72e77c984ce0f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48288c8554a085e555b9cf4218932aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga48288c8554a085e555b9cf4218932aaa">GPC31</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td></tr>
<tr class="separator:ga48288c8554a085e555b9cf4218932aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0fdc091888642dc34a57c18cdfcb69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga4c0fdc091888642dc34a57c18cdfcb69">GPD0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td></tr>
<tr class="separator:ga4c0fdc091888642dc34a57c18cdfcb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9046e17f4b624885fea1dcb282a661b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9046e17f4b624885fea1dcb282a661b3">GPD1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td></tr>
<tr class="separator:ga9046e17f4b624885fea1dcb282a661b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ab6636a7ded439638c302b74240605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga89ab6636a7ded439638c302b74240605">GPD2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td></tr>
<tr class="separator:ga89ab6636a7ded439638c302b74240605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059458049e2aaa3ee16b774a736a8cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga059458049e2aaa3ee16b774a736a8cc4">GPD3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td></tr>
<tr class="separator:ga059458049e2aaa3ee16b774a736a8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5331cac69cfb78ec3f1015dc72e2537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae5331cac69cfb78ec3f1015dc72e2537">GPD4</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td></tr>
<tr class="separator:gae5331cac69cfb78ec3f1015dc72e2537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f6ff8893d6099761a5e70f7b3b7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaf4f6ff8893d6099761a5e70f7b3b7761">GPD5</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td></tr>
<tr class="separator:gaf4f6ff8893d6099761a5e70f7b3b7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29538b46ed32337508326684304316b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad29538b46ed32337508326684304316b">GPD6</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td></tr>
<tr class="separator:gad29538b46ed32337508326684304316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e9935a99654162338ea1a6f59ace23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga79e9935a99654162338ea1a6f59ace23">GPD7</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td></tr>
<tr class="separator:ga79e9935a99654162338ea1a6f59ace23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26d4c9d0b8e9c7a4c4a6142c1e72c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac26d4c9d0b8e9c7a4c4a6142c1e72c80">GPD8</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td></tr>
<tr class="separator:gac26d4c9d0b8e9c7a4c4a6142c1e72c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a21298ce425c2009dc4c13945de6123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0a21298ce425c2009dc4c13945de6123">GPD9</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td></tr>
<tr class="separator:ga0a21298ce425c2009dc4c13945de6123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ad7a1962af9a894f0f3dc86b5cc037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaa8ad7a1962af9a894f0f3dc86b5cc037">GPD10</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td></tr>
<tr class="separator:gaa8ad7a1962af9a894f0f3dc86b5cc037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c8f0d2a1d6d71b18549f9fddf01cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga016c8f0d2a1d6d71b18549f9fddf01cd">GPD11</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td></tr>
<tr class="separator:ga016c8f0d2a1d6d71b18549f9fddf01cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e058757866eccf903587c1817c1aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga31e058757866eccf903587c1817c1aa3">GPD12</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td></tr>
<tr class="separator:ga31e058757866eccf903587c1817c1aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790e9fdd7b55c25cf6285deb015ef1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga790e9fdd7b55c25cf6285deb015ef1d7">GPD13</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td></tr>
<tr class="separator:ga790e9fdd7b55c25cf6285deb015ef1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9aee743280151974648ccf92b54f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaba9aee743280151974648ccf92b54f01">GPD14</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td></tr>
<tr class="separator:gaba9aee743280151974648ccf92b54f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad586ad24647f5a005f3a985a981bbbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad586ad24647f5a005f3a985a981bbbbb">GPD15</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td></tr>
<tr class="separator:gad586ad24647f5a005f3a985a981bbbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55b5ca93906683e61e6a27ba9c553e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad55b5ca93906683e61e6a27ba9c553e0">GPD16</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td></tr>
<tr class="separator:gad55b5ca93906683e61e6a27ba9c553e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c2e2887a2031fc13fb96e00a88cf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac4c2e2887a2031fc13fb96e00a88cf8c">GPD17</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td></tr>
<tr class="separator:gac4c2e2887a2031fc13fb96e00a88cf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276842079204e4cc27490ffb34f22f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga276842079204e4cc27490ffb34f22f9c">GPD18</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td></tr>
<tr class="separator:ga276842079204e4cc27490ffb34f22f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3dba05e63be192c8c2a05baf766ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga2d3dba05e63be192c8c2a05baf766ca4">GPD19</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td></tr>
<tr class="separator:ga2d3dba05e63be192c8c2a05baf766ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82c7f6ed7ac3552584b1a6b8bf1daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gad82c7f6ed7ac3552584b1a6b8bf1daef">GPD20</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td></tr>
<tr class="separator:gad82c7f6ed7ac3552584b1a6b8bf1daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eef80d18522e83f1c04a92159e9f9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga1eef80d18522e83f1c04a92159e9f9fd">GPD21</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td></tr>
<tr class="separator:ga1eef80d18522e83f1c04a92159e9f9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9698c562377612073a844779831e3878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9698c562377612073a844779831e3878">GPD22</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td></tr>
<tr class="separator:ga9698c562377612073a844779831e3878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168ad9644af0d3babf5151f9defca4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga168ad9644af0d3babf5151f9defca4cf">GPD23</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td></tr>
<tr class="separator:ga168ad9644af0d3babf5151f9defca4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4d2c3df0c72afad58abc475638fd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga5c4d2c3df0c72afad58abc475638fd52">GPD24</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td></tr>
<tr class="separator:ga5c4d2c3df0c72afad58abc475638fd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beabb35e4173c4c018a1ea8a95a268a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8beabb35e4173c4c018a1ea8a95a268a">GPD25</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td></tr>
<tr class="separator:ga8beabb35e4173c4c018a1ea8a95a268a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb43d42607ce98d3354e5015cd2c87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9cb43d42607ce98d3354e5015cd2c87b">GPD26</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td></tr>
<tr class="separator:ga9cb43d42607ce98d3354e5015cd2c87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a201aff0387ba371b07e774e5bb25d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga3a201aff0387ba371b07e774e5bb25d0">GPD27</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td></tr>
<tr class="separator:ga3a201aff0387ba371b07e774e5bb25d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba104d2746d5420c30ed5b13f99c246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaeba104d2746d5420c30ed5b13f99c246">GPD28</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td></tr>
<tr class="separator:gaeba104d2746d5420c30ed5b13f99c246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da2850ce0fa5afa9dae2c79c0b9d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga52da2850ce0fa5afa9dae2c79c0b9d73">GPD29</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td></tr>
<tr class="separator:ga52da2850ce0fa5afa9dae2c79c0b9d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d69b5c51381d45179cdaf8f084bc1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7d69b5c51381d45179cdaf8f084bc1a7">GPD30</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td></tr>
<tr class="separator:ga7d69b5c51381d45179cdaf8f084bc1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dff938406fe18c4d0b03389d3885b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0dff938406fe18c4d0b03389d3885b03">GPD31</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td></tr>
<tr class="separator:ga0dff938406fe18c4d0b03389d3885b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef011480f991c2ee02a711ece240605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9ef011480f991c2ee02a711ece240605">GPE0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td></tr>
<tr class="separator:ga9ef011480f991c2ee02a711ece240605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1afec6263df8df3fe72020c6a3677a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae1afec6263df8df3fe72020c6a3677a1">GPE1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td></tr>
<tr class="separator:gae1afec6263df8df3fe72020c6a3677a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848d3f7997bdb551aaccff938251e243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga848d3f7997bdb551aaccff938251e243">GPE2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td></tr>
<tr class="separator:ga848d3f7997bdb551aaccff938251e243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d58030db7c99668358729d6cbde2df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga54d58030db7c99668358729d6cbde2df">GPE3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td></tr>
<tr class="separator:ga54d58030db7c99668358729d6cbde2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709946944151371a2306af6b41f4c834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga709946944151371a2306af6b41f4c834">GPE4</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td></tr>
<tr class="separator:ga709946944151371a2306af6b41f4c834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2318975c5616c141eca827862a4760fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga2318975c5616c141eca827862a4760fb">GPE5</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td></tr>
<tr class="separator:ga2318975c5616c141eca827862a4760fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515dd56564ccf144124177e292e9d387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga515dd56564ccf144124177e292e9d387">GPE6</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td></tr>
<tr class="separator:ga515dd56564ccf144124177e292e9d387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f973e2a125fe0f29a9b067779a2559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gae6f973e2a125fe0f29a9b067779a2559">GPE7</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td></tr>
<tr class="separator:gae6f973e2a125fe0f29a9b067779a2559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b422a055d2fccf6688e084bb86ce49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8b422a055d2fccf6688e084bb86ce49b">GPE8</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td></tr>
<tr class="separator:ga8b422a055d2fccf6688e084bb86ce49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8bb30f78053b2b36666bf774a0bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8a8bb30f78053b2b36666bf774a0bf84">GPE9</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td></tr>
<tr class="separator:ga8a8bb30f78053b2b36666bf774a0bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e84ed782638ebce08729e76a41e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac5e84ed782638ebce08729e76a41e7e9">GPE10</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td></tr>
<tr class="separator:gac5e84ed782638ebce08729e76a41e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8249c663842a83cf43fd9faeb1583d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8249c663842a83cf43fd9faeb1583d14">GPE11</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td></tr>
<tr class="separator:ga8249c663842a83cf43fd9faeb1583d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b59cb0441afc61f43ef3cf479a476d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaf9b59cb0441afc61f43ef3cf479a476d">GPE12</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td></tr>
<tr class="separator:gaf9b59cb0441afc61f43ef3cf479a476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa577e7a509acefe49f5d82f53c84e6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaa577e7a509acefe49f5d82f53c84e6a4">GPE13</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td></tr>
<tr class="separator:gaa577e7a509acefe49f5d82f53c84e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ae7d9da1056752dafe698631d2f880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga23ae7d9da1056752dafe698631d2f880">GPE14</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td></tr>
<tr class="separator:ga23ae7d9da1056752dafe698631d2f880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05dec36fd70cbdc993d47959efd1187e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga05dec36fd70cbdc993d47959efd1187e">GPE15</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td></tr>
<tr class="separator:ga05dec36fd70cbdc993d47959efd1187e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4fbd4a7b439afeb3b10bf8f7b63edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gadb4fbd4a7b439afeb3b10bf8f7b63edf">GPE16</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td></tr>
<tr class="separator:gadb4fbd4a7b439afeb3b10bf8f7b63edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c9b10a425d720643b89c80cce3a96a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gab6c9b10a425d720643b89c80cce3a96a">GPE17</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td></tr>
<tr class="separator:gab6c9b10a425d720643b89c80cce3a96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73aed0510e0efc19be6032b2b214a2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga73aed0510e0efc19be6032b2b214a2fd">GPE18</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td></tr>
<tr class="separator:ga73aed0510e0efc19be6032b2b214a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab53df2db2bfea8b9e4538df5a3746ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaab53df2db2bfea8b9e4538df5a3746ca">GPE19</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td></tr>
<tr class="separator:gaab53df2db2bfea8b9e4538df5a3746ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b5f0f28bcaa0ab5f6e1ab5515f2ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gac3b5f0f28bcaa0ab5f6e1ab5515f2ef2">GPE20</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td></tr>
<tr class="separator:gac3b5f0f28bcaa0ab5f6e1ab5515f2ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cab075c3fc5f0a5c936be002e044cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga8cab075c3fc5f0a5c936be002e044cb5">GPE21</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td></tr>
<tr class="separator:ga8cab075c3fc5f0a5c936be002e044cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9082c7d19d3233acaf5d6c73eb32d669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga9082c7d19d3233acaf5d6c73eb32d669">GPE22</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td></tr>
<tr class="separator:ga9082c7d19d3233acaf5d6c73eb32d669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7883a3e417e13fad53e7634d62b479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga7d7883a3e417e13fad53e7634d62b479">GPE23</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td></tr>
<tr class="separator:ga7d7883a3e417e13fad53e7634d62b479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff21353b3981433951c8b762f8c838c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gadff21353b3981433951c8b762f8c838c">GPE24</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td></tr>
<tr class="separator:gadff21353b3981433951c8b762f8c838c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42c7cb93f66c38d12fc1c3022ae1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaae42c7cb93f66c38d12fc1c3022ae1db">GPE25</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td></tr>
<tr class="separator:gaae42c7cb93f66c38d12fc1c3022ae1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e53e8978414a3cd7daaae5f9e2c762e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#ga0e53e8978414a3cd7daaae5f9e2c762e">GPE26</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td></tr>
<tr class="separator:ga0e53e8978414a3cd7daaae5f9e2c762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab30c78434db9a94fb8453fd3b02d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gadab30c78434db9a94fb8453fd3b02d49">GPE27</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td></tr>
<tr class="separator:gadab30c78434db9a94fb8453fd3b02d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4608c7056c0ef739a7aad963c0e8829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gab4608c7056c0ef739a7aad963c0e8829">GPE28</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td></tr>
<tr class="separator:gab4608c7056c0ef739a7aad963c0e8829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3abc5335c4d576a19985ebaf80b230d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaf3abc5335c4d576a19985ebaf80b230d">GPE29</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td></tr>
<tr class="separator:gaf3abc5335c4d576a19985ebaf80b230d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5e52994874f2520de34109b4f7c006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gaaf5e52994874f2520de34109b4f7c006">GPE30</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td></tr>
<tr class="separator:gaaf5e52994874f2520de34109b4f7c006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5af95ea33059fb9b050e6da129c67ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_g_p_i_o___g_p___short___pin.html#gab5af95ea33059fb9b050e6da129c67ca">GPE31</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td></tr>
<tr class="separator:gab5af95ea33059fb9b050e6da129c67ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6ab4c46e0226b86f9c08b0138138662d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PortA For LPC17xx mcu, Port A is equal to Port 0 </p>

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00019">19</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddef58b24cd3e29b2cd56bea0199eba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00020">20</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2612080350c377a2b676aea76c24f3f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA10&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00029">29</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab8a68c9fe455df499e3b8ec5ac2f167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA11&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00030">30</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12621564afb59fddfcc5d8c88f7ab385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA12&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00031">31</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad8130ab9330e74cea0972cdd22b86d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA13&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00032">32</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf579dfcb53b6d6f156387e0325e9c300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA14&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00033">33</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84f934d46eeb815d0f8da895d921d938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA15&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00034">34</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c0500ceaa507ab0a75a7c3a2d586ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA16&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00035">35</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e18280f40a34297d4263b2dac72fad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA17&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00036">36</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga039f957411e2bf06069f3d64d9279d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA18&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00037">37</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga008b48169009b1610c92db781d07a9e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA19&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00038">38</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8073855d044e68bc6cf528e7b34c090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00021">21</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bf82230b3d820b90e9fae0b4afc2c46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA20&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00039">39</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ccb687e958546265547e532b7bb6554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA21&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00040">40</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga844cbb12c39bbc6092e883b68b72673b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA22&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00041">41</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca3f5121d16e4991f5c5f2a55d38472c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA23&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00042">42</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11231c0388c8a60cac8cf57251063849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA24&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00043">43</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95a9fd4e5de0638a0da032b9544b182a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA25&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00044">44</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga359d6f3ffda7eb1cae3b116b9a05c392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA26&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00045">45</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga010c22fe1eb40a7bac1b849900e1e17d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA27&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00046">46</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdaae77b801439d5d62bbab151024661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA28&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00047">47</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeefd6efc2cfc81d3cdbd672c007c44b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA29&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00048">48</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac29e19b30b448eeeb33d073d8329972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA3&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00022">22</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1fd1c2bb204c06921a8be24c25b27e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA30&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00049">49</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa2840d3fc97fefa190c8022cbf24084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA31&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00050">50</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf3094f81549de6aa2521bf9bc16b603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA4&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00023">23</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace3e81f40c664f69aae678941d7bf313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA5&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00024">24</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb2373edd559c534651fe3d5f1a3c706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA6&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00025">25</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e0504a80893827120e69a929df88773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA7&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00026">26</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf4f0bae21b5c64f535f95e37142ac20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA8&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00027">27</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5be4079307fc8f9cd6c7ad6c95253e2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPA9&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00028">28</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ca2ebd1bdb1e66792d5cfe368f8f007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PortB For LPC17xx mcu, Port B is equal to Port 1 </p>

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00054">54</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e1887701b5b513f7ae7e06009ac91ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00055">55</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad57e69954d6fc0b810b790bb252bffe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB10&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00064">64</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39d615205402fd15bb680ca075776342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB11&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00065">65</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga329dae3d29b24da186dd9e60ccef993b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB12&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00066">66</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f60cb9b6dd79f57c2e85bbdb1341b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB13&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00067">67</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68c7522cc5886a9e6921219a6ee3225a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB14&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00068">68</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4426c66556a905df49e0603b564edddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB15&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00069">69</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga874912ef10a1b58392ed532e96cfa302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB16&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00070">70</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74949e198ed27e938f6257092342b690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB17&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00071">71</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa88b97812dc6c3b5375a937da9c3a1fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB18&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00072">72</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dfb462eff340271633b7e2f818ac40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB19&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00073">73</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01f540af6d61ff5ba18362ae03f24d9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00056">56</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae460eb920438951c17bd6f969cdbe3e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB20&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00074">74</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13a1658e1b8d436409c7d07672e1cc73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB21&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00075">75</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4817cb19b674585ef729e5e3f5888a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB22&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00076">76</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac98d06a46d5ec098b9e197f13743af6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB23&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00077">77</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e23e956e081dcbbe65c248cad965ebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB24&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00078">78</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43c2d98c3d75e3440775a90b372aecc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB25&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00079">79</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85258497568ec315fbafafb0babb1616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB26&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00080">80</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83da9c6be707a5136caa54620dd78518"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB27&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00081">81</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf9b4834ed954cade9a6bd307f87d4c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB28&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00082">82</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga213b2a645f14be5d8f99ae73eab6c3fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB29&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00083">83</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae048ff95c752c5a8ea5af32664d5264e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB3&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00057">57</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga613f942bc21a93cb5fc34c032cd71c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB30&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00084">84</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a653ac18d2562468c5975b4ee7d9a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB31&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00085">85</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19c043cb05bdea7ca2a3024831f1f2c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB4&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00058">58</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34a53de8c5a674896f6beb25a2022097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB5&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00059">59</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8aae002f8886e4fff7a1bebcebfe11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB6&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00060">60</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92f7e224541e86a8354ae220bb753d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB7&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00061">61</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0e01809be93d3c8ab6004f6a1007c0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB8&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00062">62</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc1d4ea6486aacdca2a81a09e4e1c987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPB9&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00063">63</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7570e0695288569df428acad5b26b2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PortC For LPC17xx mcu, Port C is equal to Port 2 </p>

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00089">89</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4382960421f32889715fd231c6583f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00090">90</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e69a27a202c54767c865a4f8c633a26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC10&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00099">99</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac61d53ac55696414a61f830c46c74b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC11&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00100">100</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb1e346c41e8fb7bb267538548cf8b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC12&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00101">101</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf764b0c330595793ff9d124b27ec981c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC13&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00102">102</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12761868ad74748a628b9815a2e9e274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC14&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00103">103</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ad695693ee805195209f846f3c00c21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC15&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00104">104</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7897c1f08f80d35ac7e10c122707d356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC16&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00105">105</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e111665762564c839f71df5ca990131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC17&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00106">106</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga714ea57476afa30e37da102aa7022907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC18&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00107">107</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf9cdcca433b67537c7fb8c9b2b5d2e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC19&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00108">108</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cd2fbed63c84a28066df1f4e4df8583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00091">91</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32c1d7d154af54be331e256357a5a1e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC20&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00109">109</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e25ad09f451efa2b4fd0ee73247067f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC21&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00110">110</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeef3c5aa8aff3bec2bcfbe19630087ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC22&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00111">111</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9500af72922453d2caa509b7bff6efc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC23&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00112">112</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dfb1072ba3891ef57245ec85fa10199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC24&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00113">113</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22b822e7cf40f9326b2270060c09a3c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC25&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00114">114</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8b349cebfbc851893fee446c26cd6a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC26&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00115">115</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e916c81f45d7af3c638c86c95912502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC27&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00116">116</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa10521239b5627272de06738b5bee70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC28&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00117">117</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafeb21b2d0ffdf7c3052b52f3e05ce101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC29&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00118">118</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga420bf090adec72b1df9d390adf15c471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC3&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00092">92</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8030817da2beabe9b72e77c984ce0f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC30&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00119">119</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48288c8554a085e555b9cf4218932aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC31&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00120">120</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac35053ca8d69c5c7bc08238cab0fcd8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC4&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00093">93</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f001144f6b992c1b092f4da18b3f5a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC5&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00094">94</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a1c0bd9d35ca70ee67af0239039fc6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC6&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00095">95</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga938ea7eca3d022e4351d629b04adb8af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC7&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00096">96</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad68d44ebfb8adea8cb6c5b989599a23e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC8&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00097">97</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48dd41cc14becfc056bbacf8b9b67723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPC9&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00098">98</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c0fdc091888642dc34a57c18cdfcb69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PortD For LPC17xx mcu, Port D is equal to Port 3 </p>

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00124">124</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9046e17f4b624885fea1dcb282a661b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00125">125</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8ad7a1962af9a894f0f3dc86b5cc037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD10&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00134">134</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga016c8f0d2a1d6d71b18549f9fddf01cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD11&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00135">135</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31e058757866eccf903587c1817c1aa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD12&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00136">136</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga790e9fdd7b55c25cf6285deb015ef1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD13&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00137">137</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba9aee743280151974648ccf92b54f01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD14&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00138">138</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad586ad24647f5a005f3a985a981bbbbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD15&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00139">139</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad55b5ca93906683e61e6a27ba9c553e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD16&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00140">140</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4c2e2887a2031fc13fb96e00a88cf8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD17&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00141">141</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga276842079204e4cc27490ffb34f22f9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD18&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00142">142</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d3dba05e63be192c8c2a05baf766ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD19&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00143">143</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89ab6636a7ded439638c302b74240605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00126">126</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad82c7f6ed7ac3552584b1a6b8bf1daef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD20&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00144">144</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1eef80d18522e83f1c04a92159e9f9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD21&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00145">145</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9698c562377612073a844779831e3878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD22&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00146">146</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga168ad9644af0d3babf5151f9defca4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD23&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00147">147</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c4d2c3df0c72afad58abc475638fd52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD24&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00148">148</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8beabb35e4173c4c018a1ea8a95a268a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD25&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00149">149</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cb43d42607ce98d3354e5015cd2c87b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD26&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00150">150</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a201aff0387ba371b07e774e5bb25d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD27&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00151">151</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeba104d2746d5420c30ed5b13f99c246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD28&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00152">152</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52da2850ce0fa5afa9dae2c79c0b9d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD29&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00153">153</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga059458049e2aaa3ee16b774a736a8cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD3&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00127">127</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d69b5c51381d45179cdaf8f084bc1a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD30&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00154">154</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dff938406fe18c4d0b03389d3885b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD31&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00155">155</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5331cac69cfb78ec3f1015dc72e2537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD4&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00128">128</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4f6ff8893d6099761a5e70f7b3b7761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD5&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00129">129</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad29538b46ed32337508326684304316b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD6&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00130">130</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79e9935a99654162338ea1a6f59ace23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD7&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00131">131</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac26d4c9d0b8e9c7a4c4a6142c1e72c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD8&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00132">132</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a21298ce425c2009dc4c13945de6123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPD9&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00133">133</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ef011480f991c2ee02a711ece240605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PortE For LPC17xx mcu, Port E is equal to Port 4 </p>

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00159">159</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1afec6263df8df3fe72020c6a3677a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00160">160</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5e84ed782638ebce08729e76a41e7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE10&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00169">169</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8249c663842a83cf43fd9faeb1583d14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE11&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00170">170</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9b59cb0441afc61f43ef3cf479a476d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE12&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00171">171</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa577e7a509acefe49f5d82f53c84e6a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE13&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00172">172</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23ae7d9da1056752dafe698631d2f880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE14&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00173">173</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05dec36fd70cbdc993d47959efd1187e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE15&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00174">174</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb4fbd4a7b439afeb3b10bf8f7b63edf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE16&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6059075460c9a283c4805b2b1e34199b">GPIO_PIN_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00175">175</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c9b10a425d720643b89c80cce3a96a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE17&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga0253f5c347241be3bdb31825ddda40a7">GPIO_PIN_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00176">176</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73aed0510e0efc19be6032b2b214a2fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE18&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9406c7af5b104ff543a08de61d2bf051">GPIO_PIN_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00177">177</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab53df2db2bfea8b9e4538df5a3746ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE19&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3d42a5ed56a120e84918db52be3e6dae">GPIO_PIN_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00178">178</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga848d3f7997bdb551aaccff938251e243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00161">161</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3b5f0f28bcaa0ab5f6e1ab5515f2ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE20&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9c2eed9e9c39248e29ee2e02fc576738">GPIO_PIN_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00179">179</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cab075c3fc5f0a5c936be002e044cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE21&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa138dd67fa48a243ab038a126b60b9da">GPIO_PIN_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00180">180</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9082c7d19d3233acaf5d6c73eb32d669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE22&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab114147e5be6df651cddd00dfccc15f2">GPIO_PIN_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00181">181</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d7883a3e417e13fad53e7634d62b479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE23&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga610255b9324e4a6449d9cbd981e186f3">GPIO_PIN_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00182">182</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadff21353b3981433951c8b762f8c838c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE24&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaa1286ea42503d8b36937c1b67772dca0">GPIO_PIN_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00183">183</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae42c7cb93f66c38d12fc1c3022ae1db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE25&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga278814e42c2372b2761f12fed4fc7ae9">GPIO_PIN_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00184">184</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e53e8978414a3cd7daaae5f9e2c762e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE26&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8d60b41f98623f48b09c21efcfd4b062">GPIO_PIN_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00185">185</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadab30c78434db9a94fb8453fd3b02d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE27&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga589c68468159274940826f4b96110036">GPIO_PIN_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00186">186</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4608c7056c0ef739a7aad963c0e8829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE28&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga5c82a46bab8529598fe891e5665ab8aa">GPIO_PIN_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00187">187</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3abc5335c4d576a19985ebaf80b230d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE29&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga8211583d57909a4b3028fb2c7e56c1b3">GPIO_PIN_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00188">188</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54d58030db7c99668358729d6cbde2df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE3&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00162">162</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf5e52994874f2520de34109b4f7c006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE30&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gabb43ea367a50184a947522b0deca020d">GPIO_PIN_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00189">189</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5af95ea33059fb9b050e6da129c67ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE31&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3b6899cd30f401c592ec49a76e5f57ad">GPIO_PIN_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00190">190</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga709946944151371a2306af6b41f4c834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE4&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00163">163</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2318975c5616c141eca827862a4760fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE5&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00164">164</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga515dd56564ccf144124177e292e9d387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE6&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga9089f18f20ec88ee38ce6f27389e6d7e">GPIO_PIN_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00165">165</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6f973e2a125fe0f29a9b067779a2559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE7&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00166">166</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b422a055d2fccf6688e084bb86ce49b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE8&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00167">167</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a8bb30f78053b2b36666bf774a0bf84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPE9&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>, <a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_co_x__base_8h_source.html#l00168">168</a> of file <a class="el" href="_co_x__base_8h_source.html">CoX_base.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
