// Seed: 3442256974
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2
    , id_13,
    output wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output uwire id_11
);
  wire id_14;
  tri0 id_15 = id_1 ^ id_10;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_0
  );
  reg  id_16;
  wire id_17;
  initial begin : LABEL_0
    id_16 <= 1;
  end
endmodule
