// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subconv_1x1_8p_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        weight_0_V_address0,
        weight_0_V_ce0,
        weight_0_V_q0,
        weight_0_V_address1,
        weight_0_V_ce1,
        weight_0_V_q1,
        weight_1_V_address0,
        weight_1_V_ce0,
        weight_1_V_q0,
        weight_1_V_address1,
        weight_1_V_ce1,
        weight_1_V_q1,
        weight_2_V_address0,
        weight_2_V_ce0,
        weight_2_V_q0,
        weight_2_V_address1,
        weight_2_V_ce1,
        weight_2_V_q1,
        weight_3_V_address0,
        weight_3_V_ce0,
        weight_3_V_q0,
        weight_3_V_address1,
        weight_3_V_ce1,
        weight_3_V_q1,
        weight_4_V_address0,
        weight_4_V_ce0,
        weight_4_V_q0,
        weight_4_V_address1,
        weight_4_V_ce1,
        weight_4_V_q1,
        weight_5_V_address0,
        weight_5_V_ce0,
        weight_5_V_q0,
        weight_5_V_address1,
        weight_5_V_ce1,
        weight_5_V_q1,
        weight_6_V_address0,
        weight_6_V_ce0,
        weight_6_V_q0,
        weight_6_V_address1,
        weight_6_V_ce1,
        weight_6_V_q1,
        weight_7_V_address0,
        weight_7_V_ce0,
        weight_7_V_q0,
        weight_7_V_address1,
        weight_7_V_ce1,
        weight_7_V_q1,
        weight_8_V_address0,
        weight_8_V_ce0,
        weight_8_V_q0,
        weight_8_V_address1,
        weight_8_V_ce1,
        weight_8_V_q1,
        weight_9_V_address0,
        weight_9_V_ce0,
        weight_9_V_q0,
        weight_9_V_address1,
        weight_9_V_ce1,
        weight_9_V_q1,
        weight_10_V_address0,
        weight_10_V_ce0,
        weight_10_V_q0,
        weight_10_V_address1,
        weight_10_V_ce1,
        weight_10_V_q1,
        weight_11_V_address0,
        weight_11_V_ce0,
        weight_11_V_q0,
        weight_11_V_address1,
        weight_11_V_ce1,
        weight_11_V_q1,
        bias_V_address0,
        bias_V_ce0,
        bias_V_q0,
        ShuffleConvs_2_Downs_11_address0,
        ShuffleConvs_2_Downs_11_ce0,
        ShuffleConvs_2_Downs_11_we0,
        ShuffleConvs_2_Downs_11_d0,
        ShuffleConvs_2_Downs_11_q0,
        ShuffleConvs_2_Downs_11_address1,
        ShuffleConvs_2_Downs_11_ce1,
        ShuffleConvs_2_Downs_11_we1,
        ShuffleConvs_2_Downs_11_d1,
        ShuffleConvs_2_Downs_11_q1,
        ShuffleConvs_2_Downs_10_address0,
        ShuffleConvs_2_Downs_10_ce0,
        ShuffleConvs_2_Downs_10_we0,
        ShuffleConvs_2_Downs_10_d0,
        ShuffleConvs_2_Downs_10_q0,
        ShuffleConvs_2_Downs_10_address1,
        ShuffleConvs_2_Downs_10_ce1,
        ShuffleConvs_2_Downs_10_we1,
        ShuffleConvs_2_Downs_10_d1,
        ShuffleConvs_2_Downs_10_q1,
        ShuffleConvs_2_Downs_7_address0,
        ShuffleConvs_2_Downs_7_ce0,
        ShuffleConvs_2_Downs_7_we0,
        ShuffleConvs_2_Downs_7_d0,
        ShuffleConvs_2_Downs_7_q0,
        ShuffleConvs_2_Downs_7_address1,
        ShuffleConvs_2_Downs_7_ce1,
        ShuffleConvs_2_Downs_7_we1,
        ShuffleConvs_2_Downs_7_d1,
        ShuffleConvs_2_Downs_7_q1,
        ShuffleConvs_2_Downs_6_address0,
        ShuffleConvs_2_Downs_6_ce0,
        ShuffleConvs_2_Downs_6_we0,
        ShuffleConvs_2_Downs_6_d0,
        ShuffleConvs_2_Downs_6_q0,
        ShuffleConvs_2_Downs_6_address1,
        ShuffleConvs_2_Downs_6_ce1,
        ShuffleConvs_2_Downs_6_we1,
        ShuffleConvs_2_Downs_6_d1,
        ShuffleConvs_2_Downs_6_q1,
        ShuffleConvs_2_Downs_5_address0,
        ShuffleConvs_2_Downs_5_ce0,
        ShuffleConvs_2_Downs_5_we0,
        ShuffleConvs_2_Downs_5_d0,
        ShuffleConvs_2_Downs_5_q0,
        ShuffleConvs_2_Downs_5_address1,
        ShuffleConvs_2_Downs_5_ce1,
        ShuffleConvs_2_Downs_5_we1,
        ShuffleConvs_2_Downs_5_d1,
        ShuffleConvs_2_Downs_5_q1,
        ShuffleConvs_2_Downs_4_address0,
        ShuffleConvs_2_Downs_4_ce0,
        ShuffleConvs_2_Downs_4_we0,
        ShuffleConvs_2_Downs_4_d0,
        ShuffleConvs_2_Downs_4_q0,
        ShuffleConvs_2_Downs_4_address1,
        ShuffleConvs_2_Downs_4_ce1,
        ShuffleConvs_2_Downs_4_we1,
        ShuffleConvs_2_Downs_4_d1,
        ShuffleConvs_2_Downs_4_q1,
        ShuffleConvs_2_Downs_3_address0,
        ShuffleConvs_2_Downs_3_ce0,
        ShuffleConvs_2_Downs_3_we0,
        ShuffleConvs_2_Downs_3_d0,
        ShuffleConvs_2_Downs_3_q0,
        ShuffleConvs_2_Downs_3_address1,
        ShuffleConvs_2_Downs_3_ce1,
        ShuffleConvs_2_Downs_3_we1,
        ShuffleConvs_2_Downs_3_d1,
        ShuffleConvs_2_Downs_3_q1,
        ShuffleConvs_2_Downs_2_address0,
        ShuffleConvs_2_Downs_2_ce0,
        ShuffleConvs_2_Downs_2_we0,
        ShuffleConvs_2_Downs_2_d0,
        ShuffleConvs_2_Downs_2_q0,
        ShuffleConvs_2_Downs_2_address1,
        ShuffleConvs_2_Downs_2_ce1,
        ShuffleConvs_2_Downs_2_we1,
        ShuffleConvs_2_Downs_2_d1,
        ShuffleConvs_2_Downs_2_q1,
        ShuffleConvs_2_Downs_1_address0,
        ShuffleConvs_2_Downs_1_ce0,
        ShuffleConvs_2_Downs_1_we0,
        ShuffleConvs_2_Downs_1_d0,
        ShuffleConvs_2_Downs_1_q0,
        ShuffleConvs_2_Downs_1_address1,
        ShuffleConvs_2_Downs_1_ce1,
        ShuffleConvs_2_Downs_1_we1,
        ShuffleConvs_2_Downs_1_d1,
        ShuffleConvs_2_Downs_1_q1,
        ShuffleConvs_2_Downs_address0,
        ShuffleConvs_2_Downs_ce0,
        ShuffleConvs_2_Downs_we0,
        ShuffleConvs_2_Downs_d0,
        ShuffleConvs_2_Downs_q0,
        ShuffleConvs_2_Downs_address1,
        ShuffleConvs_2_Downs_ce1,
        ShuffleConvs_2_Downs_we1,
        ShuffleConvs_2_Downs_d1,
        ShuffleConvs_2_Downs_q1,
        ShuffleConvs_2_Downs_9_address0,
        ShuffleConvs_2_Downs_9_ce0,
        ShuffleConvs_2_Downs_9_we0,
        ShuffleConvs_2_Downs_9_d0,
        ShuffleConvs_2_Downs_9_q0,
        ShuffleConvs_2_Downs_9_address1,
        ShuffleConvs_2_Downs_9_ce1,
        ShuffleConvs_2_Downs_9_we1,
        ShuffleConvs_2_Downs_9_d1,
        ShuffleConvs_2_Downs_9_q1,
        ShuffleConvs_2_Downs_8_address0,
        ShuffleConvs_2_Downs_8_ce0,
        ShuffleConvs_2_Downs_8_we0,
        ShuffleConvs_2_Downs_8_d0,
        ShuffleConvs_2_Downs_8_q0,
        ShuffleConvs_2_Downs_8_address1,
        ShuffleConvs_2_Downs_8_ce1,
        ShuffleConvs_2_Downs_8_we1,
        ShuffleConvs_2_Downs_8_d1,
        ShuffleConvs_2_Downs_8_q1
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_pp0_stage0 = 17'd2;
parameter    ap_ST_fsm_state14 = 17'd4;
parameter    ap_ST_fsm_state15 = 17'd8;
parameter    ap_ST_fsm_state16 = 17'd16;
parameter    ap_ST_fsm_state17 = 17'd32;
parameter    ap_ST_fsm_state18 = 17'd64;
parameter    ap_ST_fsm_state19 = 17'd128;
parameter    ap_ST_fsm_state20 = 17'd256;
parameter    ap_ST_fsm_state21 = 17'd512;
parameter    ap_ST_fsm_state22 = 17'd1024;
parameter    ap_ST_fsm_state23 = 17'd2048;
parameter    ap_ST_fsm_state24 = 17'd4096;
parameter    ap_ST_fsm_state25 = 17'd8192;
parameter    ap_ST_fsm_state26 = 17'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 17'd32768;
parameter    ap_ST_fsm_state39 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_V_address0;
output   input_V_ce0;
input  [7:0] input_V_q0;
output  [9:0] weight_0_V_address0;
output   weight_0_V_ce0;
input  [7:0] weight_0_V_q0;
output  [9:0] weight_0_V_address1;
output   weight_0_V_ce1;
input  [7:0] weight_0_V_q1;
output  [9:0] weight_1_V_address0;
output   weight_1_V_ce0;
input  [7:0] weight_1_V_q0;
output  [9:0] weight_1_V_address1;
output   weight_1_V_ce1;
input  [7:0] weight_1_V_q1;
output  [9:0] weight_2_V_address0;
output   weight_2_V_ce0;
input  [7:0] weight_2_V_q0;
output  [9:0] weight_2_V_address1;
output   weight_2_V_ce1;
input  [7:0] weight_2_V_q1;
output  [9:0] weight_3_V_address0;
output   weight_3_V_ce0;
input  [7:0] weight_3_V_q0;
output  [9:0] weight_3_V_address1;
output   weight_3_V_ce1;
input  [7:0] weight_3_V_q1;
output  [9:0] weight_4_V_address0;
output   weight_4_V_ce0;
input  [7:0] weight_4_V_q0;
output  [9:0] weight_4_V_address1;
output   weight_4_V_ce1;
input  [7:0] weight_4_V_q1;
output  [9:0] weight_5_V_address0;
output   weight_5_V_ce0;
input  [7:0] weight_5_V_q0;
output  [9:0] weight_5_V_address1;
output   weight_5_V_ce1;
input  [7:0] weight_5_V_q1;
output  [9:0] weight_6_V_address0;
output   weight_6_V_ce0;
input  [7:0] weight_6_V_q0;
output  [9:0] weight_6_V_address1;
output   weight_6_V_ce1;
input  [7:0] weight_6_V_q1;
output  [9:0] weight_7_V_address0;
output   weight_7_V_ce0;
input  [7:0] weight_7_V_q0;
output  [9:0] weight_7_V_address1;
output   weight_7_V_ce1;
input  [7:0] weight_7_V_q1;
output  [9:0] weight_8_V_address0;
output   weight_8_V_ce0;
input  [7:0] weight_8_V_q0;
output  [9:0] weight_8_V_address1;
output   weight_8_V_ce1;
input  [7:0] weight_8_V_q1;
output  [9:0] weight_9_V_address0;
output   weight_9_V_ce0;
input  [7:0] weight_9_V_q0;
output  [9:0] weight_9_V_address1;
output   weight_9_V_ce1;
input  [7:0] weight_9_V_q1;
output  [9:0] weight_10_V_address0;
output   weight_10_V_ce0;
input  [7:0] weight_10_V_q0;
output  [9:0] weight_10_V_address1;
output   weight_10_V_ce1;
input  [7:0] weight_10_V_q1;
output  [9:0] weight_11_V_address0;
output   weight_11_V_ce0;
input  [7:0] weight_11_V_q0;
output  [9:0] weight_11_V_address1;
output   weight_11_V_ce1;
input  [7:0] weight_11_V_q1;
output  [6:0] bias_V_address0;
output   bias_V_ce0;
input  [7:0] bias_V_q0;
output  [9:0] ShuffleConvs_2_Downs_11_address0;
output   ShuffleConvs_2_Downs_11_ce0;
output   ShuffleConvs_2_Downs_11_we0;
output  [7:0] ShuffleConvs_2_Downs_11_d0;
input  [7:0] ShuffleConvs_2_Downs_11_q0;
output  [9:0] ShuffleConvs_2_Downs_11_address1;
output   ShuffleConvs_2_Downs_11_ce1;
output   ShuffleConvs_2_Downs_11_we1;
output  [7:0] ShuffleConvs_2_Downs_11_d1;
input  [7:0] ShuffleConvs_2_Downs_11_q1;
output  [9:0] ShuffleConvs_2_Downs_10_address0;
output   ShuffleConvs_2_Downs_10_ce0;
output   ShuffleConvs_2_Downs_10_we0;
output  [7:0] ShuffleConvs_2_Downs_10_d0;
input  [7:0] ShuffleConvs_2_Downs_10_q0;
output  [9:0] ShuffleConvs_2_Downs_10_address1;
output   ShuffleConvs_2_Downs_10_ce1;
output   ShuffleConvs_2_Downs_10_we1;
output  [7:0] ShuffleConvs_2_Downs_10_d1;
input  [7:0] ShuffleConvs_2_Downs_10_q1;
output  [9:0] ShuffleConvs_2_Downs_7_address0;
output   ShuffleConvs_2_Downs_7_ce0;
output   ShuffleConvs_2_Downs_7_we0;
output  [7:0] ShuffleConvs_2_Downs_7_d0;
input  [7:0] ShuffleConvs_2_Downs_7_q0;
output  [9:0] ShuffleConvs_2_Downs_7_address1;
output   ShuffleConvs_2_Downs_7_ce1;
output   ShuffleConvs_2_Downs_7_we1;
output  [7:0] ShuffleConvs_2_Downs_7_d1;
input  [7:0] ShuffleConvs_2_Downs_7_q1;
output  [9:0] ShuffleConvs_2_Downs_6_address0;
output   ShuffleConvs_2_Downs_6_ce0;
output   ShuffleConvs_2_Downs_6_we0;
output  [7:0] ShuffleConvs_2_Downs_6_d0;
input  [7:0] ShuffleConvs_2_Downs_6_q0;
output  [9:0] ShuffleConvs_2_Downs_6_address1;
output   ShuffleConvs_2_Downs_6_ce1;
output   ShuffleConvs_2_Downs_6_we1;
output  [7:0] ShuffleConvs_2_Downs_6_d1;
input  [7:0] ShuffleConvs_2_Downs_6_q1;
output  [9:0] ShuffleConvs_2_Downs_5_address0;
output   ShuffleConvs_2_Downs_5_ce0;
output   ShuffleConvs_2_Downs_5_we0;
output  [7:0] ShuffleConvs_2_Downs_5_d0;
input  [7:0] ShuffleConvs_2_Downs_5_q0;
output  [9:0] ShuffleConvs_2_Downs_5_address1;
output   ShuffleConvs_2_Downs_5_ce1;
output   ShuffleConvs_2_Downs_5_we1;
output  [7:0] ShuffleConvs_2_Downs_5_d1;
input  [7:0] ShuffleConvs_2_Downs_5_q1;
output  [9:0] ShuffleConvs_2_Downs_4_address0;
output   ShuffleConvs_2_Downs_4_ce0;
output   ShuffleConvs_2_Downs_4_we0;
output  [7:0] ShuffleConvs_2_Downs_4_d0;
input  [7:0] ShuffleConvs_2_Downs_4_q0;
output  [9:0] ShuffleConvs_2_Downs_4_address1;
output   ShuffleConvs_2_Downs_4_ce1;
output   ShuffleConvs_2_Downs_4_we1;
output  [7:0] ShuffleConvs_2_Downs_4_d1;
input  [7:0] ShuffleConvs_2_Downs_4_q1;
output  [9:0] ShuffleConvs_2_Downs_3_address0;
output   ShuffleConvs_2_Downs_3_ce0;
output   ShuffleConvs_2_Downs_3_we0;
output  [7:0] ShuffleConvs_2_Downs_3_d0;
input  [7:0] ShuffleConvs_2_Downs_3_q0;
output  [9:0] ShuffleConvs_2_Downs_3_address1;
output   ShuffleConvs_2_Downs_3_ce1;
output   ShuffleConvs_2_Downs_3_we1;
output  [7:0] ShuffleConvs_2_Downs_3_d1;
input  [7:0] ShuffleConvs_2_Downs_3_q1;
output  [9:0] ShuffleConvs_2_Downs_2_address0;
output   ShuffleConvs_2_Downs_2_ce0;
output   ShuffleConvs_2_Downs_2_we0;
output  [7:0] ShuffleConvs_2_Downs_2_d0;
input  [7:0] ShuffleConvs_2_Downs_2_q0;
output  [9:0] ShuffleConvs_2_Downs_2_address1;
output   ShuffleConvs_2_Downs_2_ce1;
output   ShuffleConvs_2_Downs_2_we1;
output  [7:0] ShuffleConvs_2_Downs_2_d1;
input  [7:0] ShuffleConvs_2_Downs_2_q1;
output  [9:0] ShuffleConvs_2_Downs_1_address0;
output   ShuffleConvs_2_Downs_1_ce0;
output   ShuffleConvs_2_Downs_1_we0;
output  [7:0] ShuffleConvs_2_Downs_1_d0;
input  [7:0] ShuffleConvs_2_Downs_1_q0;
output  [9:0] ShuffleConvs_2_Downs_1_address1;
output   ShuffleConvs_2_Downs_1_ce1;
output   ShuffleConvs_2_Downs_1_we1;
output  [7:0] ShuffleConvs_2_Downs_1_d1;
input  [7:0] ShuffleConvs_2_Downs_1_q1;
output  [9:0] ShuffleConvs_2_Downs_address0;
output   ShuffleConvs_2_Downs_ce0;
output   ShuffleConvs_2_Downs_we0;
output  [7:0] ShuffleConvs_2_Downs_d0;
input  [7:0] ShuffleConvs_2_Downs_q0;
output  [9:0] ShuffleConvs_2_Downs_address1;
output   ShuffleConvs_2_Downs_ce1;
output   ShuffleConvs_2_Downs_we1;
output  [7:0] ShuffleConvs_2_Downs_d1;
input  [7:0] ShuffleConvs_2_Downs_q1;
output  [9:0] ShuffleConvs_2_Downs_9_address0;
output   ShuffleConvs_2_Downs_9_ce0;
output   ShuffleConvs_2_Downs_9_we0;
output  [7:0] ShuffleConvs_2_Downs_9_d0;
input  [7:0] ShuffleConvs_2_Downs_9_q0;
output  [9:0] ShuffleConvs_2_Downs_9_address1;
output   ShuffleConvs_2_Downs_9_ce1;
output   ShuffleConvs_2_Downs_9_we1;
output  [7:0] ShuffleConvs_2_Downs_9_d1;
input  [7:0] ShuffleConvs_2_Downs_9_q1;
output  [9:0] ShuffleConvs_2_Downs_8_address0;
output   ShuffleConvs_2_Downs_8_ce0;
output   ShuffleConvs_2_Downs_8_we0;
output  [7:0] ShuffleConvs_2_Downs_8_d0;
input  [7:0] ShuffleConvs_2_Downs_8_q0;
output  [9:0] ShuffleConvs_2_Downs_8_address1;
output   ShuffleConvs_2_Downs_8_ce1;
output   ShuffleConvs_2_Downs_8_we1;
output  [7:0] ShuffleConvs_2_Downs_8_d1;
input  [7:0] ShuffleConvs_2_Downs_8_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_V_ce0;
reg weight_0_V_ce0;
reg weight_0_V_ce1;
reg weight_1_V_ce0;
reg weight_1_V_ce1;
reg weight_2_V_ce0;
reg weight_2_V_ce1;
reg weight_3_V_ce0;
reg weight_3_V_ce1;
reg weight_4_V_ce0;
reg weight_4_V_ce1;
reg weight_5_V_ce0;
reg weight_5_V_ce1;
reg weight_6_V_ce0;
reg weight_6_V_ce1;
reg weight_7_V_ce0;
reg weight_7_V_ce1;
reg weight_8_V_ce0;
reg weight_8_V_ce1;
reg weight_9_V_ce0;
reg weight_9_V_ce1;
reg weight_10_V_ce0;
reg weight_10_V_ce1;
reg weight_11_V_ce0;
reg weight_11_V_ce1;
reg bias_V_ce0;
reg[9:0] ShuffleConvs_2_Downs_11_address0;
reg ShuffleConvs_2_Downs_11_ce0;
reg ShuffleConvs_2_Downs_11_we0;
reg[7:0] ShuffleConvs_2_Downs_11_d0;
reg[9:0] ShuffleConvs_2_Downs_11_address1;
reg ShuffleConvs_2_Downs_11_ce1;
reg ShuffleConvs_2_Downs_11_we1;
reg[9:0] ShuffleConvs_2_Downs_10_address0;
reg ShuffleConvs_2_Downs_10_ce0;
reg ShuffleConvs_2_Downs_10_we0;
reg[7:0] ShuffleConvs_2_Downs_10_d0;
reg[9:0] ShuffleConvs_2_Downs_10_address1;
reg ShuffleConvs_2_Downs_10_ce1;
reg ShuffleConvs_2_Downs_10_we1;
reg[9:0] ShuffleConvs_2_Downs_7_address0;
reg ShuffleConvs_2_Downs_7_ce0;
reg ShuffleConvs_2_Downs_7_we0;
reg[7:0] ShuffleConvs_2_Downs_7_d0;
reg[9:0] ShuffleConvs_2_Downs_7_address1;
reg ShuffleConvs_2_Downs_7_ce1;
reg ShuffleConvs_2_Downs_7_we1;
reg[9:0] ShuffleConvs_2_Downs_6_address0;
reg ShuffleConvs_2_Downs_6_ce0;
reg ShuffleConvs_2_Downs_6_we0;
reg[7:0] ShuffleConvs_2_Downs_6_d0;
reg[9:0] ShuffleConvs_2_Downs_6_address1;
reg ShuffleConvs_2_Downs_6_ce1;
reg ShuffleConvs_2_Downs_6_we1;
reg[9:0] ShuffleConvs_2_Downs_5_address0;
reg ShuffleConvs_2_Downs_5_ce0;
reg ShuffleConvs_2_Downs_5_we0;
reg[7:0] ShuffleConvs_2_Downs_5_d0;
reg[9:0] ShuffleConvs_2_Downs_5_address1;
reg ShuffleConvs_2_Downs_5_ce1;
reg ShuffleConvs_2_Downs_5_we1;
reg[9:0] ShuffleConvs_2_Downs_4_address0;
reg ShuffleConvs_2_Downs_4_ce0;
reg ShuffleConvs_2_Downs_4_we0;
reg[7:0] ShuffleConvs_2_Downs_4_d0;
reg[9:0] ShuffleConvs_2_Downs_4_address1;
reg ShuffleConvs_2_Downs_4_ce1;
reg ShuffleConvs_2_Downs_4_we1;
reg[9:0] ShuffleConvs_2_Downs_3_address0;
reg ShuffleConvs_2_Downs_3_ce0;
reg ShuffleConvs_2_Downs_3_we0;
reg[7:0] ShuffleConvs_2_Downs_3_d0;
reg[9:0] ShuffleConvs_2_Downs_3_address1;
reg ShuffleConvs_2_Downs_3_ce1;
reg ShuffleConvs_2_Downs_3_we1;
reg[9:0] ShuffleConvs_2_Downs_2_address0;
reg ShuffleConvs_2_Downs_2_ce0;
reg ShuffleConvs_2_Downs_2_we0;
reg[7:0] ShuffleConvs_2_Downs_2_d0;
reg[9:0] ShuffleConvs_2_Downs_2_address1;
reg ShuffleConvs_2_Downs_2_ce1;
reg ShuffleConvs_2_Downs_2_we1;
reg[9:0] ShuffleConvs_2_Downs_1_address0;
reg ShuffleConvs_2_Downs_1_ce0;
reg ShuffleConvs_2_Downs_1_we0;
reg[7:0] ShuffleConvs_2_Downs_1_d0;
reg[9:0] ShuffleConvs_2_Downs_1_address1;
reg ShuffleConvs_2_Downs_1_ce1;
reg ShuffleConvs_2_Downs_1_we1;
reg[9:0] ShuffleConvs_2_Downs_address0;
reg ShuffleConvs_2_Downs_ce0;
reg ShuffleConvs_2_Downs_we0;
reg[7:0] ShuffleConvs_2_Downs_d0;
reg[9:0] ShuffleConvs_2_Downs_address1;
reg ShuffleConvs_2_Downs_ce1;
reg ShuffleConvs_2_Downs_we1;
reg[9:0] ShuffleConvs_2_Downs_9_address0;
reg ShuffleConvs_2_Downs_9_ce0;
reg ShuffleConvs_2_Downs_9_we0;
reg[7:0] ShuffleConvs_2_Downs_9_d0;
reg[9:0] ShuffleConvs_2_Downs_9_address1;
reg ShuffleConvs_2_Downs_9_ce1;
reg ShuffleConvs_2_Downs_9_we1;
reg[9:0] ShuffleConvs_2_Downs_8_address0;
reg ShuffleConvs_2_Downs_8_ce0;
reg ShuffleConvs_2_Downs_8_we0;
reg[7:0] ShuffleConvs_2_Downs_8_d0;
reg[9:0] ShuffleConvs_2_Downs_8_address1;
reg ShuffleConvs_2_Downs_8_ce1;
reg ShuffleConvs_2_Downs_8_we1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] indvar_flatten1_reg_1015;
reg   [6:0] co_reg_1026;
reg   [7:0] indvar_flatten_reg_1038;
reg   [3:0] h_reg_1049;
reg   [3:0] w_reg_1061;
reg   [12:0] indvar_flatten2_reg_1141;
reg   [6:0] co4_reg_1152;
reg   [7:0] indvar_flatten3_reg_1163;
reg   [3:0] h5_reg_1174;
reg   [3:0] w6_reg_1186;
wire   [0:0] exitcond_flatten1_fu_1306_p2;
reg   [0:0] exitcond_flatten1_reg_7913;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter4_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter5_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter6_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter7_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter8_exitcond_flatten1_reg_7913;
reg   [0:0] ap_reg_pp0_iter9_exitcond_flatten1_reg_7913;
wire   [12:0] indvar_flatten_next1_fu_1312_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_1318_p2;
reg   [0:0] exitcond_flatten_reg_7922;
wire   [7:0] indvar_flatten_next_fu_1330_p3;
wire   [6:0] co_cast_mid2_v_fu_1351_p3;
reg   [6:0] co_cast_mid2_v_reg_7935;
reg    ap_enable_reg_pp0_iter1;
reg   [6:0] ap_reg_pp0_iter2_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter3_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter4_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter5_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter6_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter7_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter8_co_cast_mid2_v_reg_7935;
reg   [6:0] ap_reg_pp0_iter9_co_cast_mid2_v_reg_7935;
wire   [3:0] w_mid2_fu_1392_p3;
reg   [3:0] w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter2_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter3_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter4_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter5_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter6_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter7_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter8_w_mid2_reg_7943;
reg   [3:0] ap_reg_pp0_iter9_w_mid2_reg_7943;
wire   [3:0] h_cast_mid2_fu_1400_p3;
reg   [3:0] h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter2_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter3_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter4_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter5_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter6_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter7_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter8_h_cast_mid2_reg_7949;
reg   [3:0] ap_reg_pp0_iter9_h_cast_mid2_reg_7949;
wire   [3:0] w_7_fu_1408_p2;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] tmp_210_reg_7960;
wire   [10:0] tmp_216_fu_1502_p2;
reg   [10:0] tmp_216_reg_7966;
wire   [9:0] h1_cast_cast1_fu_1527_p1;
reg   [9:0] h1_cast_cast1_reg_7979;
wire    ap_CS_fsm_state15;
wire   [10:0] h1_cast_cast_fu_1531_p1;
reg   [10:0] h1_cast_cast_reg_7984;
wire   [0:0] exitcond1_fu_1535_p2;
wire   [10:0] w2_cast_cast1_fu_1541_p1;
reg   [10:0] w2_cast_cast1_reg_7995;
wire    ap_CS_fsm_state16;
wire   [14:0] w2_cast_cast_fu_1545_p1;
reg   [14:0] w2_cast_cast_reg_8002;
wire   [3:0] h_7_fu_1555_p2;
wire   [0:0] exitcond4_fu_1549_p2;
wire   [10:0] ci_cast_cast_fu_1561_p1;
reg   [10:0] ci_cast_cast_reg_8015;
wire    ap_CS_fsm_state17;
reg   [13:0] input_V_addr_reg_8021;
wire   [6:0] ci_1_fu_1646_p2;
reg   [6:0] ci_1_reg_8029;
wire   [3:0] w_8_fu_1652_p2;
wire   [0:0] exitcond7_fu_1640_p2;
wire   [2:0] indvars_iv_next_fu_1664_p2;
reg   [2:0] indvars_iv_next_reg_8042;
wire    ap_CS_fsm_state18;
wire   [10:0] tmp_245_fu_1710_p2;
reg   [10:0] tmp_245_reg_8047;
wire   [0:0] exitcond8_fu_1658_p2;
wire   [10:0] tmp_252_fu_1776_p2;
reg   [10:0] tmp_252_reg_8052;
wire   [10:0] tmp_256_fu_1807_p2;
reg   [10:0] tmp_256_reg_8057;
wire   [10:0] tmp_264_fu_1865_p2;
reg   [10:0] tmp_264_reg_8062;
wire   [5:0] co_9_s_fu_1870_p2;
reg   [5:0] co_9_s_reg_8067;
wire   [3:0] indvars_iv_next1_fu_1876_p2;
reg   [3:0] indvars_iv_next1_reg_8072;
wire    ap_CS_fsm_state19;
reg   [7:0] input_V_load_reg_8087;
reg   [9:0] ShuffleConvs_2_Downs_47_reg_8213;
wire    ap_CS_fsm_state22;
reg   [9:0] ShuffleConvs_2_Downs_48_reg_8219;
reg   [9:0] ShuffleConvs_2_Downs_51_reg_8225;
reg   [9:0] ShuffleConvs_2_Downs_52_reg_8231;
reg   [9:0] ShuffleConvs_2_Downs_55_reg_8237;
reg   [9:0] ShuffleConvs_2_Downs_56_reg_8243;
reg   [9:0] ShuffleConvs_2_Downs_59_reg_8249;
reg   [9:0] ShuffleConvs_2_Downs_60_reg_8255;
reg   [9:0] ShuffleConvs_2_Downs_63_reg_8261;
reg   [9:0] ShuffleConvs_2_Downs_64_reg_8267;
reg   [9:0] ShuffleConvs_2_Downs_67_reg_8273;
reg   [9:0] ShuffleConvs_2_Downs_68_reg_8279;
reg   [9:0] ShuffleConvs_2_Downs_71_reg_8285;
reg   [9:0] ShuffleConvs_2_Downs_72_reg_8291;
reg   [9:0] ShuffleConvs_2_Downs_75_reg_8297;
reg   [9:0] ShuffleConvs_2_Downs_76_reg_8303;
reg   [9:0] ShuffleConvs_2_Downs_79_reg_8309;
reg   [9:0] ShuffleConvs_2_Downs_80_reg_8315;
reg   [9:0] ShuffleConvs_2_Downs_83_reg_8321;
reg   [9:0] ShuffleConvs_2_Downs_84_reg_8327;
reg   [9:0] ShuffleConvs_2_Downs_87_reg_8333;
reg   [9:0] ShuffleConvs_2_Downs_88_reg_8339;
reg   [9:0] ShuffleConvs_2_Downs_91_reg_8345;
reg   [9:0] ShuffleConvs_2_Downs_92_reg_8351;
reg   [15:0] rr_0_V_reg_8357;
wire    ap_CS_fsm_state23;
reg   [15:0] rr_1_V_reg_8362;
reg   [7:0] ShuffleConvs_2_Downs_49_reg_8367;
reg   [0:0] tmp_266_reg_8372;
reg   [7:0] ShuffleConvs_2_Downs_50_reg_8377;
reg   [0:0] tmp_271_reg_8382;
reg   [15:0] rr_0_V_1_reg_8387;
reg   [15:0] rr_1_V_1_reg_8392;
reg   [7:0] ShuffleConvs_2_Downs_53_reg_8397;
reg   [0:0] tmp_276_reg_8402;
reg   [7:0] ShuffleConvs_2_Downs_54_reg_8407;
reg   [0:0] tmp_281_reg_8412;
reg   [15:0] rr_0_V_2_reg_8417;
reg   [15:0] rr_1_V_2_reg_8422;
reg   [7:0] ShuffleConvs_2_Downs_57_reg_8427;
reg   [0:0] tmp_286_reg_8432;
reg   [7:0] ShuffleConvs_2_Downs_58_reg_8437;
reg   [0:0] tmp_291_reg_8442;
reg   [15:0] rr_0_V_3_reg_8447;
reg   [15:0] rr_1_V_3_reg_8452;
reg   [7:0] ShuffleConvs_2_Downs_61_reg_8457;
reg   [0:0] tmp_296_reg_8462;
reg   [7:0] ShuffleConvs_2_Downs_62_reg_8467;
reg   [0:0] tmp_301_reg_8472;
reg   [15:0] rr_0_V_4_reg_8477;
reg   [15:0] rr_1_V_4_reg_8482;
reg   [7:0] ShuffleConvs_2_Downs_65_reg_8487;
reg   [0:0] tmp_306_reg_8492;
reg   [7:0] ShuffleConvs_2_Downs_66_reg_8497;
reg   [0:0] tmp_311_reg_8502;
reg   [15:0] rr_0_V_5_reg_8507;
reg   [15:0] rr_1_V_5_reg_8512;
reg   [7:0] ShuffleConvs_2_Downs_69_reg_8517;
reg   [0:0] tmp_316_reg_8522;
reg   [7:0] ShuffleConvs_2_Downs_70_reg_8527;
reg   [0:0] tmp_321_reg_8532;
reg   [15:0] rr_0_V_6_reg_8537;
reg   [15:0] rr_1_V_6_reg_8542;
reg   [7:0] ShuffleConvs_2_Downs_73_reg_8547;
reg   [0:0] tmp_326_reg_8552;
reg   [7:0] ShuffleConvs_2_Downs_74_reg_8557;
reg   [0:0] tmp_331_reg_8562;
reg   [15:0] rr_0_V_7_reg_8567;
reg   [15:0] rr_1_V_7_reg_8572;
reg   [7:0] ShuffleConvs_2_Downs_77_reg_8577;
reg   [0:0] tmp_336_reg_8582;
reg   [7:0] ShuffleConvs_2_Downs_78_reg_8587;
reg   [0:0] tmp_341_reg_8592;
reg   [15:0] rr_0_V_8_reg_8597;
reg   [15:0] rr_1_V_8_reg_8602;
reg   [7:0] ShuffleConvs_2_Downs_81_reg_8607;
reg   [0:0] tmp_346_reg_8612;
reg   [7:0] ShuffleConvs_2_Downs_82_reg_8617;
reg   [0:0] tmp_351_reg_8622;
reg   [15:0] rr_0_V_9_reg_8627;
reg   [15:0] rr_1_V_9_reg_8632;
reg   [7:0] ShuffleConvs_2_Downs_85_reg_8637;
reg   [0:0] tmp_356_reg_8642;
reg   [7:0] ShuffleConvs_2_Downs_86_reg_8647;
reg   [0:0] tmp_361_reg_8652;
reg   [15:0] rr_0_V_10_reg_8657;
reg   [15:0] rr_1_V_10_reg_8662;
reg   [7:0] ShuffleConvs_2_Downs_89_reg_8667;
reg   [0:0] tmp_366_reg_8672;
reg   [7:0] ShuffleConvs_2_Downs_90_reg_8677;
reg   [0:0] tmp_371_reg_8682;
reg   [15:0] rr_0_V_11_reg_8687;
reg   [15:0] rr_1_V_11_reg_8692;
reg   [7:0] ShuffleConvs_2_Downs_93_reg_8697;
reg   [0:0] tmp_376_reg_8702;
reg   [7:0] ShuffleConvs_2_Downs_94_reg_8707;
reg   [0:0] tmp_381_reg_8712;
wire   [16:0] p_Val2_s_fu_2244_p2;
reg   [16:0] p_Val2_s_reg_8717;
wire    ap_CS_fsm_state24;
reg   [0:0] tmp_265_reg_8722;
wire   [7:0] p_Val2_2_fu_2279_p2;
reg   [7:0] p_Val2_2_reg_8728;
wire   [0:0] tmp_268_fu_2285_p3;
reg   [0:0] tmp_268_reg_8734;
wire   [0:0] carry_7_fu_2299_p2;
reg   [0:0] carry_7_reg_8740;
wire   [0:0] Range2_all_ones_fu_2315_p2;
reg   [0:0] Range2_all_ones_reg_8747;
wire   [0:0] Range1_all_ones_fu_2331_p2;
reg   [0:0] Range1_all_ones_reg_8752;
wire   [0:0] Range1_all_zeros_fu_2337_p2;
reg   [0:0] Range1_all_zeros_reg_8759;
wire   [16:0] p_Val2_3_fu_2357_p2;
reg   [16:0] p_Val2_3_reg_8764;
reg   [0:0] tmp_270_reg_8769;
wire   [7:0] p_Val2_5_fu_2392_p2;
reg   [7:0] p_Val2_5_reg_8775;
wire   [0:0] tmp_273_fu_2398_p3;
reg   [0:0] tmp_273_reg_8781;
wire   [0:0] carry_9_fu_2412_p2;
reg   [0:0] carry_9_reg_8787;
wire   [0:0] Range2_all_ones_1_fu_2428_p2;
reg   [0:0] Range2_all_ones_1_reg_8794;
wire   [0:0] Range1_all_ones_1_fu_2444_p2;
reg   [0:0] Range1_all_ones_1_reg_8799;
wire   [0:0] Range1_all_zeros_1_fu_2450_p2;
reg   [0:0] Range1_all_zeros_1_reg_8806;
wire   [16:0] p_Val2_50_1_fu_2470_p2;
reg   [16:0] p_Val2_50_1_reg_8811;
reg   [0:0] tmp_275_reg_8816;
wire   [7:0] p_Val2_52_1_fu_2505_p2;
reg   [7:0] p_Val2_52_1_reg_8822;
wire   [0:0] tmp_278_fu_2511_p3;
reg   [0:0] tmp_278_reg_8828;
wire   [0:0] carry_7_1_fu_2525_p2;
reg   [0:0] carry_7_1_reg_8834;
wire   [0:0] Range2_all_ones_s_fu_2541_p2;
reg   [0:0] Range2_all_ones_s_reg_8841;
wire   [0:0] Range1_all_ones_s_fu_2557_p2;
reg   [0:0] Range1_all_ones_s_reg_8846;
wire   [0:0] Range1_all_zeros_s_fu_2563_p2;
reg   [0:0] Range1_all_zeros_s_reg_8853;
wire   [16:0] p_Val2_55_1_fu_2583_p2;
reg   [16:0] p_Val2_55_1_reg_8858;
reg   [0:0] tmp_280_reg_8863;
wire   [7:0] p_Val2_57_1_fu_2618_p2;
reg   [7:0] p_Val2_57_1_reg_8869;
wire   [0:0] tmp_283_fu_2624_p3;
reg   [0:0] tmp_283_reg_8875;
wire   [0:0] carry_9_1_fu_2638_p2;
reg   [0:0] carry_9_1_reg_8881;
wire   [0:0] Range2_all_ones_1_1_fu_2654_p2;
reg   [0:0] Range2_all_ones_1_1_reg_8888;
wire   [0:0] Range1_all_ones_1_1_fu_2670_p2;
reg   [0:0] Range1_all_ones_1_1_reg_8893;
wire   [0:0] Range1_all_zeros_1_1_fu_2676_p2;
reg   [0:0] Range1_all_zeros_1_1_reg_8900;
wire   [16:0] p_Val2_50_2_fu_2696_p2;
reg   [16:0] p_Val2_50_2_reg_8905;
reg   [0:0] tmp_285_reg_8910;
wire   [7:0] p_Val2_52_2_fu_2731_p2;
reg   [7:0] p_Val2_52_2_reg_8916;
wire   [0:0] tmp_288_fu_2737_p3;
reg   [0:0] tmp_288_reg_8922;
wire   [0:0] carry_7_2_fu_2751_p2;
reg   [0:0] carry_7_2_reg_8928;
wire   [0:0] Range2_all_ones_2_fu_2767_p2;
reg   [0:0] Range2_all_ones_2_reg_8935;
wire   [0:0] Range1_all_ones_2_fu_2783_p2;
reg   [0:0] Range1_all_ones_2_reg_8940;
wire   [0:0] Range1_all_zeros_2_fu_2789_p2;
reg   [0:0] Range1_all_zeros_2_reg_8947;
wire   [16:0] p_Val2_55_2_fu_2809_p2;
reg   [16:0] p_Val2_55_2_reg_8952;
reg   [0:0] tmp_290_reg_8957;
wire   [7:0] p_Val2_57_2_fu_2844_p2;
reg   [7:0] p_Val2_57_2_reg_8963;
wire   [0:0] tmp_293_fu_2850_p3;
reg   [0:0] tmp_293_reg_8969;
wire   [0:0] carry_9_2_fu_2864_p2;
reg   [0:0] carry_9_2_reg_8975;
wire   [0:0] Range2_all_ones_1_2_fu_2880_p2;
reg   [0:0] Range2_all_ones_1_2_reg_8982;
wire   [0:0] Range1_all_ones_1_2_fu_2896_p2;
reg   [0:0] Range1_all_ones_1_2_reg_8987;
wire   [0:0] Range1_all_zeros_1_2_fu_2902_p2;
reg   [0:0] Range1_all_zeros_1_2_reg_8994;
wire   [16:0] p_Val2_50_3_fu_2922_p2;
reg   [16:0] p_Val2_50_3_reg_8999;
reg   [0:0] tmp_295_reg_9004;
wire   [7:0] p_Val2_52_3_fu_2957_p2;
reg   [7:0] p_Val2_52_3_reg_9010;
wire   [0:0] tmp_298_fu_2963_p3;
reg   [0:0] tmp_298_reg_9016;
wire   [0:0] carry_7_3_fu_2977_p2;
reg   [0:0] carry_7_3_reg_9022;
wire   [0:0] Range2_all_ones_3_fu_2993_p2;
reg   [0:0] Range2_all_ones_3_reg_9029;
wire   [0:0] Range1_all_ones_3_fu_3009_p2;
reg   [0:0] Range1_all_ones_3_reg_9034;
wire   [0:0] Range1_all_zeros_3_fu_3015_p2;
reg   [0:0] Range1_all_zeros_3_reg_9041;
wire   [16:0] p_Val2_55_3_fu_3035_p2;
reg   [16:0] p_Val2_55_3_reg_9046;
reg   [0:0] tmp_300_reg_9051;
wire   [7:0] p_Val2_57_3_fu_3070_p2;
reg   [7:0] p_Val2_57_3_reg_9057;
wire   [0:0] tmp_303_fu_3076_p3;
reg   [0:0] tmp_303_reg_9063;
wire   [0:0] carry_9_3_fu_3090_p2;
reg   [0:0] carry_9_3_reg_9069;
wire   [0:0] Range2_all_ones_1_3_fu_3106_p2;
reg   [0:0] Range2_all_ones_1_3_reg_9076;
wire   [0:0] Range1_all_ones_1_3_fu_3122_p2;
reg   [0:0] Range1_all_ones_1_3_reg_9081;
wire   [0:0] Range1_all_zeros_1_3_fu_3128_p2;
reg   [0:0] Range1_all_zeros_1_3_reg_9088;
wire   [16:0] p_Val2_50_4_fu_3148_p2;
reg   [16:0] p_Val2_50_4_reg_9093;
reg   [0:0] tmp_305_reg_9098;
wire   [7:0] p_Val2_52_4_fu_3183_p2;
reg   [7:0] p_Val2_52_4_reg_9104;
wire   [0:0] tmp_308_fu_3189_p3;
reg   [0:0] tmp_308_reg_9110;
wire   [0:0] carry_7_4_fu_3203_p2;
reg   [0:0] carry_7_4_reg_9116;
wire   [0:0] Range2_all_ones_4_fu_3219_p2;
reg   [0:0] Range2_all_ones_4_reg_9123;
wire   [0:0] Range1_all_ones_4_fu_3235_p2;
reg   [0:0] Range1_all_ones_4_reg_9128;
wire   [0:0] Range1_all_zeros_4_fu_3241_p2;
reg   [0:0] Range1_all_zeros_4_reg_9135;
wire   [16:0] p_Val2_55_4_fu_3261_p2;
reg   [16:0] p_Val2_55_4_reg_9140;
reg   [0:0] tmp_310_reg_9145;
wire   [7:0] p_Val2_57_4_fu_3296_p2;
reg   [7:0] p_Val2_57_4_reg_9151;
wire   [0:0] tmp_313_fu_3302_p3;
reg   [0:0] tmp_313_reg_9157;
wire   [0:0] carry_9_4_fu_3316_p2;
reg   [0:0] carry_9_4_reg_9163;
wire   [0:0] Range2_all_ones_1_4_fu_3332_p2;
reg   [0:0] Range2_all_ones_1_4_reg_9170;
wire   [0:0] Range1_all_ones_1_4_fu_3348_p2;
reg   [0:0] Range1_all_ones_1_4_reg_9175;
wire   [0:0] Range1_all_zeros_1_4_fu_3354_p2;
reg   [0:0] Range1_all_zeros_1_4_reg_9182;
wire   [16:0] p_Val2_50_5_fu_3374_p2;
reg   [16:0] p_Val2_50_5_reg_9187;
reg   [0:0] tmp_315_reg_9192;
wire   [7:0] p_Val2_52_5_fu_3409_p2;
reg   [7:0] p_Val2_52_5_reg_9198;
wire   [0:0] tmp_318_fu_3415_p3;
reg   [0:0] tmp_318_reg_9204;
wire   [0:0] carry_7_5_fu_3429_p2;
reg   [0:0] carry_7_5_reg_9210;
wire   [0:0] Range2_all_ones_5_fu_3445_p2;
reg   [0:0] Range2_all_ones_5_reg_9217;
wire   [0:0] Range1_all_ones_5_fu_3461_p2;
reg   [0:0] Range1_all_ones_5_reg_9222;
wire   [0:0] Range1_all_zeros_5_fu_3467_p2;
reg   [0:0] Range1_all_zeros_5_reg_9229;
wire   [16:0] p_Val2_55_5_fu_3487_p2;
reg   [16:0] p_Val2_55_5_reg_9234;
reg   [0:0] tmp_320_reg_9239;
wire   [7:0] p_Val2_57_5_fu_3522_p2;
reg   [7:0] p_Val2_57_5_reg_9245;
wire   [0:0] tmp_323_fu_3528_p3;
reg   [0:0] tmp_323_reg_9251;
wire   [0:0] carry_9_5_fu_3542_p2;
reg   [0:0] carry_9_5_reg_9257;
wire   [0:0] Range2_all_ones_1_5_fu_3558_p2;
reg   [0:0] Range2_all_ones_1_5_reg_9264;
wire   [0:0] Range1_all_ones_1_5_fu_3574_p2;
reg   [0:0] Range1_all_ones_1_5_reg_9269;
wire   [0:0] Range1_all_zeros_1_5_fu_3580_p2;
reg   [0:0] Range1_all_zeros_1_5_reg_9276;
wire   [16:0] p_Val2_50_6_fu_3600_p2;
reg   [16:0] p_Val2_50_6_reg_9281;
reg   [0:0] tmp_325_reg_9286;
wire   [7:0] p_Val2_52_6_fu_3635_p2;
reg   [7:0] p_Val2_52_6_reg_9292;
wire   [0:0] tmp_328_fu_3641_p3;
reg   [0:0] tmp_328_reg_9298;
wire   [0:0] carry_7_6_fu_3655_p2;
reg   [0:0] carry_7_6_reg_9304;
wire   [0:0] Range2_all_ones_6_fu_3671_p2;
reg   [0:0] Range2_all_ones_6_reg_9311;
wire   [0:0] Range1_all_ones_6_fu_3687_p2;
reg   [0:0] Range1_all_ones_6_reg_9316;
wire   [0:0] Range1_all_zeros_6_fu_3693_p2;
reg   [0:0] Range1_all_zeros_6_reg_9323;
wire   [16:0] p_Val2_55_6_fu_3713_p2;
reg   [16:0] p_Val2_55_6_reg_9328;
reg   [0:0] tmp_330_reg_9333;
wire   [7:0] p_Val2_57_6_fu_3748_p2;
reg   [7:0] p_Val2_57_6_reg_9339;
wire   [0:0] tmp_333_fu_3754_p3;
reg   [0:0] tmp_333_reg_9345;
wire   [0:0] carry_9_6_fu_3768_p2;
reg   [0:0] carry_9_6_reg_9351;
wire   [0:0] Range2_all_ones_1_6_fu_3784_p2;
reg   [0:0] Range2_all_ones_1_6_reg_9358;
wire   [0:0] Range1_all_ones_1_6_fu_3800_p2;
reg   [0:0] Range1_all_ones_1_6_reg_9363;
wire   [0:0] Range1_all_zeros_1_6_fu_3806_p2;
reg   [0:0] Range1_all_zeros_1_6_reg_9370;
wire   [16:0] p_Val2_50_7_fu_3826_p2;
reg   [16:0] p_Val2_50_7_reg_9375;
reg   [0:0] tmp_335_reg_9380;
wire   [7:0] p_Val2_52_7_fu_3861_p2;
reg   [7:0] p_Val2_52_7_reg_9386;
wire   [0:0] tmp_338_fu_3867_p3;
reg   [0:0] tmp_338_reg_9392;
wire   [0:0] carry_7_7_fu_3881_p2;
reg   [0:0] carry_7_7_reg_9398;
wire   [0:0] Range2_all_ones_7_fu_3897_p2;
reg   [0:0] Range2_all_ones_7_reg_9405;
wire   [0:0] Range1_all_ones_7_fu_3913_p2;
reg   [0:0] Range1_all_ones_7_reg_9410;
wire   [0:0] Range1_all_zeros_7_fu_3919_p2;
reg   [0:0] Range1_all_zeros_7_reg_9417;
wire   [16:0] p_Val2_55_7_fu_3939_p2;
reg   [16:0] p_Val2_55_7_reg_9422;
reg   [0:0] tmp_340_reg_9427;
wire   [7:0] p_Val2_57_7_fu_3974_p2;
reg   [7:0] p_Val2_57_7_reg_9433;
wire   [0:0] tmp_343_fu_3980_p3;
reg   [0:0] tmp_343_reg_9439;
wire   [0:0] carry_9_7_fu_3994_p2;
reg   [0:0] carry_9_7_reg_9445;
wire   [0:0] Range2_all_ones_1_7_fu_4010_p2;
reg   [0:0] Range2_all_ones_1_7_reg_9452;
wire   [0:0] Range1_all_ones_1_7_fu_4026_p2;
reg   [0:0] Range1_all_ones_1_7_reg_9457;
wire   [0:0] Range1_all_zeros_1_7_fu_4032_p2;
reg   [0:0] Range1_all_zeros_1_7_reg_9464;
wire   [16:0] p_Val2_50_8_fu_4052_p2;
reg   [16:0] p_Val2_50_8_reg_9469;
reg   [0:0] tmp_345_reg_9474;
wire   [7:0] p_Val2_52_8_fu_4087_p2;
reg   [7:0] p_Val2_52_8_reg_9480;
wire   [0:0] tmp_348_fu_4093_p3;
reg   [0:0] tmp_348_reg_9486;
wire   [0:0] carry_7_8_fu_4107_p2;
reg   [0:0] carry_7_8_reg_9492;
wire   [0:0] Range2_all_ones_8_fu_4123_p2;
reg   [0:0] Range2_all_ones_8_reg_9499;
wire   [0:0] Range1_all_ones_8_fu_4139_p2;
reg   [0:0] Range1_all_ones_8_reg_9504;
wire   [0:0] Range1_all_zeros_8_fu_4145_p2;
reg   [0:0] Range1_all_zeros_8_reg_9511;
wire   [16:0] p_Val2_55_8_fu_4165_p2;
reg   [16:0] p_Val2_55_8_reg_9516;
reg   [0:0] tmp_350_reg_9521;
wire   [7:0] p_Val2_57_8_fu_4200_p2;
reg   [7:0] p_Val2_57_8_reg_9527;
wire   [0:0] tmp_353_fu_4206_p3;
reg   [0:0] tmp_353_reg_9533;
wire   [0:0] carry_9_8_fu_4220_p2;
reg   [0:0] carry_9_8_reg_9539;
wire   [0:0] Range2_all_ones_1_8_fu_4236_p2;
reg   [0:0] Range2_all_ones_1_8_reg_9546;
wire   [0:0] Range1_all_ones_1_8_fu_4252_p2;
reg   [0:0] Range1_all_ones_1_8_reg_9551;
wire   [0:0] Range1_all_zeros_1_8_fu_4258_p2;
reg   [0:0] Range1_all_zeros_1_8_reg_9558;
wire   [16:0] p_Val2_50_9_fu_4278_p2;
reg   [16:0] p_Val2_50_9_reg_9563;
reg   [0:0] tmp_355_reg_9568;
wire   [7:0] p_Val2_52_9_fu_4313_p2;
reg   [7:0] p_Val2_52_9_reg_9574;
wire   [0:0] tmp_358_fu_4319_p3;
reg   [0:0] tmp_358_reg_9580;
wire   [0:0] carry_7_9_fu_4333_p2;
reg   [0:0] carry_7_9_reg_9586;
wire   [0:0] Range2_all_ones_9_fu_4349_p2;
reg   [0:0] Range2_all_ones_9_reg_9593;
wire   [0:0] Range1_all_ones_9_fu_4365_p2;
reg   [0:0] Range1_all_ones_9_reg_9598;
wire   [0:0] Range1_all_zeros_9_fu_4371_p2;
reg   [0:0] Range1_all_zeros_9_reg_9605;
wire   [16:0] p_Val2_55_9_fu_4391_p2;
reg   [16:0] p_Val2_55_9_reg_9610;
reg   [0:0] tmp_360_reg_9615;
wire   [7:0] p_Val2_57_9_fu_4426_p2;
reg   [7:0] p_Val2_57_9_reg_9621;
wire   [0:0] tmp_363_fu_4432_p3;
reg   [0:0] tmp_363_reg_9627;
wire   [0:0] carry_9_9_fu_4446_p2;
reg   [0:0] carry_9_9_reg_9633;
wire   [0:0] Range2_all_ones_1_9_fu_4462_p2;
reg   [0:0] Range2_all_ones_1_9_reg_9640;
wire   [0:0] Range1_all_ones_1_9_fu_4478_p2;
reg   [0:0] Range1_all_ones_1_9_reg_9645;
wire   [0:0] Range1_all_zeros_1_9_fu_4484_p2;
reg   [0:0] Range1_all_zeros_1_9_reg_9652;
wire   [16:0] p_Val2_50_s_fu_4504_p2;
reg   [16:0] p_Val2_50_s_reg_9657;
reg   [0:0] tmp_365_reg_9662;
wire   [7:0] p_Val2_52_s_fu_4539_p2;
reg   [7:0] p_Val2_52_s_reg_9668;
wire   [0:0] tmp_368_fu_4545_p3;
reg   [0:0] tmp_368_reg_9674;
wire   [0:0] carry_7_s_fu_4559_p2;
reg   [0:0] carry_7_s_reg_9680;
wire   [0:0] Range2_all_ones_10_fu_4575_p2;
reg   [0:0] Range2_all_ones_10_reg_9687;
wire   [0:0] Range1_all_ones_10_fu_4591_p2;
reg   [0:0] Range1_all_ones_10_reg_9692;
wire   [0:0] Range1_all_zeros_10_fu_4597_p2;
reg   [0:0] Range1_all_zeros_10_reg_9699;
wire   [16:0] p_Val2_55_s_fu_4617_p2;
reg   [16:0] p_Val2_55_s_reg_9704;
reg   [0:0] tmp_370_reg_9709;
wire   [7:0] p_Val2_57_s_fu_4652_p2;
reg   [7:0] p_Val2_57_s_reg_9715;
wire   [0:0] tmp_373_fu_4658_p3;
reg   [0:0] tmp_373_reg_9721;
wire   [0:0] carry_9_s_fu_4672_p2;
reg   [0:0] carry_9_s_reg_9727;
wire   [0:0] Range2_all_ones_1_s_fu_4688_p2;
reg   [0:0] Range2_all_ones_1_s_reg_9734;
wire   [0:0] Range1_all_ones_1_s_fu_4704_p2;
reg   [0:0] Range1_all_ones_1_s_reg_9739;
wire   [0:0] Range1_all_zeros_1_s_fu_4710_p2;
reg   [0:0] Range1_all_zeros_1_s_reg_9746;
wire   [16:0] p_Val2_50_10_fu_4730_p2;
reg   [16:0] p_Val2_50_10_reg_9751;
reg   [0:0] tmp_375_reg_9756;
wire   [7:0] p_Val2_52_10_fu_4765_p2;
reg   [7:0] p_Val2_52_10_reg_9762;
wire   [0:0] tmp_378_fu_4771_p3;
reg   [0:0] tmp_378_reg_9768;
wire   [0:0] carry_7_10_fu_4785_p2;
reg   [0:0] carry_7_10_reg_9774;
wire   [0:0] Range2_all_ones_11_fu_4801_p2;
reg   [0:0] Range2_all_ones_11_reg_9781;
wire   [0:0] Range1_all_ones_11_fu_4817_p2;
reg   [0:0] Range1_all_ones_11_reg_9786;
wire   [0:0] Range1_all_zeros_11_fu_4823_p2;
reg   [0:0] Range1_all_zeros_11_reg_9793;
wire   [16:0] p_Val2_55_10_fu_4843_p2;
reg   [16:0] p_Val2_55_10_reg_9798;
reg   [0:0] tmp_380_reg_9803;
wire   [7:0] p_Val2_57_10_fu_4878_p2;
reg   [7:0] p_Val2_57_10_reg_9809;
wire   [0:0] tmp_383_fu_4884_p3;
reg   [0:0] tmp_383_reg_9815;
wire   [0:0] carry_9_10_fu_4898_p2;
reg   [0:0] carry_9_10_reg_9821;
wire   [0:0] Range2_all_ones_1_10_fu_4914_p2;
reg   [0:0] Range2_all_ones_1_10_reg_9828;
wire   [0:0] Range1_all_ones_1_10_fu_4930_p2;
reg   [0:0] Range1_all_ones_1_10_reg_9833;
wire   [0:0] Range1_all_zeros_1_10_fu_4936_p2;
reg   [0:0] Range1_all_zeros_1_10_reg_9840;
wire   [0:0] p_38_i_i1_fu_4971_p2;
reg   [0:0] p_38_i_i1_reg_9845;
wire    ap_CS_fsm_state25;
wire   [0:0] tmp_89_fu_4986_p2;
reg   [0:0] tmp_89_reg_9850;
wire   [0:0] brmerge40_demorgan_i_fu_4997_p2;
reg   [0:0] brmerge40_demorgan_i_reg_9855;
wire   [0:0] underflow_fu_5014_p2;
reg   [0:0] underflow_reg_9860;
wire   [0:0] brmerge_i_i_i_fu_5019_p2;
reg   [0:0] brmerge_i_i_i_reg_9865;
wire   [0:0] p_38_i_i_fu_5054_p2;
reg   [0:0] p_38_i_i_reg_9870;
wire   [0:0] tmp_95_fu_5069_p2;
reg   [0:0] tmp_95_reg_9875;
wire   [0:0] brmerge40_demorgan_i_1_fu_5080_p2;
reg   [0:0] brmerge40_demorgan_i_1_reg_9880;
wire   [0:0] underflow_8_fu_5097_p2;
reg   [0:0] underflow_8_reg_9885;
wire   [0:0] brmerge_i_i_i1_fu_5102_p2;
reg   [0:0] brmerge_i_i_i1_reg_9890;
wire   [0:0] p_38_i_i1_1_fu_5137_p2;
reg   [0:0] p_38_i_i1_1_reg_9895;
wire   [0:0] tmp_159_1_fu_5152_p2;
reg   [0:0] tmp_159_1_reg_9900;
wire   [0:0] brmerge40_demorgan_i_2_fu_5163_p2;
reg   [0:0] brmerge40_demorgan_i_2_reg_9905;
wire   [0:0] underflow_1_fu_5180_p2;
reg   [0:0] underflow_1_reg_9910;
wire   [0:0] brmerge_i_i_i_1_fu_5185_p2;
reg   [0:0] brmerge_i_i_i_1_reg_9915;
wire   [0:0] p_38_i_i_1_fu_5220_p2;
reg   [0:0] p_38_i_i_1_reg_9920;
wire   [0:0] tmp_174_1_fu_5235_p2;
reg   [0:0] tmp_174_1_reg_9925;
wire   [0:0] brmerge40_demorgan_i_3_fu_5246_p2;
reg   [0:0] brmerge40_demorgan_i_3_reg_9930;
wire   [0:0] underflow_8_1_fu_5263_p2;
reg   [0:0] underflow_8_1_reg_9935;
wire   [0:0] brmerge_i_i_i1_1_fu_5268_p2;
reg   [0:0] brmerge_i_i_i1_1_reg_9940;
wire   [0:0] p_38_i_i1_2_fu_5303_p2;
reg   [0:0] p_38_i_i1_2_reg_9945;
wire   [0:0] tmp_159_2_fu_5318_p2;
reg   [0:0] tmp_159_2_reg_9950;
wire   [0:0] brmerge40_demorgan_i_4_fu_5329_p2;
reg   [0:0] brmerge40_demorgan_i_4_reg_9955;
wire   [0:0] underflow_2_fu_5346_p2;
reg   [0:0] underflow_2_reg_9960;
wire   [0:0] brmerge_i_i_i_2_fu_5351_p2;
reg   [0:0] brmerge_i_i_i_2_reg_9965;
wire   [0:0] p_38_i_i_2_fu_5386_p2;
reg   [0:0] p_38_i_i_2_reg_9970;
wire   [0:0] tmp_174_2_fu_5401_p2;
reg   [0:0] tmp_174_2_reg_9975;
wire   [0:0] brmerge40_demorgan_i_5_fu_5412_p2;
reg   [0:0] brmerge40_demorgan_i_5_reg_9980;
wire   [0:0] underflow_8_2_fu_5429_p2;
reg   [0:0] underflow_8_2_reg_9985;
wire   [0:0] brmerge_i_i_i1_2_fu_5434_p2;
reg   [0:0] brmerge_i_i_i1_2_reg_9990;
wire   [0:0] p_38_i_i1_3_fu_5469_p2;
reg   [0:0] p_38_i_i1_3_reg_9995;
wire   [0:0] tmp_159_3_fu_5484_p2;
reg   [0:0] tmp_159_3_reg_10000;
wire   [0:0] brmerge40_demorgan_i_6_fu_5495_p2;
reg   [0:0] brmerge40_demorgan_i_6_reg_10005;
wire   [0:0] underflow_3_fu_5512_p2;
reg   [0:0] underflow_3_reg_10010;
wire   [0:0] brmerge_i_i_i_3_fu_5517_p2;
reg   [0:0] brmerge_i_i_i_3_reg_10015;
wire   [0:0] p_38_i_i_3_fu_5552_p2;
reg   [0:0] p_38_i_i_3_reg_10020;
wire   [0:0] tmp_174_3_fu_5567_p2;
reg   [0:0] tmp_174_3_reg_10025;
wire   [0:0] brmerge40_demorgan_i_7_fu_5578_p2;
reg   [0:0] brmerge40_demorgan_i_7_reg_10030;
wire   [0:0] underflow_8_3_fu_5595_p2;
reg   [0:0] underflow_8_3_reg_10035;
wire   [0:0] brmerge_i_i_i1_3_fu_5600_p2;
reg   [0:0] brmerge_i_i_i1_3_reg_10040;
wire   [0:0] p_38_i_i1_4_fu_5635_p2;
reg   [0:0] p_38_i_i1_4_reg_10045;
wire   [0:0] tmp_159_4_fu_5650_p2;
reg   [0:0] tmp_159_4_reg_10050;
wire   [0:0] brmerge40_demorgan_i_8_fu_5661_p2;
reg   [0:0] brmerge40_demorgan_i_8_reg_10055;
wire   [0:0] underflow_4_fu_5678_p2;
reg   [0:0] underflow_4_reg_10060;
wire   [0:0] brmerge_i_i_i_4_fu_5683_p2;
reg   [0:0] brmerge_i_i_i_4_reg_10065;
wire   [0:0] p_38_i_i_4_fu_5718_p2;
reg   [0:0] p_38_i_i_4_reg_10070;
wire   [0:0] tmp_174_4_fu_5733_p2;
reg   [0:0] tmp_174_4_reg_10075;
wire   [0:0] brmerge40_demorgan_i_9_fu_5744_p2;
reg   [0:0] brmerge40_demorgan_i_9_reg_10080;
wire   [0:0] underflow_8_4_fu_5761_p2;
reg   [0:0] underflow_8_4_reg_10085;
wire   [0:0] brmerge_i_i_i1_4_fu_5766_p2;
reg   [0:0] brmerge_i_i_i1_4_reg_10090;
wire   [0:0] p_38_i_i1_5_fu_5801_p2;
reg   [0:0] p_38_i_i1_5_reg_10095;
wire   [0:0] tmp_159_5_fu_5816_p2;
reg   [0:0] tmp_159_5_reg_10100;
wire   [0:0] brmerge40_demorgan_i_23_fu_5827_p2;
reg   [0:0] brmerge40_demorgan_i_23_reg_10105;
wire   [0:0] underflow_5_fu_5844_p2;
reg   [0:0] underflow_5_reg_10110;
wire   [0:0] brmerge_i_i_i_5_fu_5849_p2;
reg   [0:0] brmerge_i_i_i_5_reg_10115;
wire   [0:0] p_38_i_i_5_fu_5884_p2;
reg   [0:0] p_38_i_i_5_reg_10120;
wire   [0:0] tmp_174_5_fu_5899_p2;
reg   [0:0] tmp_174_5_reg_10125;
wire   [0:0] brmerge40_demorgan_i_10_fu_5910_p2;
reg   [0:0] brmerge40_demorgan_i_10_reg_10130;
wire   [0:0] underflow_8_5_fu_5927_p2;
reg   [0:0] underflow_8_5_reg_10135;
wire   [0:0] brmerge_i_i_i1_5_fu_5932_p2;
reg   [0:0] brmerge_i_i_i1_5_reg_10140;
wire   [0:0] p_38_i_i1_6_fu_5967_p2;
reg   [0:0] p_38_i_i1_6_reg_10145;
wire   [0:0] tmp_159_6_fu_5982_p2;
reg   [0:0] tmp_159_6_reg_10150;
wire   [0:0] brmerge40_demorgan_i_11_fu_5993_p2;
reg   [0:0] brmerge40_demorgan_i_11_reg_10155;
wire   [0:0] underflow_6_fu_6010_p2;
reg   [0:0] underflow_6_reg_10160;
wire   [0:0] brmerge_i_i_i_6_fu_6015_p2;
reg   [0:0] brmerge_i_i_i_6_reg_10165;
wire   [0:0] p_38_i_i_6_fu_6050_p2;
reg   [0:0] p_38_i_i_6_reg_10170;
wire   [0:0] tmp_174_6_fu_6065_p2;
reg   [0:0] tmp_174_6_reg_10175;
wire   [0:0] brmerge40_demorgan_i_12_fu_6076_p2;
reg   [0:0] brmerge40_demorgan_i_12_reg_10180;
wire   [0:0] underflow_8_6_fu_6093_p2;
reg   [0:0] underflow_8_6_reg_10185;
wire   [0:0] brmerge_i_i_i1_6_fu_6098_p2;
reg   [0:0] brmerge_i_i_i1_6_reg_10190;
wire   [0:0] p_38_i_i1_7_fu_6133_p2;
reg   [0:0] p_38_i_i1_7_reg_10195;
wire   [0:0] tmp_159_7_fu_6148_p2;
reg   [0:0] tmp_159_7_reg_10200;
wire   [0:0] brmerge40_demorgan_i_13_fu_6159_p2;
reg   [0:0] brmerge40_demorgan_i_13_reg_10205;
wire   [0:0] underflow_7_fu_6176_p2;
reg   [0:0] underflow_7_reg_10210;
wire   [0:0] brmerge_i_i_i_7_fu_6181_p2;
reg   [0:0] brmerge_i_i_i_7_reg_10215;
wire   [0:0] p_38_i_i_7_fu_6216_p2;
reg   [0:0] p_38_i_i_7_reg_10220;
wire   [0:0] tmp_174_7_fu_6231_p2;
reg   [0:0] tmp_174_7_reg_10225;
wire   [0:0] brmerge40_demorgan_i_14_fu_6242_p2;
reg   [0:0] brmerge40_demorgan_i_14_reg_10230;
wire   [0:0] underflow_8_7_fu_6259_p2;
reg   [0:0] underflow_8_7_reg_10235;
wire   [0:0] brmerge_i_i_i1_7_fu_6264_p2;
reg   [0:0] brmerge_i_i_i1_7_reg_10240;
wire   [0:0] p_38_i_i1_8_fu_6299_p2;
reg   [0:0] p_38_i_i1_8_reg_10245;
wire   [0:0] tmp_159_8_fu_6314_p2;
reg   [0:0] tmp_159_8_reg_10250;
wire   [0:0] brmerge40_demorgan_i_15_fu_6325_p2;
reg   [0:0] brmerge40_demorgan_i_15_reg_10255;
wire   [0:0] underflow_s_fu_6342_p2;
reg   [0:0] underflow_s_reg_10260;
wire   [0:0] brmerge_i_i_i_8_fu_6347_p2;
reg   [0:0] brmerge_i_i_i_8_reg_10265;
wire   [0:0] p_38_i_i_8_fu_6382_p2;
reg   [0:0] p_38_i_i_8_reg_10270;
wire   [0:0] tmp_174_8_fu_6397_p2;
reg   [0:0] tmp_174_8_reg_10275;
wire   [0:0] brmerge40_demorgan_i_16_fu_6408_p2;
reg   [0:0] brmerge40_demorgan_i_16_reg_10280;
wire   [0:0] underflow_8_8_fu_6425_p2;
reg   [0:0] underflow_8_8_reg_10285;
wire   [0:0] brmerge_i_i_i1_8_fu_6430_p2;
reg   [0:0] brmerge_i_i_i1_8_reg_10290;
wire   [0:0] p_38_i_i1_9_fu_6465_p2;
reg   [0:0] p_38_i_i1_9_reg_10295;
wire   [0:0] tmp_159_9_fu_6480_p2;
reg   [0:0] tmp_159_9_reg_10300;
wire   [0:0] brmerge40_demorgan_i_17_fu_6491_p2;
reg   [0:0] brmerge40_demorgan_i_17_reg_10305;
wire   [0:0] underflow_9_fu_6508_p2;
reg   [0:0] underflow_9_reg_10310;
wire   [0:0] brmerge_i_i_i_9_fu_6513_p2;
reg   [0:0] brmerge_i_i_i_9_reg_10315;
wire   [0:0] p_38_i_i_9_fu_6548_p2;
reg   [0:0] p_38_i_i_9_reg_10320;
wire   [0:0] tmp_174_9_fu_6563_p2;
reg   [0:0] tmp_174_9_reg_10325;
wire   [0:0] brmerge40_demorgan_i_18_fu_6574_p2;
reg   [0:0] brmerge40_demorgan_i_18_reg_10330;
wire   [0:0] underflow_8_9_fu_6591_p2;
reg   [0:0] underflow_8_9_reg_10335;
wire   [0:0] brmerge_i_i_i1_9_fu_6596_p2;
reg   [0:0] brmerge_i_i_i1_9_reg_10340;
wire   [0:0] p_38_i_i1_s_fu_6631_p2;
reg   [0:0] p_38_i_i1_s_reg_10345;
wire   [0:0] tmp_159_s_fu_6646_p2;
reg   [0:0] tmp_159_s_reg_10350;
wire   [0:0] brmerge40_demorgan_i_19_fu_6657_p2;
reg   [0:0] brmerge40_demorgan_i_19_reg_10355;
wire   [0:0] underflow_10_fu_6674_p2;
reg   [0:0] underflow_10_reg_10360;
wire   [0:0] brmerge_i_i_i_s_fu_6679_p2;
reg   [0:0] brmerge_i_i_i_s_reg_10365;
wire   [0:0] p_38_i_i_s_fu_6714_p2;
reg   [0:0] p_38_i_i_s_reg_10370;
wire   [0:0] tmp_174_s_fu_6729_p2;
reg   [0:0] tmp_174_s_reg_10375;
wire   [0:0] brmerge40_demorgan_i_20_fu_6740_p2;
reg   [0:0] brmerge40_demorgan_i_20_reg_10380;
wire   [0:0] underflow_8_s_fu_6757_p2;
reg   [0:0] underflow_8_s_reg_10385;
wire   [0:0] brmerge_i_i_i1_s_fu_6762_p2;
reg   [0:0] brmerge_i_i_i1_s_reg_10390;
wire   [0:0] p_38_i_i1_10_fu_6797_p2;
reg   [0:0] p_38_i_i1_10_reg_10395;
wire   [0:0] tmp_159_10_fu_6812_p2;
reg   [0:0] tmp_159_10_reg_10400;
wire   [0:0] brmerge40_demorgan_i_21_fu_6823_p2;
reg   [0:0] brmerge40_demorgan_i_21_reg_10405;
wire   [0:0] underflow_11_fu_6840_p2;
reg   [0:0] underflow_11_reg_10410;
wire   [0:0] brmerge_i_i_i_10_fu_6845_p2;
reg   [0:0] brmerge_i_i_i_10_reg_10415;
wire   [0:0] p_38_i_i_10_fu_6880_p2;
reg   [0:0] p_38_i_i_10_reg_10420;
wire   [0:0] tmp_174_10_fu_6895_p2;
reg   [0:0] tmp_174_10_reg_10425;
wire   [0:0] brmerge40_demorgan_i_22_fu_6906_p2;
reg   [0:0] brmerge40_demorgan_i_22_reg_10430;
wire   [0:0] underflow_8_10_fu_6923_p2;
reg   [0:0] underflow_8_10_reg_10435;
wire   [0:0] brmerge_i_i_i1_10_fu_6928_p2;
reg   [0:0] brmerge_i_i_i1_10_reg_10440;
wire   [0:0] exitcond_flatten3_fu_7654_p2;
reg   [0:0] exitcond_flatten3_reg_10445;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state27_pp1_stage0_iter0;
wire    ap_block_state28_pp1_stage0_iter1;
wire    ap_block_state29_pp1_stage0_iter2;
wire    ap_block_state30_pp1_stage0_iter3;
wire    ap_block_state31_pp1_stage0_iter4;
wire    ap_block_state32_pp1_stage0_iter5;
wire    ap_block_state33_pp1_stage0_iter6;
wire    ap_block_state34_pp1_stage0_iter7;
wire    ap_block_state35_pp1_stage0_iter8;
wire    ap_block_state36_pp1_stage0_iter9;
wire    ap_block_state37_pp1_stage0_iter10;
wire    ap_block_state38_pp1_stage0_iter11;
wire    ap_block_pp1_stage0_flag00011001;
reg   [0:0] ap_reg_pp1_iter1_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter2_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter3_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter4_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter5_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter6_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter7_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter8_exitcond_flatten3_reg_10445;
reg   [0:0] ap_reg_pp1_iter9_exitcond_flatten3_reg_10445;
wire   [12:0] indvar_flatten_next3_fu_7660_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten2_fu_7672_p2;
reg   [0:0] exitcond_flatten2_reg_10454;
wire   [6:0] arrayNo_cast1_mid2_v_1_fu_7678_p3;
reg   [6:0] arrayNo_cast1_mid2_v_1_reg_10461;
wire   [7:0] indvar_flatten_next2_fu_7692_p3;
reg   [4:0] tmp_218_reg_10473;
wire   [3:0] w6_mid2_fu_7759_p3;
reg   [3:0] w6_mid2_reg_10479;
wire   [3:0] h5_cast_mid2_fu_7767_p3;
reg   [3:0] h5_cast_mid2_reg_10485;
reg    ap_enable_reg_pp1_iter1;
wire   [10:0] tmp_229_fu_7841_p2;
reg   [10:0] tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter3_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter4_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter5_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter6_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter7_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter8_tmp_229_reg_10491;
reg   [10:0] ap_reg_pp1_iter9_tmp_229_reg_10491;
wire   [3:0] w_9_fu_7847_p2;
reg    ap_enable_reg_pp1_iter2;
reg   [9:0] ShuffleConvs_2_Downs_95_reg_10501;
reg   [9:0] ShuffleConvs_2_Downs_96_reg_10507;
reg   [9:0] ShuffleConvs_2_Downs_97_reg_10513;
reg   [9:0] ShuffleConvs_2_Downs_98_reg_10519;
reg   [9:0] ShuffleConvs_2_Downs_99_reg_10525;
reg   [9:0] ShuffleConvs_2_Downs_100_reg_10531;
reg   [9:0] ShuffleConvs_2_Downs_101_reg_10537;
reg   [9:0] ShuffleConvs_2_Downs_102_reg_10543;
reg   [9:0] ShuffleConvs_2_Downs_103_reg_10549;
reg   [9:0] ShuffleConvs_2_Downs_104_reg_10555;
reg   [9:0] ShuffleConvs_2_Downs_105_reg_10561;
reg   [9:0] ShuffleConvs_2_Downs_106_reg_10567;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp1_stage0_flag00011011;
reg    ap_condition_pp1_exit_iter0_state27;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
wire   [15:0] grp_MUL_DP_fu_1198_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1198_ap_return_1;
reg    grp_MUL_DP_fu_1198_ap_ce;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [15:0] grp_MUL_DP_fu_1207_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1207_ap_return_1;
reg    grp_MUL_DP_fu_1207_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1216_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1216_ap_return_1;
reg    grp_MUL_DP_fu_1216_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1225_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1225_ap_return_1;
reg    grp_MUL_DP_fu_1225_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1234_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1234_ap_return_1;
reg    grp_MUL_DP_fu_1234_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1243_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1243_ap_return_1;
reg    grp_MUL_DP_fu_1243_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1252_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1252_ap_return_1;
reg    grp_MUL_DP_fu_1252_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1261_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1261_ap_return_1;
reg    grp_MUL_DP_fu_1261_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1270_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1270_ap_return_1;
reg    grp_MUL_DP_fu_1270_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1279_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1279_ap_return_1;
reg    grp_MUL_DP_fu_1279_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1288_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1288_ap_return_1;
reg    grp_MUL_DP_fu_1288_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1297_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1297_ap_return_1;
reg    grp_MUL_DP_fu_1297_ap_ce;
reg   [6:0] co_phi_fu_1030_p4;
wire    ap_block_pp0_stage0_flag00000000;
reg   [3:0] h_phi_fu_1053_p4;
reg   [3:0] w_phi_fu_1065_p4;
reg   [3:0] h1_reg_1073;
wire    ap_CS_fsm_state14;
reg   [3:0] w2_reg_1085;
reg   [6:0] ci_reg_1097;
reg   [2:0] indvars_iv1_reg_1108;
wire    ap_CS_fsm_state26;
reg   [3:0] indvars_iv2_reg_1119;
reg   [5:0] co3_reg_1130;
reg   [6:0] co4_phi_fu_1156_p4;
wire    ap_block_pp1_stage0_flag00000000;
reg   [3:0] h5_phi_fu_1178_p4;
reg   [3:0] w6_phi_fu_1190_p4;
wire   [31:0] co_cast_mid2_fu_1432_p1;
wire   [31:0] tmp_229_cast_fu_1512_p1;
wire   [31:0] tmp_248_cast_fu_1635_p1;
wire  signed [31:0] tmp_254_cast_fu_1882_p1;
wire  signed [31:0] tmp_266_cast_fu_1897_p1;
wire   [31:0] tmp_262_cast_fu_1912_p1;
wire   [31:0] tmp_274_cast_fu_1927_p1;
wire   [31:0] tmp_240_cast_fu_7852_p1;
wire   [4:0] tmp_fu_1508_p1;
wire   [7:0] this_assign_26_1_s_fu_7585_p3;
wire   [0:0] tmp_230_fu_7905_p3;
wire   [4:0] tmp_217_fu_7871_p1;
wire   [7:0] this_assign_26_1_9_fu_7525_p3;
wire   [7:0] this_assign_26_1_8_fu_7465_p3;
wire   [7:0] this_assign_26_1_7_fu_7405_p3;
wire   [7:0] this_assign_26_1_6_fu_7345_p3;
wire   [7:0] this_assign_26_1_5_fu_7285_p3;
wire   [7:0] this_assign_26_1_4_fu_7225_p3;
wire   [7:0] this_assign_26_1_3_fu_7165_p3;
wire   [7:0] this_assign_26_1_2_fu_7105_p3;
wire   [7:0] this_assign_26_1_1_fu_7045_p3;
wire   [7:0] this_assign_26_1_fu_6985_p3;
wire   [7:0] this_assign_26_1_10_fu_7645_p3;
wire   [7:0] indvar_flatten_op_fu_1324_p2;
wire   [6:0] co_7_fu_1338_p2;
wire   [6:0] grp_fu_1358_p0;
wire   [4:0] grp_fu_1358_p1;
wire   [0:0] exitcond_fu_1369_p2;
wire   [0:0] not_exitcond_flatten_fu_1364_p2;
wire   [3:0] h_mid_fu_1344_p3;
wire   [0:0] exitcond5_mid_fu_1375_p2;
wire   [0:0] tmp_208_fu_1387_p2;
wire   [3:0] h_8_fu_1381_p2;
wire   [6:0] mul_fu_1416_p1;
wire   [15:0] mul_fu_1416_p2;
wire   [7:0] tmp_211_fu_1436_p3;
wire  signed [9:0] tmp_205_fu_1443_p1;
wire   [5:0] tmp_212_fu_1451_p3;
wire  signed [7:0] tmp_206_fu_1458_p1;
wire   [10:0] p_shl2_cast_fu_1447_p1;
wire   [10:0] p_shl3_cast_fu_1462_p1;
wire   [10:0] h_cast_mid2_cast_fu_1472_p1;
wire   [10:0] tmp_207_fu_1466_p2;
wire   [10:0] tmp_209_fu_1475_p2;
wire   [10:0] tmp_213_fu_1481_p2;
wire   [10:0] tmp_214_fu_1487_p2;
wire   [10:0] w_cast_cast_fu_1499_p1;
wire   [10:0] tmp_215_fu_1493_p2;
wire   [4:0] grp_fu_1358_p2;
wire   [9:0] tmp_231_fu_1565_p3;
wire   [7:0] tmp_232_fu_1577_p3;
wire   [10:0] p_shl6_cast_fu_1573_p1;
wire   [10:0] p_shl7_cast_fu_1585_p1;
wire   [10:0] tmp_233_fu_1589_p2;
wire   [10:0] tmp_234_fu_1595_p2;
wire   [13:0] tmp_235_fu_1600_p3;
wire   [11:0] tmp_236_fu_1612_p3;
wire   [14:0] p_shl4_cast_fu_1608_p1;
wire   [14:0] p_shl5_cast_fu_1620_p1;
wire   [14:0] tmp_237_fu_1624_p2;
wire   [14:0] tmp_238_fu_1630_p2;
wire   [9:0] tmp_239_fu_1670_p3;
wire   [7:0] tmp_240_fu_1682_p3;
wire   [10:0] p_shl36_cast_fu_1678_p1;
wire   [10:0] tmp_241_fu_1690_p1;
wire   [10:0] tmp_242_fu_1694_p2;
wire   [10:0] tmp_243_fu_1700_p2;
wire   [10:0] tmp_244_fu_1705_p2;
wire   [5:0] tmp_246_fu_1715_p3;
wire   [3:0] tmp_247_fu_1727_p3;
wire   [9:0] p_shl45_cast_fu_1735_p1;
wire   [9:0] p_shl44_cast_fu_1723_p1;
wire   [9:0] tmp_248_fu_1739_p2;
wire   [9:0] tmp_249_fu_1745_p2;
wire   [7:0] tmp_250_fu_1750_p1;
wire   [10:0] p_shl53_cast_fu_1762_p3;
wire   [10:0] p_shl52_cast_fu_1754_p3;
wire   [10:0] tmp_251_fu_1770_p2;
wire   [8:0] tmp_254_fu_1789_p3;
wire   [10:0] tmp_253_fu_1781_p3;
wire   [10:0] p_shl61_cast_fu_1797_p1;
wire   [10:0] tmp_255_fu_1801_p2;
wire   [6:0] tmp_257_fu_1812_p3;
wire   [4:0] tmp_258_fu_1824_p3;
wire   [10:0] p_shl69_cast_fu_1832_p1;
wire   [10:0] p_shl68_cast_fu_1820_p1;
wire   [10:0] tmp_259_fu_1836_p2;
wire   [10:0] tmp_260_fu_1842_p2;
wire   [10:0] tmp_262_fu_1853_p2;
wire   [10:0] tmp_261_fu_1847_p2;
wire   [10:0] tmp_263_fu_1859_p2;
wire   [13:0] tmp_84_fu_2230_p3;
wire  signed [16:0] tmp_85_fu_2241_p1;
wire  signed [16:0] tmp_132_cast_fu_2237_p1;
wire   [7:0] tmp_86_fu_2268_p1;
wire   [7:0] p_Val2_1_fu_2258_p4;
wire   [0:0] tmp_267_fu_2271_p3;
wire   [0:0] tmp_87_fu_2293_p2;
wire   [1:0] p_Result_s_fu_2305_p4;
wire   [2:0] p_Result_1_fu_2321_p4;
wire   [13:0] tmp_90_fu_2343_p3;
wire  signed [16:0] tmp_91_fu_2354_p1;
wire  signed [16:0] tmp_141_cast_fu_2350_p1;
wire   [7:0] tmp_92_fu_2381_p1;
wire   [7:0] p_Val2_4_fu_2371_p4;
wire   [0:0] tmp_272_fu_2384_p3;
wire   [0:0] tmp_93_fu_2406_p2;
wire   [1:0] p_Result_2_fu_2418_p4;
wire   [2:0] p_Result_3_fu_2434_p4;
wire   [13:0] tmp_146_1_fu_2456_p3;
wire  signed [16:0] tmp_147_1_fu_2467_p1;
wire  signed [16:0] tmp_146_1_cast_fu_2463_p1;
wire   [7:0] tmp_150_1_fu_2494_p1;
wire   [7:0] p_Val2_51_1_fu_2484_p4;
wire   [0:0] tmp_277_fu_2497_p3;
wire   [0:0] tmp_154_1_fu_2519_p2;
wire   [1:0] p_Result_82_1_fu_2531_p4;
wire   [2:0] p_Result_83_1_fu_2547_p4;
wire   [13:0] tmp_161_1_fu_2569_p3;
wire  signed [16:0] tmp_162_1_fu_2580_p1;
wire  signed [16:0] tmp_161_1_cast_fu_2576_p1;
wire   [7:0] tmp_165_1_fu_2607_p1;
wire   [7:0] p_Val2_56_1_fu_2597_p4;
wire   [0:0] tmp_282_fu_2610_p3;
wire   [0:0] tmp_169_1_fu_2632_p2;
wire   [1:0] p_Result_84_1_fu_2644_p4;
wire   [2:0] p_Result_85_1_fu_2660_p4;
wire   [13:0] tmp_146_2_fu_2682_p3;
wire  signed [16:0] tmp_147_2_fu_2693_p1;
wire  signed [16:0] tmp_146_2_cast_fu_2689_p1;
wire   [7:0] tmp_150_2_fu_2720_p1;
wire   [7:0] p_Val2_51_2_fu_2710_p4;
wire   [0:0] tmp_287_fu_2723_p3;
wire   [0:0] tmp_154_2_fu_2745_p2;
wire   [1:0] p_Result_82_2_fu_2757_p4;
wire   [2:0] p_Result_83_2_fu_2773_p4;
wire   [13:0] tmp_161_2_fu_2795_p3;
wire  signed [16:0] tmp_162_2_fu_2806_p1;
wire  signed [16:0] tmp_161_2_cast_fu_2802_p1;
wire   [7:0] tmp_165_2_fu_2833_p1;
wire   [7:0] p_Val2_56_2_fu_2823_p4;
wire   [0:0] tmp_292_fu_2836_p3;
wire   [0:0] tmp_169_2_fu_2858_p2;
wire   [1:0] p_Result_84_2_fu_2870_p4;
wire   [2:0] p_Result_85_2_fu_2886_p4;
wire   [13:0] tmp_146_3_fu_2908_p3;
wire  signed [16:0] tmp_147_3_fu_2919_p1;
wire  signed [16:0] tmp_146_3_cast_fu_2915_p1;
wire   [7:0] tmp_150_3_fu_2946_p1;
wire   [7:0] p_Val2_51_3_fu_2936_p4;
wire   [0:0] tmp_297_fu_2949_p3;
wire   [0:0] tmp_154_3_fu_2971_p2;
wire   [1:0] p_Result_82_3_fu_2983_p4;
wire   [2:0] p_Result_83_3_fu_2999_p4;
wire   [13:0] tmp_161_3_fu_3021_p3;
wire  signed [16:0] tmp_162_3_fu_3032_p1;
wire  signed [16:0] tmp_161_3_cast_fu_3028_p1;
wire   [7:0] tmp_165_3_fu_3059_p1;
wire   [7:0] p_Val2_56_3_fu_3049_p4;
wire   [0:0] tmp_302_fu_3062_p3;
wire   [0:0] tmp_169_3_fu_3084_p2;
wire   [1:0] p_Result_84_3_fu_3096_p4;
wire   [2:0] p_Result_85_3_fu_3112_p4;
wire   [13:0] tmp_146_4_fu_3134_p3;
wire  signed [16:0] tmp_147_4_fu_3145_p1;
wire  signed [16:0] tmp_146_4_cast_fu_3141_p1;
wire   [7:0] tmp_150_4_fu_3172_p1;
wire   [7:0] p_Val2_51_4_fu_3162_p4;
wire   [0:0] tmp_307_fu_3175_p3;
wire   [0:0] tmp_154_4_fu_3197_p2;
wire   [1:0] p_Result_82_4_fu_3209_p4;
wire   [2:0] p_Result_83_4_fu_3225_p4;
wire   [13:0] tmp_161_4_fu_3247_p3;
wire  signed [16:0] tmp_162_4_fu_3258_p1;
wire  signed [16:0] tmp_161_4_cast_fu_3254_p1;
wire   [7:0] tmp_165_4_fu_3285_p1;
wire   [7:0] p_Val2_56_4_fu_3275_p4;
wire   [0:0] tmp_312_fu_3288_p3;
wire   [0:0] tmp_169_4_fu_3310_p2;
wire   [1:0] p_Result_84_4_fu_3322_p4;
wire   [2:0] p_Result_85_4_fu_3338_p4;
wire   [13:0] tmp_146_5_fu_3360_p3;
wire  signed [16:0] tmp_147_5_fu_3371_p1;
wire  signed [16:0] tmp_146_5_cast_fu_3367_p1;
wire   [7:0] tmp_150_5_fu_3398_p1;
wire   [7:0] p_Val2_51_5_fu_3388_p4;
wire   [0:0] tmp_317_fu_3401_p3;
wire   [0:0] tmp_154_5_fu_3423_p2;
wire   [1:0] p_Result_82_5_fu_3435_p4;
wire   [2:0] p_Result_83_5_fu_3451_p4;
wire   [13:0] tmp_161_5_fu_3473_p3;
wire  signed [16:0] tmp_162_5_fu_3484_p1;
wire  signed [16:0] tmp_161_5_cast_fu_3480_p1;
wire   [7:0] tmp_165_5_fu_3511_p1;
wire   [7:0] p_Val2_56_5_fu_3501_p4;
wire   [0:0] tmp_322_fu_3514_p3;
wire   [0:0] tmp_169_5_fu_3536_p2;
wire   [1:0] p_Result_84_5_fu_3548_p4;
wire   [2:0] p_Result_85_5_fu_3564_p4;
wire   [13:0] tmp_146_6_fu_3586_p3;
wire  signed [16:0] tmp_147_6_fu_3597_p1;
wire  signed [16:0] tmp_146_6_cast_fu_3593_p1;
wire   [7:0] tmp_150_6_fu_3624_p1;
wire   [7:0] p_Val2_51_6_fu_3614_p4;
wire   [0:0] tmp_327_fu_3627_p3;
wire   [0:0] tmp_154_6_fu_3649_p2;
wire   [1:0] p_Result_82_6_fu_3661_p4;
wire   [2:0] p_Result_83_6_fu_3677_p4;
wire   [13:0] tmp_161_6_fu_3699_p3;
wire  signed [16:0] tmp_162_6_fu_3710_p1;
wire  signed [16:0] tmp_161_6_cast_fu_3706_p1;
wire   [7:0] tmp_165_6_fu_3737_p1;
wire   [7:0] p_Val2_56_6_fu_3727_p4;
wire   [0:0] tmp_332_fu_3740_p3;
wire   [0:0] tmp_169_6_fu_3762_p2;
wire   [1:0] p_Result_84_6_fu_3774_p4;
wire   [2:0] p_Result_85_6_fu_3790_p4;
wire   [13:0] tmp_146_7_fu_3812_p3;
wire  signed [16:0] tmp_147_7_fu_3823_p1;
wire  signed [16:0] tmp_146_7_cast_fu_3819_p1;
wire   [7:0] tmp_150_7_fu_3850_p1;
wire   [7:0] p_Val2_51_7_fu_3840_p4;
wire   [0:0] tmp_337_fu_3853_p3;
wire   [0:0] tmp_154_7_fu_3875_p2;
wire   [1:0] p_Result_82_7_fu_3887_p4;
wire   [2:0] p_Result_83_7_fu_3903_p4;
wire   [13:0] tmp_161_7_fu_3925_p3;
wire  signed [16:0] tmp_162_7_fu_3936_p1;
wire  signed [16:0] tmp_161_7_cast_fu_3932_p1;
wire   [7:0] tmp_165_7_fu_3963_p1;
wire   [7:0] p_Val2_56_7_fu_3953_p4;
wire   [0:0] tmp_342_fu_3966_p3;
wire   [0:0] tmp_169_7_fu_3988_p2;
wire   [1:0] p_Result_84_7_fu_4000_p4;
wire   [2:0] p_Result_85_7_fu_4016_p4;
wire   [13:0] tmp_146_8_fu_4038_p3;
wire  signed [16:0] tmp_147_8_fu_4049_p1;
wire  signed [16:0] tmp_146_8_cast_fu_4045_p1;
wire   [7:0] tmp_150_8_fu_4076_p1;
wire   [7:0] p_Val2_51_8_fu_4066_p4;
wire   [0:0] tmp_347_fu_4079_p3;
wire   [0:0] tmp_154_8_fu_4101_p2;
wire   [1:0] p_Result_82_8_fu_4113_p4;
wire   [2:0] p_Result_83_8_fu_4129_p4;
wire   [13:0] tmp_161_8_fu_4151_p3;
wire  signed [16:0] tmp_162_8_fu_4162_p1;
wire  signed [16:0] tmp_161_8_cast_fu_4158_p1;
wire   [7:0] tmp_165_8_fu_4189_p1;
wire   [7:0] p_Val2_56_8_fu_4179_p4;
wire   [0:0] tmp_352_fu_4192_p3;
wire   [0:0] tmp_169_8_fu_4214_p2;
wire   [1:0] p_Result_84_8_fu_4226_p4;
wire   [2:0] p_Result_85_8_fu_4242_p4;
wire   [13:0] tmp_146_9_fu_4264_p3;
wire  signed [16:0] tmp_147_9_fu_4275_p1;
wire  signed [16:0] tmp_146_9_cast_fu_4271_p1;
wire   [7:0] tmp_150_9_fu_4302_p1;
wire   [7:0] p_Val2_51_9_fu_4292_p4;
wire   [0:0] tmp_357_fu_4305_p3;
wire   [0:0] tmp_154_9_fu_4327_p2;
wire   [1:0] p_Result_82_9_fu_4339_p4;
wire   [2:0] p_Result_83_9_fu_4355_p4;
wire   [13:0] tmp_161_9_fu_4377_p3;
wire  signed [16:0] tmp_162_9_fu_4388_p1;
wire  signed [16:0] tmp_161_9_cast_fu_4384_p1;
wire   [7:0] tmp_165_9_fu_4415_p1;
wire   [7:0] p_Val2_56_9_fu_4405_p4;
wire   [0:0] tmp_362_fu_4418_p3;
wire   [0:0] tmp_169_9_fu_4440_p2;
wire   [1:0] p_Result_84_9_fu_4452_p4;
wire   [2:0] p_Result_85_9_fu_4468_p4;
wire   [13:0] tmp_146_s_fu_4490_p3;
wire  signed [16:0] tmp_147_s_fu_4501_p1;
wire  signed [16:0] tmp_146_cast_fu_4497_p1;
wire   [7:0] tmp_150_s_fu_4528_p1;
wire   [7:0] p_Val2_51_s_fu_4518_p4;
wire   [0:0] tmp_367_fu_4531_p3;
wire   [0:0] tmp_154_s_fu_4553_p2;
wire   [1:0] p_Result_82_s_fu_4565_p4;
wire   [2:0] p_Result_83_s_fu_4581_p4;
wire   [13:0] tmp_161_s_fu_4603_p3;
wire  signed [16:0] tmp_162_s_fu_4614_p1;
wire  signed [16:0] tmp_161_cast_fu_4610_p1;
wire   [7:0] tmp_165_s_fu_4641_p1;
wire   [7:0] p_Val2_56_s_fu_4631_p4;
wire   [0:0] tmp_372_fu_4644_p3;
wire   [0:0] tmp_169_s_fu_4666_p2;
wire   [1:0] p_Result_84_s_fu_4678_p4;
wire   [2:0] p_Result_85_s_fu_4694_p4;
wire   [13:0] tmp_146_10_fu_4716_p3;
wire  signed [16:0] tmp_147_10_fu_4727_p1;
wire  signed [16:0] tmp_146_10_cast_fu_4723_p1;
wire   [7:0] tmp_150_10_fu_4754_p1;
wire   [7:0] p_Val2_51_10_fu_4744_p4;
wire   [0:0] tmp_377_fu_4757_p3;
wire   [0:0] tmp_154_10_fu_4779_p2;
wire   [1:0] p_Result_82_10_fu_4791_p4;
wire   [2:0] p_Result_83_10_fu_4807_p4;
wire   [13:0] tmp_161_10_fu_4829_p3;
wire  signed [16:0] tmp_162_10_fu_4840_p1;
wire  signed [16:0] tmp_161_10_cast_fu_4836_p1;
wire   [7:0] tmp_165_10_fu_4867_p1;
wire   [7:0] p_Val2_56_10_fu_4857_p4;
wire   [0:0] tmp_382_fu_4870_p3;
wire   [0:0] tmp_169_10_fu_4892_p2;
wire   [1:0] p_Result_84_10_fu_4904_p4;
wire   [2:0] p_Result_85_10_fu_4920_p4;
wire   [0:0] tmp_269_fu_4942_p3;
wire   [0:0] tmp_88_fu_4954_p2;
wire   [0:0] p_41_i_i1_fu_4960_p2;
wire   [0:0] deleted_zeros_fu_4949_p3;
wire   [0:0] p_not_i_i_fu_4975_p2;
wire   [0:0] brmerge_i_i_fu_4981_p2;
wire   [0:0] deleted_ones_fu_4965_p3;
wire   [0:0] tmp1_demorgan_fu_5002_p2;
wire   [0:0] tmp1_fu_5008_p2;
wire   [0:0] overflow_fu_4991_p2;
wire   [0:0] tmp_274_fu_5025_p3;
wire   [0:0] tmp_94_fu_5037_p2;
wire   [0:0] p_41_i_i_fu_5043_p2;
wire   [0:0] deleted_zeros_1_fu_5032_p3;
wire   [0:0] p_not_i_i1_fu_5058_p2;
wire   [0:0] brmerge_i_i7_fu_5064_p2;
wire   [0:0] deleted_ones_1_fu_5048_p3;
wire   [0:0] tmp3_demorgan_fu_5085_p2;
wire   [0:0] tmp3_fu_5091_p2;
wire   [0:0] overflow_8_fu_5074_p2;
wire   [0:0] tmp_279_fu_5108_p3;
wire   [0:0] tmp_157_1_fu_5120_p2;
wire   [0:0] p_41_i_i1_1_fu_5126_p2;
wire   [0:0] deleted_zeros_s_fu_5115_p3;
wire   [0:0] p_not_i_i_1_fu_5141_p2;
wire   [0:0] brmerge_i_i_1_fu_5147_p2;
wire   [0:0] deleted_ones_s_fu_5131_p3;
wire   [0:0] tmp5_demorgan_fu_5168_p2;
wire   [0:0] tmp5_fu_5174_p2;
wire   [0:0] overflow_1_fu_5157_p2;
wire   [0:0] tmp_284_fu_5191_p3;
wire   [0:0] tmp_172_1_fu_5203_p2;
wire   [0:0] p_41_i_i_1_fu_5209_p2;
wire   [0:0] deleted_zeros_1_1_fu_5198_p3;
wire   [0:0] p_not_i_i1_1_fu_5224_p2;
wire   [0:0] brmerge_i_i7_1_fu_5230_p2;
wire   [0:0] deleted_ones_1_1_fu_5214_p3;
wire   [0:0] tmp7_demorgan_fu_5251_p2;
wire   [0:0] tmp7_fu_5257_p2;
wire   [0:0] overflow_8_1_fu_5240_p2;
wire   [0:0] tmp_289_fu_5274_p3;
wire   [0:0] tmp_157_2_fu_5286_p2;
wire   [0:0] p_41_i_i1_2_fu_5292_p2;
wire   [0:0] deleted_zeros_2_fu_5281_p3;
wire   [0:0] p_not_i_i_2_fu_5307_p2;
wire   [0:0] brmerge_i_i_2_fu_5313_p2;
wire   [0:0] deleted_ones_2_fu_5297_p3;
wire   [0:0] tmp9_demorgan_fu_5334_p2;
wire   [0:0] tmp9_fu_5340_p2;
wire   [0:0] overflow_2_fu_5323_p2;
wire   [0:0] tmp_294_fu_5357_p3;
wire   [0:0] tmp_172_2_fu_5369_p2;
wire   [0:0] p_41_i_i_2_fu_5375_p2;
wire   [0:0] deleted_zeros_1_2_fu_5364_p3;
wire   [0:0] p_not_i_i1_2_fu_5390_p2;
wire   [0:0] brmerge_i_i7_2_fu_5396_p2;
wire   [0:0] deleted_ones_1_2_fu_5380_p3;
wire   [0:0] tmp11_demorgan_fu_5417_p2;
wire   [0:0] tmp11_fu_5423_p2;
wire   [0:0] overflow_8_2_fu_5406_p2;
wire   [0:0] tmp_299_fu_5440_p3;
wire   [0:0] tmp_157_3_fu_5452_p2;
wire   [0:0] p_41_i_i1_3_fu_5458_p2;
wire   [0:0] deleted_zeros_3_fu_5447_p3;
wire   [0:0] p_not_i_i_3_fu_5473_p2;
wire   [0:0] brmerge_i_i_3_fu_5479_p2;
wire   [0:0] deleted_ones_3_fu_5463_p3;
wire   [0:0] tmp13_demorgan_fu_5500_p2;
wire   [0:0] tmp13_fu_5506_p2;
wire   [0:0] overflow_3_fu_5489_p2;
wire   [0:0] tmp_304_fu_5523_p3;
wire   [0:0] tmp_172_3_fu_5535_p2;
wire   [0:0] p_41_i_i_3_fu_5541_p2;
wire   [0:0] deleted_zeros_1_3_fu_5530_p3;
wire   [0:0] p_not_i_i1_3_fu_5556_p2;
wire   [0:0] brmerge_i_i7_3_fu_5562_p2;
wire   [0:0] deleted_ones_1_3_fu_5546_p3;
wire   [0:0] tmp15_demorgan_fu_5583_p2;
wire   [0:0] tmp15_fu_5589_p2;
wire   [0:0] overflow_8_3_fu_5572_p2;
wire   [0:0] tmp_309_fu_5606_p3;
wire   [0:0] tmp_157_4_fu_5618_p2;
wire   [0:0] p_41_i_i1_4_fu_5624_p2;
wire   [0:0] deleted_zeros_4_fu_5613_p3;
wire   [0:0] p_not_i_i_4_fu_5639_p2;
wire   [0:0] brmerge_i_i_4_fu_5645_p2;
wire   [0:0] deleted_ones_4_fu_5629_p3;
wire   [0:0] tmp17_demorgan_fu_5666_p2;
wire   [0:0] tmp17_fu_5672_p2;
wire   [0:0] overflow_4_fu_5655_p2;
wire   [0:0] tmp_314_fu_5689_p3;
wire   [0:0] tmp_172_4_fu_5701_p2;
wire   [0:0] p_41_i_i_4_fu_5707_p2;
wire   [0:0] deleted_zeros_1_4_fu_5696_p3;
wire   [0:0] p_not_i_i1_4_fu_5722_p2;
wire   [0:0] brmerge_i_i7_4_fu_5728_p2;
wire   [0:0] deleted_ones_1_4_fu_5712_p3;
wire   [0:0] tmp19_demorgan_fu_5749_p2;
wire   [0:0] tmp19_fu_5755_p2;
wire   [0:0] overflow_8_4_fu_5738_p2;
wire   [0:0] tmp_319_fu_5772_p3;
wire   [0:0] tmp_157_5_fu_5784_p2;
wire   [0:0] p_41_i_i1_5_fu_5790_p2;
wire   [0:0] deleted_zeros_5_fu_5779_p3;
wire   [0:0] p_not_i_i_5_fu_5805_p2;
wire   [0:0] brmerge_i_i_5_fu_5811_p2;
wire   [0:0] deleted_ones_5_fu_5795_p3;
wire   [0:0] tmp21_demorgan_fu_5832_p2;
wire   [0:0] tmp21_fu_5838_p2;
wire   [0:0] overflow_5_fu_5821_p2;
wire   [0:0] tmp_324_fu_5855_p3;
wire   [0:0] tmp_172_5_fu_5867_p2;
wire   [0:0] p_41_i_i_5_fu_5873_p2;
wire   [0:0] deleted_zeros_1_5_fu_5862_p3;
wire   [0:0] p_not_i_i1_5_fu_5888_p2;
wire   [0:0] brmerge_i_i7_5_fu_5894_p2;
wire   [0:0] deleted_ones_1_5_fu_5878_p3;
wire   [0:0] tmp23_demorgan_fu_5915_p2;
wire   [0:0] tmp23_fu_5921_p2;
wire   [0:0] overflow_8_5_fu_5904_p2;
wire   [0:0] tmp_329_fu_5938_p3;
wire   [0:0] tmp_157_6_fu_5950_p2;
wire   [0:0] p_41_i_i1_6_fu_5956_p2;
wire   [0:0] deleted_zeros_6_fu_5945_p3;
wire   [0:0] p_not_i_i_6_fu_5971_p2;
wire   [0:0] brmerge_i_i_6_fu_5977_p2;
wire   [0:0] deleted_ones_6_fu_5961_p3;
wire   [0:0] tmp25_demorgan_fu_5998_p2;
wire   [0:0] tmp25_fu_6004_p2;
wire   [0:0] overflow_6_fu_5987_p2;
wire   [0:0] tmp_334_fu_6021_p3;
wire   [0:0] tmp_172_6_fu_6033_p2;
wire   [0:0] p_41_i_i_6_fu_6039_p2;
wire   [0:0] deleted_zeros_1_6_fu_6028_p3;
wire   [0:0] p_not_i_i1_6_fu_6054_p2;
wire   [0:0] brmerge_i_i7_6_fu_6060_p2;
wire   [0:0] deleted_ones_1_6_fu_6044_p3;
wire   [0:0] tmp27_demorgan_fu_6081_p2;
wire   [0:0] tmp27_fu_6087_p2;
wire   [0:0] overflow_8_6_fu_6070_p2;
wire   [0:0] tmp_339_fu_6104_p3;
wire   [0:0] tmp_157_7_fu_6116_p2;
wire   [0:0] p_41_i_i1_7_fu_6122_p2;
wire   [0:0] deleted_zeros_7_fu_6111_p3;
wire   [0:0] p_not_i_i_7_fu_6137_p2;
wire   [0:0] brmerge_i_i_7_fu_6143_p2;
wire   [0:0] deleted_ones_7_fu_6127_p3;
wire   [0:0] tmp29_demorgan_fu_6164_p2;
wire   [0:0] tmp29_fu_6170_p2;
wire   [0:0] overflow_7_fu_6153_p2;
wire   [0:0] tmp_344_fu_6187_p3;
wire   [0:0] tmp_172_7_fu_6199_p2;
wire   [0:0] p_41_i_i_7_fu_6205_p2;
wire   [0:0] deleted_zeros_1_7_fu_6194_p3;
wire   [0:0] p_not_i_i1_7_fu_6220_p2;
wire   [0:0] brmerge_i_i7_7_fu_6226_p2;
wire   [0:0] deleted_ones_1_7_fu_6210_p3;
wire   [0:0] tmp31_demorgan_fu_6247_p2;
wire   [0:0] tmp31_fu_6253_p2;
wire   [0:0] overflow_8_7_fu_6236_p2;
wire   [0:0] tmp_349_fu_6270_p3;
wire   [0:0] tmp_157_8_fu_6282_p2;
wire   [0:0] p_41_i_i1_8_fu_6288_p2;
wire   [0:0] deleted_zeros_8_fu_6277_p3;
wire   [0:0] p_not_i_i_8_fu_6303_p2;
wire   [0:0] brmerge_i_i_8_fu_6309_p2;
wire   [0:0] deleted_ones_8_fu_6293_p3;
wire   [0:0] tmp33_demorgan_fu_6330_p2;
wire   [0:0] tmp33_fu_6336_p2;
wire   [0:0] overflow_s_fu_6319_p2;
wire   [0:0] tmp_354_fu_6353_p3;
wire   [0:0] tmp_172_8_fu_6365_p2;
wire   [0:0] p_41_i_i_8_fu_6371_p2;
wire   [0:0] deleted_zeros_1_8_fu_6360_p3;
wire   [0:0] p_not_i_i1_8_fu_6386_p2;
wire   [0:0] brmerge_i_i7_8_fu_6392_p2;
wire   [0:0] deleted_ones_1_8_fu_6376_p3;
wire   [0:0] tmp35_demorgan_fu_6413_p2;
wire   [0:0] tmp35_fu_6419_p2;
wire   [0:0] overflow_8_8_fu_6402_p2;
wire   [0:0] tmp_359_fu_6436_p3;
wire   [0:0] tmp_157_9_fu_6448_p2;
wire   [0:0] p_41_i_i1_9_fu_6454_p2;
wire   [0:0] deleted_zeros_9_fu_6443_p3;
wire   [0:0] p_not_i_i_9_fu_6469_p2;
wire   [0:0] brmerge_i_i_9_fu_6475_p2;
wire   [0:0] deleted_ones_9_fu_6459_p3;
wire   [0:0] tmp37_demorgan_fu_6496_p2;
wire   [0:0] tmp37_fu_6502_p2;
wire   [0:0] overflow_9_fu_6485_p2;
wire   [0:0] tmp_364_fu_6519_p3;
wire   [0:0] tmp_172_9_fu_6531_p2;
wire   [0:0] p_41_i_i_9_fu_6537_p2;
wire   [0:0] deleted_zeros_1_9_fu_6526_p3;
wire   [0:0] p_not_i_i1_9_fu_6552_p2;
wire   [0:0] brmerge_i_i7_9_fu_6558_p2;
wire   [0:0] deleted_ones_1_9_fu_6542_p3;
wire   [0:0] tmp39_demorgan_fu_6579_p2;
wire   [0:0] tmp39_fu_6585_p2;
wire   [0:0] overflow_8_9_fu_6568_p2;
wire   [0:0] tmp_369_fu_6602_p3;
wire   [0:0] tmp_157_s_fu_6614_p2;
wire   [0:0] p_41_i_i1_s_fu_6620_p2;
wire   [0:0] deleted_zeros_10_fu_6609_p3;
wire   [0:0] p_not_i_i_s_fu_6635_p2;
wire   [0:0] brmerge_i_i_s_fu_6641_p2;
wire   [0:0] deleted_ones_10_fu_6625_p3;
wire   [0:0] tmp41_demorgan_fu_6662_p2;
wire   [0:0] tmp41_fu_6668_p2;
wire   [0:0] overflow_10_fu_6651_p2;
wire   [0:0] tmp_374_fu_6685_p3;
wire   [0:0] tmp_172_s_fu_6697_p2;
wire   [0:0] p_41_i_i_s_fu_6703_p2;
wire   [0:0] deleted_zeros_1_s_fu_6692_p3;
wire   [0:0] p_not_i_i1_s_fu_6718_p2;
wire   [0:0] brmerge_i_i7_s_fu_6724_p2;
wire   [0:0] deleted_ones_1_s_fu_6708_p3;
wire   [0:0] tmp43_demorgan_fu_6745_p2;
wire   [0:0] tmp43_fu_6751_p2;
wire   [0:0] overflow_8_s_fu_6734_p2;
wire   [0:0] tmp_379_fu_6768_p3;
wire   [0:0] tmp_157_10_fu_6780_p2;
wire   [0:0] p_41_i_i1_10_fu_6786_p2;
wire   [0:0] deleted_zeros_11_fu_6775_p3;
wire   [0:0] p_not_i_i_10_fu_6801_p2;
wire   [0:0] brmerge_i_i_10_fu_6807_p2;
wire   [0:0] deleted_ones_11_fu_6791_p3;
wire   [0:0] tmp45_demorgan_fu_6828_p2;
wire   [0:0] tmp45_fu_6834_p2;
wire   [0:0] overflow_11_fu_6817_p2;
wire   [0:0] tmp_384_fu_6851_p3;
wire   [0:0] tmp_172_10_fu_6863_p2;
wire   [0:0] p_41_i_i_10_fu_6869_p2;
wire   [0:0] deleted_zeros_1_10_fu_6858_p3;
wire   [0:0] p_not_i_i1_10_fu_6884_p2;
wire   [0:0] brmerge_i_i7_10_fu_6890_p2;
wire   [0:0] deleted_ones_1_10_fu_6874_p3;
wire   [0:0] tmp47_demorgan_fu_6911_p2;
wire   [0:0] tmp47_fu_6917_p2;
wire   [0:0] overflow_8_10_fu_6900_p2;
wire   [0:0] tmp2_fu_6934_p2;
wire   [0:0] underflow_not_fu_6938_p2;
wire   [7:0] p_Val2_52_mux_fu_6943_p3;
wire   [7:0] p_Val2_s_85_fu_6949_p3;
wire   [0:0] tmp4_fu_6964_p2;
wire   [0:0] underflow_8_not_fu_6968_p2;
wire   [7:0] p_Val2_57_mux_fu_6973_p3;
wire   [7:0] p_Val2_1_86_fu_6979_p3;
wire   [0:0] tmp6_fu_6994_p2;
wire   [0:0] underflow_not_1_fu_6998_p2;
wire   [7:0] p_Val2_52_mux_1_fu_7003_p3;
wire   [7:0] p_Val2_52_1_87_fu_7009_p3;
wire   [0:0] tmp8_fu_7024_p2;
wire   [0:0] underflow_8_not_1_fu_7028_p2;
wire   [7:0] p_Val2_57_mux_1_fu_7033_p3;
wire   [7:0] p_Val2_57_1_88_fu_7039_p3;
wire   [0:0] tmp10_fu_7054_p2;
wire   [0:0] underflow_not_2_fu_7058_p2;
wire   [7:0] p_Val2_52_mux_2_fu_7063_p3;
wire   [7:0] p_Val2_52_2_89_fu_7069_p3;
wire   [0:0] tmp12_fu_7084_p2;
wire   [0:0] underflow_8_not_2_fu_7088_p2;
wire   [7:0] p_Val2_57_mux_2_fu_7093_p3;
wire   [7:0] p_Val2_57_2_90_fu_7099_p3;
wire   [0:0] tmp14_fu_7114_p2;
wire   [0:0] underflow_not_3_fu_7118_p2;
wire   [7:0] p_Val2_52_mux_3_fu_7123_p3;
wire   [7:0] p_Val2_52_3_91_fu_7129_p3;
wire   [0:0] tmp16_fu_7144_p2;
wire   [0:0] underflow_8_not_3_fu_7148_p2;
wire   [7:0] p_Val2_57_mux_3_fu_7153_p3;
wire   [7:0] p_Val2_57_3_92_fu_7159_p3;
wire   [0:0] tmp18_fu_7174_p2;
wire   [0:0] underflow_not_4_fu_7178_p2;
wire   [7:0] p_Val2_52_mux_4_fu_7183_p3;
wire   [7:0] p_Val2_52_4_93_fu_7189_p3;
wire   [0:0] tmp20_fu_7204_p2;
wire   [0:0] underflow_8_not_4_fu_7208_p2;
wire   [7:0] p_Val2_57_mux_4_fu_7213_p3;
wire   [7:0] p_Val2_57_4_94_fu_7219_p3;
wire   [0:0] tmp22_fu_7234_p2;
wire   [0:0] underflow_not_5_fu_7238_p2;
wire   [7:0] p_Val2_52_mux_5_fu_7243_p3;
wire   [7:0] p_Val2_52_5_95_fu_7249_p3;
wire   [0:0] tmp24_fu_7264_p2;
wire   [0:0] underflow_8_not_5_fu_7268_p2;
wire   [7:0] p_Val2_57_mux_5_fu_7273_p3;
wire   [7:0] p_Val2_57_5_96_fu_7279_p3;
wire   [0:0] tmp26_fu_7294_p2;
wire   [0:0] underflow_not_6_fu_7298_p2;
wire   [7:0] p_Val2_52_mux_6_fu_7303_p3;
wire   [7:0] p_Val2_52_6_97_fu_7309_p3;
wire   [0:0] tmp28_fu_7324_p2;
wire   [0:0] underflow_8_not_6_fu_7328_p2;
wire   [7:0] p_Val2_57_mux_6_fu_7333_p3;
wire   [7:0] p_Val2_57_6_98_fu_7339_p3;
wire   [0:0] tmp30_fu_7354_p2;
wire   [0:0] underflow_not_7_fu_7358_p2;
wire   [7:0] p_Val2_52_mux_7_fu_7363_p3;
wire   [7:0] p_Val2_52_7_99_fu_7369_p3;
wire   [0:0] tmp32_fu_7384_p2;
wire   [0:0] underflow_8_not_7_fu_7388_p2;
wire   [7:0] p_Val2_57_mux_7_fu_7393_p3;
wire   [7:0] p_Val2_57_7_100_fu_7399_p3;
wire   [0:0] tmp34_fu_7414_p2;
wire   [0:0] underflow_not_8_fu_7418_p2;
wire   [7:0] p_Val2_52_mux_8_fu_7423_p3;
wire   [7:0] p_Val2_52_8_101_fu_7429_p3;
wire   [0:0] tmp36_fu_7444_p2;
wire   [0:0] underflow_8_not_8_fu_7448_p2;
wire   [7:0] p_Val2_57_mux_8_fu_7453_p3;
wire   [7:0] p_Val2_57_8_102_fu_7459_p3;
wire   [0:0] tmp38_fu_7474_p2;
wire   [0:0] underflow_not_9_fu_7478_p2;
wire   [7:0] p_Val2_52_mux_9_fu_7483_p3;
wire   [7:0] p_Val2_52_9_103_fu_7489_p3;
wire   [0:0] tmp40_fu_7504_p2;
wire   [0:0] underflow_8_not_9_fu_7508_p2;
wire   [7:0] p_Val2_57_mux_9_fu_7513_p3;
wire   [7:0] p_Val2_57_9_104_fu_7519_p3;
wire   [0:0] tmp42_fu_7534_p2;
wire   [0:0] underflow_not_s_fu_7538_p2;
wire   [7:0] p_Val2_52_mux_s_fu_7543_p3;
wire   [7:0] p_Val2_52_s_105_fu_7549_p3;
wire   [0:0] tmp44_fu_7564_p2;
wire   [0:0] underflow_8_not_s_fu_7568_p2;
wire   [7:0] p_Val2_57_mux_s_fu_7573_p3;
wire   [7:0] p_Val2_57_s_106_fu_7579_p3;
wire   [0:0] tmp46_fu_7594_p2;
wire   [0:0] underflow_not_10_fu_7598_p2;
wire   [7:0] p_Val2_52_mux_10_fu_7603_p3;
wire   [7:0] p_Val2_52_10_107_fu_7609_p3;
wire   [0:0] tmp48_fu_7624_p2;
wire   [0:0] underflow_8_not_10_fu_7628_p2;
wire   [7:0] p_Val2_57_mux_10_fu_7633_p3;
wire   [7:0] p_Val2_57_10_108_fu_7639_p3;
wire   [6:0] co_8_fu_7666_p2;
wire   [7:0] indvar_flatten21_op_fu_7686_p2;
wire   [4:0] grp_fu_7707_p1;
wire   [6:0] mul1_fu_7715_p1;
wire   [15:0] mul1_fu_7715_p2;
wire   [0:0] exitcond2_fu_7736_p2;
wire   [0:0] not_exitcond_flatten_2_fu_7731_p2;
wire   [3:0] h5_mid_fu_7700_p3;
wire   [0:0] exitcond_mid_fu_7742_p2;
wire   [0:0] tmp_224_fu_7754_p2;
wire   [3:0] h_9_fu_7748_p2;
wire   [7:0] tmp_219_fu_7775_p3;
wire  signed [9:0] tmp_220_fu_7782_p1;
wire   [5:0] tmp_221_fu_7790_p3;
wire  signed [7:0] tmp_222_fu_7797_p1;
wire   [10:0] p_shl20_cast_fu_7786_p1;
wire   [10:0] p_shl21_cast_fu_7801_p1;
wire   [10:0] h5_cast_mid2_cast_fu_7811_p1;
wire   [10:0] tmp_223_fu_7805_p2;
wire   [10:0] tmp_225_fu_7814_p2;
wire   [10:0] tmp_226_fu_7820_p2;
wire   [10:0] tmp_227_fu_7826_p2;
wire   [10:0] w6_cast_cast_fu_7838_p1;
wire   [10:0] tmp_228_fu_7832_p2;
wire   [6:0] grp_fu_7707_p2;
wire   [31:0] tmp_s_fu_7875_p13;
wire   [7:0] tmp_s_fu_7875_p14;
wire    ap_CS_fsm_state39;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [15:0] mul1_fu_7715_p10;
wire   [15:0] mul_fu_1416_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
end

MUL_DP grp_MUL_DP_fu_1198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_0_V_q0),
    .b_V(weight_0_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1198_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1198_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1198_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_1_V_q0),
    .b_V(weight_1_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1207_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1207_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1207_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_2_V_q0),
    .b_V(weight_2_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1216_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1216_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1216_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_3_V_q0),
    .b_V(weight_3_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1225_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1225_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1225_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_4_V_q0),
    .b_V(weight_4_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1234_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1234_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1234_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_5_V_q0),
    .b_V(weight_5_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1243_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1243_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1243_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_6_V_q0),
    .b_V(weight_6_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1252_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1252_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1252_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_7_V_q0),
    .b_V(weight_7_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1261_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1261_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1261_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_8_V_q0),
    .b_V(weight_8_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1270_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1270_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1270_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_9_V_q0),
    .b_V(weight_9_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1279_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1279_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1279_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_10_V_q0),
    .b_V(weight_10_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1288_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1288_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1288_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_11_V_q0),
    .b_V(weight_11_V_q1),
    .w_V(input_V_load_reg_8087),
    .ap_return_0(grp_MUL_DP_fu_1297_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1297_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1297_ap_ce)
);

ShuffleNetV2_uremvdy #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
ShuffleNetV2_uremvdy_U539(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1358_p0),
    .din1(grp_fu_1358_p1),
    .ce(1'b1),
    .dout(grp_fu_1358_p2)
);

ShuffleNetV2_uremwdI #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
ShuffleNetV2_uremwdI_U540(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(arrayNo_cast1_mid2_v_1_reg_10461),
    .din1(grp_fu_7707_p1),
    .ce(1'b1),
    .dout(grp_fu_7707_p2)
);

ShuffleNetV2_mux_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_pcA_x_U541(
    .din1(ShuffleConvs_2_Downs_11_q1),
    .din2(ShuffleConvs_2_Downs_10_q1),
    .din3(ShuffleConvs_2_Downs_7_q1),
    .din4(ShuffleConvs_2_Downs_6_q1),
    .din5(ShuffleConvs_2_Downs_5_q1),
    .din6(ShuffleConvs_2_Downs_4_q1),
    .din7(ShuffleConvs_2_Downs_3_q1),
    .din8(ShuffleConvs_2_Downs_2_q1),
    .din9(ShuffleConvs_2_Downs_1_q1),
    .din10(ShuffleConvs_2_Downs_q1),
    .din11(ShuffleConvs_2_Downs_9_q1),
    .din12(ShuffleConvs_2_Downs_8_q1),
    .din13(tmp_s_fu_7875_p13),
    .dout(tmp_s_fu_7875_p14)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state27))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state27)) begin
                ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state27 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond4_fu_1549_p2))) begin
        ci_reg_1097 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (1'd1 == exitcond8_fu_1658_p2))) begin
        ci_reg_1097 <= ci_1_reg_8029;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond7_fu_1640_p2))) begin
        co3_reg_1130 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        co3_reg_1130 <= co_9_s_reg_8067;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
        co4_reg_1152 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        co4_reg_1152 <= arrayNo_cast1_mid2_v_1_reg_10461;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0))) begin
        co_reg_1026 <= co_cast_mid2_v_reg_7935;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_1026 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        h1_reg_1073 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (exitcond4_fu_1549_p2 == 1'd1))) begin
        h1_reg_1073 <= h_7_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
        h5_reg_1174 <= 4'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        h5_reg_1174 <= h5_cast_mid2_reg_10485;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0))) begin
        h_reg_1049 <= h_cast_mid2_reg_7949;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_reg_1049 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten1_fu_1306_p2 == 1'd0))) begin
        indvar_flatten1_reg_1015 <= indvar_flatten_next1_fu_1312_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten1_reg_1015 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
        indvar_flatten2_reg_1141 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten3_fu_7654_p2))) begin
        indvar_flatten2_reg_1141 <= indvar_flatten_next3_fu_7660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
        indvar_flatten3_reg_1163 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten3_fu_7654_p2))) begin
        indvar_flatten3_reg_1163 <= indvar_flatten_next2_fu_7692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten1_fu_1306_p2 == 1'd0))) begin
        indvar_flatten_reg_1038 <= indvar_flatten_next_fu_1330_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_1038 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond7_fu_1640_p2))) begin
        indvars_iv1_reg_1108 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvars_iv1_reg_1108 <= indvars_iv_next_reg_8042;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond7_fu_1640_p2))) begin
        indvars_iv2_reg_1119 <= 4'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvars_iv2_reg_1119 <= indvars_iv_next1_reg_8072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'd0 == exitcond1_fu_1535_p2))) begin
        w2_reg_1085 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state17) & (1'd1 == exitcond7_fu_1640_p2))) begin
        w2_reg_1085 <= w_8_fu_1652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
        w6_reg_1186 <= 4'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        w6_reg_1186 <= w_9_fu_7847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0))) begin
        w_reg_1061 <= w_7_fu_1408_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_reg_1061 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Range1_all_ones_10_reg_9692 <= Range1_all_ones_10_fu_4591_p2;
        Range1_all_ones_11_reg_9786 <= Range1_all_ones_11_fu_4817_p2;
        Range1_all_ones_1_10_reg_9833 <= Range1_all_ones_1_10_fu_4930_p2;
        Range1_all_ones_1_1_reg_8893 <= Range1_all_ones_1_1_fu_2670_p2;
        Range1_all_ones_1_2_reg_8987 <= Range1_all_ones_1_2_fu_2896_p2;
        Range1_all_ones_1_3_reg_9081 <= Range1_all_ones_1_3_fu_3122_p2;
        Range1_all_ones_1_4_reg_9175 <= Range1_all_ones_1_4_fu_3348_p2;
        Range1_all_ones_1_5_reg_9269 <= Range1_all_ones_1_5_fu_3574_p2;
        Range1_all_ones_1_6_reg_9363 <= Range1_all_ones_1_6_fu_3800_p2;
        Range1_all_ones_1_7_reg_9457 <= Range1_all_ones_1_7_fu_4026_p2;
        Range1_all_ones_1_8_reg_9551 <= Range1_all_ones_1_8_fu_4252_p2;
        Range1_all_ones_1_9_reg_9645 <= Range1_all_ones_1_9_fu_4478_p2;
        Range1_all_ones_1_reg_8799 <= Range1_all_ones_1_fu_2444_p2;
        Range1_all_ones_1_s_reg_9739 <= Range1_all_ones_1_s_fu_4704_p2;
        Range1_all_ones_2_reg_8940 <= Range1_all_ones_2_fu_2783_p2;
        Range1_all_ones_3_reg_9034 <= Range1_all_ones_3_fu_3009_p2;
        Range1_all_ones_4_reg_9128 <= Range1_all_ones_4_fu_3235_p2;
        Range1_all_ones_5_reg_9222 <= Range1_all_ones_5_fu_3461_p2;
        Range1_all_ones_6_reg_9316 <= Range1_all_ones_6_fu_3687_p2;
        Range1_all_ones_7_reg_9410 <= Range1_all_ones_7_fu_3913_p2;
        Range1_all_ones_8_reg_9504 <= Range1_all_ones_8_fu_4139_p2;
        Range1_all_ones_9_reg_9598 <= Range1_all_ones_9_fu_4365_p2;
        Range1_all_ones_reg_8752 <= Range1_all_ones_fu_2331_p2;
        Range1_all_ones_s_reg_8846 <= Range1_all_ones_s_fu_2557_p2;
        Range1_all_zeros_10_reg_9699 <= Range1_all_zeros_10_fu_4597_p2;
        Range1_all_zeros_11_reg_9793 <= Range1_all_zeros_11_fu_4823_p2;
        Range1_all_zeros_1_10_reg_9840 <= Range1_all_zeros_1_10_fu_4936_p2;
        Range1_all_zeros_1_1_reg_8900 <= Range1_all_zeros_1_1_fu_2676_p2;
        Range1_all_zeros_1_2_reg_8994 <= Range1_all_zeros_1_2_fu_2902_p2;
        Range1_all_zeros_1_3_reg_9088 <= Range1_all_zeros_1_3_fu_3128_p2;
        Range1_all_zeros_1_4_reg_9182 <= Range1_all_zeros_1_4_fu_3354_p2;
        Range1_all_zeros_1_5_reg_9276 <= Range1_all_zeros_1_5_fu_3580_p2;
        Range1_all_zeros_1_6_reg_9370 <= Range1_all_zeros_1_6_fu_3806_p2;
        Range1_all_zeros_1_7_reg_9464 <= Range1_all_zeros_1_7_fu_4032_p2;
        Range1_all_zeros_1_8_reg_9558 <= Range1_all_zeros_1_8_fu_4258_p2;
        Range1_all_zeros_1_9_reg_9652 <= Range1_all_zeros_1_9_fu_4484_p2;
        Range1_all_zeros_1_reg_8806 <= Range1_all_zeros_1_fu_2450_p2;
        Range1_all_zeros_1_s_reg_9746 <= Range1_all_zeros_1_s_fu_4710_p2;
        Range1_all_zeros_2_reg_8947 <= Range1_all_zeros_2_fu_2789_p2;
        Range1_all_zeros_3_reg_9041 <= Range1_all_zeros_3_fu_3015_p2;
        Range1_all_zeros_4_reg_9135 <= Range1_all_zeros_4_fu_3241_p2;
        Range1_all_zeros_5_reg_9229 <= Range1_all_zeros_5_fu_3467_p2;
        Range1_all_zeros_6_reg_9323 <= Range1_all_zeros_6_fu_3693_p2;
        Range1_all_zeros_7_reg_9417 <= Range1_all_zeros_7_fu_3919_p2;
        Range1_all_zeros_8_reg_9511 <= Range1_all_zeros_8_fu_4145_p2;
        Range1_all_zeros_9_reg_9605 <= Range1_all_zeros_9_fu_4371_p2;
        Range1_all_zeros_reg_8759 <= Range1_all_zeros_fu_2337_p2;
        Range1_all_zeros_s_reg_8853 <= Range1_all_zeros_s_fu_2563_p2;
        Range2_all_ones_10_reg_9687 <= Range2_all_ones_10_fu_4575_p2;
        Range2_all_ones_11_reg_9781 <= Range2_all_ones_11_fu_4801_p2;
        Range2_all_ones_1_10_reg_9828 <= Range2_all_ones_1_10_fu_4914_p2;
        Range2_all_ones_1_1_reg_8888 <= Range2_all_ones_1_1_fu_2654_p2;
        Range2_all_ones_1_2_reg_8982 <= Range2_all_ones_1_2_fu_2880_p2;
        Range2_all_ones_1_3_reg_9076 <= Range2_all_ones_1_3_fu_3106_p2;
        Range2_all_ones_1_4_reg_9170 <= Range2_all_ones_1_4_fu_3332_p2;
        Range2_all_ones_1_5_reg_9264 <= Range2_all_ones_1_5_fu_3558_p2;
        Range2_all_ones_1_6_reg_9358 <= Range2_all_ones_1_6_fu_3784_p2;
        Range2_all_ones_1_7_reg_9452 <= Range2_all_ones_1_7_fu_4010_p2;
        Range2_all_ones_1_8_reg_9546 <= Range2_all_ones_1_8_fu_4236_p2;
        Range2_all_ones_1_9_reg_9640 <= Range2_all_ones_1_9_fu_4462_p2;
        Range2_all_ones_1_reg_8794 <= Range2_all_ones_1_fu_2428_p2;
        Range2_all_ones_1_s_reg_9734 <= Range2_all_ones_1_s_fu_4688_p2;
        Range2_all_ones_2_reg_8935 <= Range2_all_ones_2_fu_2767_p2;
        Range2_all_ones_3_reg_9029 <= Range2_all_ones_3_fu_2993_p2;
        Range2_all_ones_4_reg_9123 <= Range2_all_ones_4_fu_3219_p2;
        Range2_all_ones_5_reg_9217 <= Range2_all_ones_5_fu_3445_p2;
        Range2_all_ones_6_reg_9311 <= Range2_all_ones_6_fu_3671_p2;
        Range2_all_ones_7_reg_9405 <= Range2_all_ones_7_fu_3897_p2;
        Range2_all_ones_8_reg_9499 <= Range2_all_ones_8_fu_4123_p2;
        Range2_all_ones_9_reg_9593 <= Range2_all_ones_9_fu_4349_p2;
        Range2_all_ones_reg_8747 <= Range2_all_ones_fu_2315_p2;
        Range2_all_ones_s_reg_8841 <= Range2_all_ones_s_fu_2541_p2;
        carry_7_10_reg_9774 <= carry_7_10_fu_4785_p2;
        carry_7_1_reg_8834 <= carry_7_1_fu_2525_p2;
        carry_7_2_reg_8928 <= carry_7_2_fu_2751_p2;
        carry_7_3_reg_9022 <= carry_7_3_fu_2977_p2;
        carry_7_4_reg_9116 <= carry_7_4_fu_3203_p2;
        carry_7_5_reg_9210 <= carry_7_5_fu_3429_p2;
        carry_7_6_reg_9304 <= carry_7_6_fu_3655_p2;
        carry_7_7_reg_9398 <= carry_7_7_fu_3881_p2;
        carry_7_8_reg_9492 <= carry_7_8_fu_4107_p2;
        carry_7_9_reg_9586 <= carry_7_9_fu_4333_p2;
        carry_7_reg_8740 <= carry_7_fu_2299_p2;
        carry_7_s_reg_9680 <= carry_7_s_fu_4559_p2;
        carry_9_10_reg_9821 <= carry_9_10_fu_4898_p2;
        carry_9_1_reg_8881 <= carry_9_1_fu_2638_p2;
        carry_9_2_reg_8975 <= carry_9_2_fu_2864_p2;
        carry_9_3_reg_9069 <= carry_9_3_fu_3090_p2;
        carry_9_4_reg_9163 <= carry_9_4_fu_3316_p2;
        carry_9_5_reg_9257 <= carry_9_5_fu_3542_p2;
        carry_9_6_reg_9351 <= carry_9_6_fu_3768_p2;
        carry_9_7_reg_9445 <= carry_9_7_fu_3994_p2;
        carry_9_8_reg_9539 <= carry_9_8_fu_4220_p2;
        carry_9_9_reg_9633 <= carry_9_9_fu_4446_p2;
        carry_9_reg_8787 <= carry_9_fu_2412_p2;
        carry_9_s_reg_9727 <= carry_9_s_fu_4672_p2;
        p_Val2_2_reg_8728 <= p_Val2_2_fu_2279_p2;
        p_Val2_3_reg_8764 <= p_Val2_3_fu_2357_p2;
        p_Val2_50_10_reg_9751 <= p_Val2_50_10_fu_4730_p2;
        p_Val2_50_1_reg_8811 <= p_Val2_50_1_fu_2470_p2;
        p_Val2_50_2_reg_8905 <= p_Val2_50_2_fu_2696_p2;
        p_Val2_50_3_reg_8999 <= p_Val2_50_3_fu_2922_p2;
        p_Val2_50_4_reg_9093 <= p_Val2_50_4_fu_3148_p2;
        p_Val2_50_5_reg_9187 <= p_Val2_50_5_fu_3374_p2;
        p_Val2_50_6_reg_9281 <= p_Val2_50_6_fu_3600_p2;
        p_Val2_50_7_reg_9375 <= p_Val2_50_7_fu_3826_p2;
        p_Val2_50_8_reg_9469 <= p_Val2_50_8_fu_4052_p2;
        p_Val2_50_9_reg_9563 <= p_Val2_50_9_fu_4278_p2;
        p_Val2_50_s_reg_9657 <= p_Val2_50_s_fu_4504_p2;
        p_Val2_52_10_reg_9762 <= p_Val2_52_10_fu_4765_p2;
        p_Val2_52_1_reg_8822 <= p_Val2_52_1_fu_2505_p2;
        p_Val2_52_2_reg_8916 <= p_Val2_52_2_fu_2731_p2;
        p_Val2_52_3_reg_9010 <= p_Val2_52_3_fu_2957_p2;
        p_Val2_52_4_reg_9104 <= p_Val2_52_4_fu_3183_p2;
        p_Val2_52_5_reg_9198 <= p_Val2_52_5_fu_3409_p2;
        p_Val2_52_6_reg_9292 <= p_Val2_52_6_fu_3635_p2;
        p_Val2_52_7_reg_9386 <= p_Val2_52_7_fu_3861_p2;
        p_Val2_52_8_reg_9480 <= p_Val2_52_8_fu_4087_p2;
        p_Val2_52_9_reg_9574 <= p_Val2_52_9_fu_4313_p2;
        p_Val2_52_s_reg_9668 <= p_Val2_52_s_fu_4539_p2;
        p_Val2_55_10_reg_9798 <= p_Val2_55_10_fu_4843_p2;
        p_Val2_55_1_reg_8858 <= p_Val2_55_1_fu_2583_p2;
        p_Val2_55_2_reg_8952 <= p_Val2_55_2_fu_2809_p2;
        p_Val2_55_3_reg_9046 <= p_Val2_55_3_fu_3035_p2;
        p_Val2_55_4_reg_9140 <= p_Val2_55_4_fu_3261_p2;
        p_Val2_55_5_reg_9234 <= p_Val2_55_5_fu_3487_p2;
        p_Val2_55_6_reg_9328 <= p_Val2_55_6_fu_3713_p2;
        p_Val2_55_7_reg_9422 <= p_Val2_55_7_fu_3939_p2;
        p_Val2_55_8_reg_9516 <= p_Val2_55_8_fu_4165_p2;
        p_Val2_55_9_reg_9610 <= p_Val2_55_9_fu_4391_p2;
        p_Val2_55_s_reg_9704 <= p_Val2_55_s_fu_4617_p2;
        p_Val2_57_10_reg_9809 <= p_Val2_57_10_fu_4878_p2;
        p_Val2_57_1_reg_8869 <= p_Val2_57_1_fu_2618_p2;
        p_Val2_57_2_reg_8963 <= p_Val2_57_2_fu_2844_p2;
        p_Val2_57_3_reg_9057 <= p_Val2_57_3_fu_3070_p2;
        p_Val2_57_4_reg_9151 <= p_Val2_57_4_fu_3296_p2;
        p_Val2_57_5_reg_9245 <= p_Val2_57_5_fu_3522_p2;
        p_Val2_57_6_reg_9339 <= p_Val2_57_6_fu_3748_p2;
        p_Val2_57_7_reg_9433 <= p_Val2_57_7_fu_3974_p2;
        p_Val2_57_8_reg_9527 <= p_Val2_57_8_fu_4200_p2;
        p_Val2_57_9_reg_9621 <= p_Val2_57_9_fu_4426_p2;
        p_Val2_57_s_reg_9715 <= p_Val2_57_s_fu_4652_p2;
        p_Val2_5_reg_8775 <= p_Val2_5_fu_2392_p2;
        p_Val2_s_reg_8717 <= p_Val2_s_fu_2244_p2;
        tmp_265_reg_8722 <= p_Val2_s_fu_2244_p2[32'd16];
        tmp_268_reg_8734 <= p_Val2_2_fu_2279_p2[32'd7];
        tmp_270_reg_8769 <= p_Val2_3_fu_2357_p2[32'd16];
        tmp_273_reg_8781 <= p_Val2_5_fu_2392_p2[32'd7];
        tmp_275_reg_8816 <= p_Val2_50_1_fu_2470_p2[32'd16];
        tmp_278_reg_8828 <= p_Val2_52_1_fu_2505_p2[32'd7];
        tmp_280_reg_8863 <= p_Val2_55_1_fu_2583_p2[32'd16];
        tmp_283_reg_8875 <= p_Val2_57_1_fu_2618_p2[32'd7];
        tmp_285_reg_8910 <= p_Val2_50_2_fu_2696_p2[32'd16];
        tmp_288_reg_8922 <= p_Val2_52_2_fu_2731_p2[32'd7];
        tmp_290_reg_8957 <= p_Val2_55_2_fu_2809_p2[32'd16];
        tmp_293_reg_8969 <= p_Val2_57_2_fu_2844_p2[32'd7];
        tmp_295_reg_9004 <= p_Val2_50_3_fu_2922_p2[32'd16];
        tmp_298_reg_9016 <= p_Val2_52_3_fu_2957_p2[32'd7];
        tmp_300_reg_9051 <= p_Val2_55_3_fu_3035_p2[32'd16];
        tmp_303_reg_9063 <= p_Val2_57_3_fu_3070_p2[32'd7];
        tmp_305_reg_9098 <= p_Val2_50_4_fu_3148_p2[32'd16];
        tmp_308_reg_9110 <= p_Val2_52_4_fu_3183_p2[32'd7];
        tmp_310_reg_9145 <= p_Val2_55_4_fu_3261_p2[32'd16];
        tmp_313_reg_9157 <= p_Val2_57_4_fu_3296_p2[32'd7];
        tmp_315_reg_9192 <= p_Val2_50_5_fu_3374_p2[32'd16];
        tmp_318_reg_9204 <= p_Val2_52_5_fu_3409_p2[32'd7];
        tmp_320_reg_9239 <= p_Val2_55_5_fu_3487_p2[32'd16];
        tmp_323_reg_9251 <= p_Val2_57_5_fu_3522_p2[32'd7];
        tmp_325_reg_9286 <= p_Val2_50_6_fu_3600_p2[32'd16];
        tmp_328_reg_9298 <= p_Val2_52_6_fu_3635_p2[32'd7];
        tmp_330_reg_9333 <= p_Val2_55_6_fu_3713_p2[32'd16];
        tmp_333_reg_9345 <= p_Val2_57_6_fu_3748_p2[32'd7];
        tmp_335_reg_9380 <= p_Val2_50_7_fu_3826_p2[32'd16];
        tmp_338_reg_9392 <= p_Val2_52_7_fu_3861_p2[32'd7];
        tmp_340_reg_9427 <= p_Val2_55_7_fu_3939_p2[32'd16];
        tmp_343_reg_9439 <= p_Val2_57_7_fu_3974_p2[32'd7];
        tmp_345_reg_9474 <= p_Val2_50_8_fu_4052_p2[32'd16];
        tmp_348_reg_9486 <= p_Val2_52_8_fu_4087_p2[32'd7];
        tmp_350_reg_9521 <= p_Val2_55_8_fu_4165_p2[32'd16];
        tmp_353_reg_9533 <= p_Val2_57_8_fu_4200_p2[32'd7];
        tmp_355_reg_9568 <= p_Val2_50_9_fu_4278_p2[32'd16];
        tmp_358_reg_9580 <= p_Val2_52_9_fu_4313_p2[32'd7];
        tmp_360_reg_9615 <= p_Val2_55_9_fu_4391_p2[32'd16];
        tmp_363_reg_9627 <= p_Val2_57_9_fu_4426_p2[32'd7];
        tmp_365_reg_9662 <= p_Val2_50_s_fu_4504_p2[32'd16];
        tmp_368_reg_9674 <= p_Val2_52_s_fu_4539_p2[32'd7];
        tmp_370_reg_9709 <= p_Val2_55_s_fu_4617_p2[32'd16];
        tmp_373_reg_9721 <= p_Val2_57_s_fu_4652_p2[32'd7];
        tmp_375_reg_9756 <= p_Val2_50_10_fu_4730_p2[32'd16];
        tmp_378_reg_9768 <= p_Val2_52_10_fu_4765_p2[32'd7];
        tmp_380_reg_9803 <= p_Val2_55_10_fu_4843_p2[32'd16];
        tmp_383_reg_9815 <= p_Val2_57_10_fu_4878_p2[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter9_exitcond_flatten3_reg_10445))) begin
        ShuffleConvs_2_Downs_100_reg_10531 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_101_reg_10537 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_102_reg_10543 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_103_reg_10549 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_104_reg_10555 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_105_reg_10561 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_106_reg_10567 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_95_reg_10501 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_96_reg_10507 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_97_reg_10513 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_98_reg_10519 <= tmp_240_cast_fu_7852_p1;
        ShuffleConvs_2_Downs_99_reg_10525 <= tmp_240_cast_fu_7852_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_47_reg_8213 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_48_reg_8219 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_51_reg_8225 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_52_reg_8231 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_55_reg_8237 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_56_reg_8243 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_59_reg_8249 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_60_reg_8255 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_63_reg_8261 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_64_reg_8267 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_67_reg_8273 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_68_reg_8279 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_71_reg_8285 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_72_reg_8291 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_75_reg_8297 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_76_reg_8303 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_79_reg_8309 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_80_reg_8315 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_83_reg_8321 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_84_reg_8327 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_87_reg_8333 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_88_reg_8339 <= tmp_274_cast_fu_1927_p1;
        ShuffleConvs_2_Downs_91_reg_8345 <= tmp_262_cast_fu_1912_p1;
        ShuffleConvs_2_Downs_92_reg_8351 <= tmp_274_cast_fu_1927_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ShuffleConvs_2_Downs_49_reg_8367 <= ShuffleConvs_2_Downs_11_q0;
        ShuffleConvs_2_Downs_50_reg_8377 <= ShuffleConvs_2_Downs_11_q1;
        ShuffleConvs_2_Downs_53_reg_8397 <= ShuffleConvs_2_Downs_10_q0;
        ShuffleConvs_2_Downs_54_reg_8407 <= ShuffleConvs_2_Downs_10_q1;
        ShuffleConvs_2_Downs_57_reg_8427 <= ShuffleConvs_2_Downs_7_q0;
        ShuffleConvs_2_Downs_58_reg_8437 <= ShuffleConvs_2_Downs_7_q1;
        ShuffleConvs_2_Downs_61_reg_8457 <= ShuffleConvs_2_Downs_6_q0;
        ShuffleConvs_2_Downs_62_reg_8467 <= ShuffleConvs_2_Downs_6_q1;
        ShuffleConvs_2_Downs_65_reg_8487 <= ShuffleConvs_2_Downs_5_q0;
        ShuffleConvs_2_Downs_66_reg_8497 <= ShuffleConvs_2_Downs_5_q1;
        ShuffleConvs_2_Downs_69_reg_8517 <= ShuffleConvs_2_Downs_4_q0;
        ShuffleConvs_2_Downs_70_reg_8527 <= ShuffleConvs_2_Downs_4_q1;
        ShuffleConvs_2_Downs_73_reg_8547 <= ShuffleConvs_2_Downs_3_q0;
        ShuffleConvs_2_Downs_74_reg_8557 <= ShuffleConvs_2_Downs_3_q1;
        ShuffleConvs_2_Downs_77_reg_8577 <= ShuffleConvs_2_Downs_2_q0;
        ShuffleConvs_2_Downs_78_reg_8587 <= ShuffleConvs_2_Downs_2_q1;
        ShuffleConvs_2_Downs_81_reg_8607 <= ShuffleConvs_2_Downs_1_q0;
        ShuffleConvs_2_Downs_82_reg_8617 <= ShuffleConvs_2_Downs_1_q1;
        ShuffleConvs_2_Downs_85_reg_8637 <= ShuffleConvs_2_Downs_q0;
        ShuffleConvs_2_Downs_86_reg_8647 <= ShuffleConvs_2_Downs_q1;
        ShuffleConvs_2_Downs_89_reg_8667 <= ShuffleConvs_2_Downs_9_q0;
        ShuffleConvs_2_Downs_90_reg_8677 <= ShuffleConvs_2_Downs_9_q1;
        ShuffleConvs_2_Downs_93_reg_8697 <= ShuffleConvs_2_Downs_8_q0;
        ShuffleConvs_2_Downs_94_reg_8707 <= ShuffleConvs_2_Downs_8_q1;
        rr_0_V_10_reg_8657 <= grp_MUL_DP_fu_1288_ap_return_0;
        rr_0_V_11_reg_8687 <= grp_MUL_DP_fu_1297_ap_return_0;
        rr_0_V_1_reg_8387 <= grp_MUL_DP_fu_1207_ap_return_0;
        rr_0_V_2_reg_8417 <= grp_MUL_DP_fu_1216_ap_return_0;
        rr_0_V_3_reg_8447 <= grp_MUL_DP_fu_1225_ap_return_0;
        rr_0_V_4_reg_8477 <= grp_MUL_DP_fu_1234_ap_return_0;
        rr_0_V_5_reg_8507 <= grp_MUL_DP_fu_1243_ap_return_0;
        rr_0_V_6_reg_8537 <= grp_MUL_DP_fu_1252_ap_return_0;
        rr_0_V_7_reg_8567 <= grp_MUL_DP_fu_1261_ap_return_0;
        rr_0_V_8_reg_8597 <= grp_MUL_DP_fu_1270_ap_return_0;
        rr_0_V_9_reg_8627 <= grp_MUL_DP_fu_1279_ap_return_0;
        rr_0_V_reg_8357 <= grp_MUL_DP_fu_1198_ap_return_0;
        rr_1_V_10_reg_8662 <= grp_MUL_DP_fu_1288_ap_return_1;
        rr_1_V_11_reg_8692 <= grp_MUL_DP_fu_1297_ap_return_1;
        rr_1_V_1_reg_8392 <= grp_MUL_DP_fu_1207_ap_return_1;
        rr_1_V_2_reg_8422 <= grp_MUL_DP_fu_1216_ap_return_1;
        rr_1_V_3_reg_8452 <= grp_MUL_DP_fu_1225_ap_return_1;
        rr_1_V_4_reg_8482 <= grp_MUL_DP_fu_1234_ap_return_1;
        rr_1_V_5_reg_8512 <= grp_MUL_DP_fu_1243_ap_return_1;
        rr_1_V_6_reg_8542 <= grp_MUL_DP_fu_1252_ap_return_1;
        rr_1_V_7_reg_8572 <= grp_MUL_DP_fu_1261_ap_return_1;
        rr_1_V_8_reg_8602 <= grp_MUL_DP_fu_1270_ap_return_1;
        rr_1_V_9_reg_8632 <= grp_MUL_DP_fu_1279_ap_return_1;
        rr_1_V_reg_8362 <= grp_MUL_DP_fu_1198_ap_return_1;
        tmp_266_reg_8372 <= grp_MUL_DP_fu_1198_ap_return_0[32'd5];
        tmp_271_reg_8382 <= grp_MUL_DP_fu_1198_ap_return_1[32'd5];
        tmp_276_reg_8402 <= grp_MUL_DP_fu_1207_ap_return_0[32'd5];
        tmp_281_reg_8412 <= grp_MUL_DP_fu_1207_ap_return_1[32'd5];
        tmp_286_reg_8432 <= grp_MUL_DP_fu_1216_ap_return_0[32'd5];
        tmp_291_reg_8442 <= grp_MUL_DP_fu_1216_ap_return_1[32'd5];
        tmp_296_reg_8462 <= grp_MUL_DP_fu_1225_ap_return_0[32'd5];
        tmp_301_reg_8472 <= grp_MUL_DP_fu_1225_ap_return_1[32'd5];
        tmp_306_reg_8492 <= grp_MUL_DP_fu_1234_ap_return_0[32'd5];
        tmp_311_reg_8502 <= grp_MUL_DP_fu_1234_ap_return_1[32'd5];
        tmp_316_reg_8522 <= grp_MUL_DP_fu_1243_ap_return_0[32'd5];
        tmp_321_reg_8532 <= grp_MUL_DP_fu_1243_ap_return_1[32'd5];
        tmp_326_reg_8552 <= grp_MUL_DP_fu_1252_ap_return_0[32'd5];
        tmp_331_reg_8562 <= grp_MUL_DP_fu_1252_ap_return_1[32'd5];
        tmp_336_reg_8582 <= grp_MUL_DP_fu_1261_ap_return_0[32'd5];
        tmp_341_reg_8592 <= grp_MUL_DP_fu_1261_ap_return_1[32'd5];
        tmp_346_reg_8612 <= grp_MUL_DP_fu_1270_ap_return_0[32'd5];
        tmp_351_reg_8622 <= grp_MUL_DP_fu_1270_ap_return_1[32'd5];
        tmp_356_reg_8642 <= grp_MUL_DP_fu_1279_ap_return_0[32'd5];
        tmp_361_reg_8652 <= grp_MUL_DP_fu_1279_ap_return_1[32'd5];
        tmp_366_reg_8672 <= grp_MUL_DP_fu_1288_ap_return_0[32'd5];
        tmp_371_reg_8682 <= grp_MUL_DP_fu_1288_ap_return_1[32'd5];
        tmp_376_reg_8702 <= grp_MUL_DP_fu_1297_ap_return_0[32'd5];
        tmp_381_reg_8712 <= grp_MUL_DP_fu_1297_ap_return_1[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 <= exitcond_flatten1_reg_7913;
        exitcond_flatten1_reg_7913 <= exitcond_flatten1_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp0_iter2_co_cast_mid2_v_reg_7935 <= co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter2_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter1_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter2_h_cast_mid2_reg_7949 <= h_cast_mid2_reg_7949;
        ap_reg_pp0_iter2_w_mid2_reg_7943 <= w_mid2_reg_7943;
        ap_reg_pp0_iter3_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter2_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter3_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter2_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter3_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter2_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter3_w_mid2_reg_7943 <= ap_reg_pp0_iter2_w_mid2_reg_7943;
        ap_reg_pp0_iter4_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter3_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter4_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter3_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter4_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter3_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter4_w_mid2_reg_7943 <= ap_reg_pp0_iter3_w_mid2_reg_7943;
        ap_reg_pp0_iter5_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter4_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter5_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter4_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter5_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter4_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter5_w_mid2_reg_7943 <= ap_reg_pp0_iter4_w_mid2_reg_7943;
        ap_reg_pp0_iter6_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter5_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter6_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter5_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter6_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter5_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter6_w_mid2_reg_7943 <= ap_reg_pp0_iter5_w_mid2_reg_7943;
        ap_reg_pp0_iter7_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter6_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter7_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter6_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter7_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter6_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter7_w_mid2_reg_7943 <= ap_reg_pp0_iter6_w_mid2_reg_7943;
        ap_reg_pp0_iter8_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter7_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter8_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter7_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter8_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter7_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter8_w_mid2_reg_7943 <= ap_reg_pp0_iter7_w_mid2_reg_7943;
        ap_reg_pp0_iter9_co_cast_mid2_v_reg_7935 <= ap_reg_pp0_iter8_co_cast_mid2_v_reg_7935;
        ap_reg_pp0_iter9_exitcond_flatten1_reg_7913 <= ap_reg_pp0_iter8_exitcond_flatten1_reg_7913;
        ap_reg_pp0_iter9_h_cast_mid2_reg_7949 <= ap_reg_pp0_iter8_h_cast_mid2_reg_7949;
        ap_reg_pp0_iter9_w_mid2_reg_7943 <= ap_reg_pp0_iter8_w_mid2_reg_7943;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp1_iter1_exitcond_flatten3_reg_10445 <= exitcond_flatten3_reg_10445;
        exitcond_flatten3_reg_10445 <= exitcond_flatten3_fu_7654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp1_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp1_iter2_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter1_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter3_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter2_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter3_tmp_229_reg_10491 <= tmp_229_reg_10491;
        ap_reg_pp1_iter4_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter3_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter4_tmp_229_reg_10491 <= ap_reg_pp1_iter3_tmp_229_reg_10491;
        ap_reg_pp1_iter5_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter4_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter5_tmp_229_reg_10491 <= ap_reg_pp1_iter4_tmp_229_reg_10491;
        ap_reg_pp1_iter6_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter5_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter6_tmp_229_reg_10491 <= ap_reg_pp1_iter5_tmp_229_reg_10491;
        ap_reg_pp1_iter7_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter6_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter7_tmp_229_reg_10491 <= ap_reg_pp1_iter6_tmp_229_reg_10491;
        ap_reg_pp1_iter8_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter7_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter8_tmp_229_reg_10491 <= ap_reg_pp1_iter7_tmp_229_reg_10491;
        ap_reg_pp1_iter9_exitcond_flatten3_reg_10445 <= ap_reg_pp1_iter8_exitcond_flatten3_reg_10445;
        ap_reg_pp1_iter9_tmp_229_reg_10491 <= ap_reg_pp1_iter8_tmp_229_reg_10491;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten3_fu_7654_p2))) begin
        arrayNo_cast1_mid2_v_1_reg_10461 <= arrayNo_cast1_mid2_v_1_fu_7678_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        brmerge40_demorgan_i_10_reg_10130 <= brmerge40_demorgan_i_10_fu_5910_p2;
        brmerge40_demorgan_i_11_reg_10155 <= brmerge40_demorgan_i_11_fu_5993_p2;
        brmerge40_demorgan_i_12_reg_10180 <= brmerge40_demorgan_i_12_fu_6076_p2;
        brmerge40_demorgan_i_13_reg_10205 <= brmerge40_demorgan_i_13_fu_6159_p2;
        brmerge40_demorgan_i_14_reg_10230 <= brmerge40_demorgan_i_14_fu_6242_p2;
        brmerge40_demorgan_i_15_reg_10255 <= brmerge40_demorgan_i_15_fu_6325_p2;
        brmerge40_demorgan_i_16_reg_10280 <= brmerge40_demorgan_i_16_fu_6408_p2;
        brmerge40_demorgan_i_17_reg_10305 <= brmerge40_demorgan_i_17_fu_6491_p2;
        brmerge40_demorgan_i_18_reg_10330 <= brmerge40_demorgan_i_18_fu_6574_p2;
        brmerge40_demorgan_i_19_reg_10355 <= brmerge40_demorgan_i_19_fu_6657_p2;
        brmerge40_demorgan_i_1_reg_9880 <= brmerge40_demorgan_i_1_fu_5080_p2;
        brmerge40_demorgan_i_20_reg_10380 <= brmerge40_demorgan_i_20_fu_6740_p2;
        brmerge40_demorgan_i_21_reg_10405 <= brmerge40_demorgan_i_21_fu_6823_p2;
        brmerge40_demorgan_i_22_reg_10430 <= brmerge40_demorgan_i_22_fu_6906_p2;
        brmerge40_demorgan_i_23_reg_10105 <= brmerge40_demorgan_i_23_fu_5827_p2;
        brmerge40_demorgan_i_2_reg_9905 <= brmerge40_demorgan_i_2_fu_5163_p2;
        brmerge40_demorgan_i_3_reg_9930 <= brmerge40_demorgan_i_3_fu_5246_p2;
        brmerge40_demorgan_i_4_reg_9955 <= brmerge40_demorgan_i_4_fu_5329_p2;
        brmerge40_demorgan_i_5_reg_9980 <= brmerge40_demorgan_i_5_fu_5412_p2;
        brmerge40_demorgan_i_6_reg_10005 <= brmerge40_demorgan_i_6_fu_5495_p2;
        brmerge40_demorgan_i_7_reg_10030 <= brmerge40_demorgan_i_7_fu_5578_p2;
        brmerge40_demorgan_i_8_reg_10055 <= brmerge40_demorgan_i_8_fu_5661_p2;
        brmerge40_demorgan_i_9_reg_10080 <= brmerge40_demorgan_i_9_fu_5744_p2;
        brmerge40_demorgan_i_reg_9855 <= brmerge40_demorgan_i_fu_4997_p2;
        brmerge_i_i_i1_10_reg_10440 <= brmerge_i_i_i1_10_fu_6928_p2;
        brmerge_i_i_i1_1_reg_9940 <= brmerge_i_i_i1_1_fu_5268_p2;
        brmerge_i_i_i1_2_reg_9990 <= brmerge_i_i_i1_2_fu_5434_p2;
        brmerge_i_i_i1_3_reg_10040 <= brmerge_i_i_i1_3_fu_5600_p2;
        brmerge_i_i_i1_4_reg_10090 <= brmerge_i_i_i1_4_fu_5766_p2;
        brmerge_i_i_i1_5_reg_10140 <= brmerge_i_i_i1_5_fu_5932_p2;
        brmerge_i_i_i1_6_reg_10190 <= brmerge_i_i_i1_6_fu_6098_p2;
        brmerge_i_i_i1_7_reg_10240 <= brmerge_i_i_i1_7_fu_6264_p2;
        brmerge_i_i_i1_8_reg_10290 <= brmerge_i_i_i1_8_fu_6430_p2;
        brmerge_i_i_i1_9_reg_10340 <= brmerge_i_i_i1_9_fu_6596_p2;
        brmerge_i_i_i1_reg_9890 <= brmerge_i_i_i1_fu_5102_p2;
        brmerge_i_i_i1_s_reg_10390 <= brmerge_i_i_i1_s_fu_6762_p2;
        brmerge_i_i_i_10_reg_10415 <= brmerge_i_i_i_10_fu_6845_p2;
        brmerge_i_i_i_1_reg_9915 <= brmerge_i_i_i_1_fu_5185_p2;
        brmerge_i_i_i_2_reg_9965 <= brmerge_i_i_i_2_fu_5351_p2;
        brmerge_i_i_i_3_reg_10015 <= brmerge_i_i_i_3_fu_5517_p2;
        brmerge_i_i_i_4_reg_10065 <= brmerge_i_i_i_4_fu_5683_p2;
        brmerge_i_i_i_5_reg_10115 <= brmerge_i_i_i_5_fu_5849_p2;
        brmerge_i_i_i_6_reg_10165 <= brmerge_i_i_i_6_fu_6015_p2;
        brmerge_i_i_i_7_reg_10215 <= brmerge_i_i_i_7_fu_6181_p2;
        brmerge_i_i_i_8_reg_10265 <= brmerge_i_i_i_8_fu_6347_p2;
        brmerge_i_i_i_9_reg_10315 <= brmerge_i_i_i_9_fu_6513_p2;
        brmerge_i_i_i_reg_9865 <= brmerge_i_i_i_fu_5019_p2;
        brmerge_i_i_i_s_reg_10365 <= brmerge_i_i_i_s_fu_6679_p2;
        p_38_i_i1_10_reg_10395 <= p_38_i_i1_10_fu_6797_p2;
        p_38_i_i1_1_reg_9895 <= p_38_i_i1_1_fu_5137_p2;
        p_38_i_i1_2_reg_9945 <= p_38_i_i1_2_fu_5303_p2;
        p_38_i_i1_3_reg_9995 <= p_38_i_i1_3_fu_5469_p2;
        p_38_i_i1_4_reg_10045 <= p_38_i_i1_4_fu_5635_p2;
        p_38_i_i1_5_reg_10095 <= p_38_i_i1_5_fu_5801_p2;
        p_38_i_i1_6_reg_10145 <= p_38_i_i1_6_fu_5967_p2;
        p_38_i_i1_7_reg_10195 <= p_38_i_i1_7_fu_6133_p2;
        p_38_i_i1_8_reg_10245 <= p_38_i_i1_8_fu_6299_p2;
        p_38_i_i1_9_reg_10295 <= p_38_i_i1_9_fu_6465_p2;
        p_38_i_i1_reg_9845 <= p_38_i_i1_fu_4971_p2;
        p_38_i_i1_s_reg_10345 <= p_38_i_i1_s_fu_6631_p2;
        p_38_i_i_10_reg_10420 <= p_38_i_i_10_fu_6880_p2;
        p_38_i_i_1_reg_9920 <= p_38_i_i_1_fu_5220_p2;
        p_38_i_i_2_reg_9970 <= p_38_i_i_2_fu_5386_p2;
        p_38_i_i_3_reg_10020 <= p_38_i_i_3_fu_5552_p2;
        p_38_i_i_4_reg_10070 <= p_38_i_i_4_fu_5718_p2;
        p_38_i_i_5_reg_10120 <= p_38_i_i_5_fu_5884_p2;
        p_38_i_i_6_reg_10170 <= p_38_i_i_6_fu_6050_p2;
        p_38_i_i_7_reg_10220 <= p_38_i_i_7_fu_6216_p2;
        p_38_i_i_8_reg_10270 <= p_38_i_i_8_fu_6382_p2;
        p_38_i_i_9_reg_10320 <= p_38_i_i_9_fu_6548_p2;
        p_38_i_i_reg_9870 <= p_38_i_i_fu_5054_p2;
        p_38_i_i_s_reg_10370 <= p_38_i_i_s_fu_6714_p2;
        tmp_159_10_reg_10400 <= tmp_159_10_fu_6812_p2;
        tmp_159_1_reg_9900 <= tmp_159_1_fu_5152_p2;
        tmp_159_2_reg_9950 <= tmp_159_2_fu_5318_p2;
        tmp_159_3_reg_10000 <= tmp_159_3_fu_5484_p2;
        tmp_159_4_reg_10050 <= tmp_159_4_fu_5650_p2;
        tmp_159_5_reg_10100 <= tmp_159_5_fu_5816_p2;
        tmp_159_6_reg_10150 <= tmp_159_6_fu_5982_p2;
        tmp_159_7_reg_10200 <= tmp_159_7_fu_6148_p2;
        tmp_159_8_reg_10250 <= tmp_159_8_fu_6314_p2;
        tmp_159_9_reg_10300 <= tmp_159_9_fu_6480_p2;
        tmp_159_s_reg_10350 <= tmp_159_s_fu_6646_p2;
        tmp_174_10_reg_10425 <= tmp_174_10_fu_6895_p2;
        tmp_174_1_reg_9925 <= tmp_174_1_fu_5235_p2;
        tmp_174_2_reg_9975 <= tmp_174_2_fu_5401_p2;
        tmp_174_3_reg_10025 <= tmp_174_3_fu_5567_p2;
        tmp_174_4_reg_10075 <= tmp_174_4_fu_5733_p2;
        tmp_174_5_reg_10125 <= tmp_174_5_fu_5899_p2;
        tmp_174_6_reg_10175 <= tmp_174_6_fu_6065_p2;
        tmp_174_7_reg_10225 <= tmp_174_7_fu_6231_p2;
        tmp_174_8_reg_10275 <= tmp_174_8_fu_6397_p2;
        tmp_174_9_reg_10325 <= tmp_174_9_fu_6563_p2;
        tmp_174_s_reg_10375 <= tmp_174_s_fu_6729_p2;
        tmp_89_reg_9850 <= tmp_89_fu_4986_p2;
        tmp_95_reg_9875 <= tmp_95_fu_5069_p2;
        underflow_10_reg_10360 <= underflow_10_fu_6674_p2;
        underflow_11_reg_10410 <= underflow_11_fu_6840_p2;
        underflow_1_reg_9910 <= underflow_1_fu_5180_p2;
        underflow_2_reg_9960 <= underflow_2_fu_5346_p2;
        underflow_3_reg_10010 <= underflow_3_fu_5512_p2;
        underflow_4_reg_10060 <= underflow_4_fu_5678_p2;
        underflow_5_reg_10110 <= underflow_5_fu_5844_p2;
        underflow_6_reg_10160 <= underflow_6_fu_6010_p2;
        underflow_7_reg_10210 <= underflow_7_fu_6176_p2;
        underflow_8_10_reg_10435 <= underflow_8_10_fu_6923_p2;
        underflow_8_1_reg_9935 <= underflow_8_1_fu_5263_p2;
        underflow_8_2_reg_9985 <= underflow_8_2_fu_5429_p2;
        underflow_8_3_reg_10035 <= underflow_8_3_fu_5595_p2;
        underflow_8_4_reg_10085 <= underflow_8_4_fu_5761_p2;
        underflow_8_5_reg_10135 <= underflow_8_5_fu_5927_p2;
        underflow_8_6_reg_10185 <= underflow_8_6_fu_6093_p2;
        underflow_8_7_reg_10235 <= underflow_8_7_fu_6259_p2;
        underflow_8_8_reg_10285 <= underflow_8_8_fu_6425_p2;
        underflow_8_9_reg_10335 <= underflow_8_9_fu_6591_p2;
        underflow_8_reg_9885 <= underflow_8_fu_5097_p2;
        underflow_8_s_reg_10385 <= underflow_8_s_fu_6757_p2;
        underflow_9_reg_10310 <= underflow_9_fu_6508_p2;
        underflow_reg_9860 <= underflow_fu_5014_p2;
        underflow_s_reg_10260 <= underflow_s_fu_6342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ci_1_reg_8029 <= ci_1_fu_1646_p2;
        ci_cast_cast_reg_8015[6 : 0] <= ci_cast_cast_fu_1561_p1[6 : 0];
        input_V_addr_reg_8021 <= tmp_248_cast_fu_1635_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (1'd0 == exitcond8_fu_1658_p2))) begin
        co_9_s_reg_8067 <= co_9_s_fu_1870_p2;
        indvars_iv_next1_reg_8072 <= indvars_iv_next1_fu_1876_p2;
        tmp_245_reg_8047 <= tmp_245_fu_1710_p2;
        tmp_252_reg_8052 <= tmp_252_fu_1776_p2;
        tmp_256_reg_8057 <= tmp_256_fu_1807_p2;
        tmp_264_reg_8062 <= tmp_264_fu_1865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten1_reg_7913 == 1'd0))) begin
        co_cast_mid2_v_reg_7935 <= co_cast_mid2_v_fu_1351_p3;
        h_cast_mid2_reg_7949 <= h_cast_mid2_fu_1400_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten3_fu_7654_p2))) begin
        exitcond_flatten2_reg_10454 <= exitcond_flatten2_fu_7672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten1_fu_1306_p2 == 1'd0))) begin
        exitcond_flatten_reg_7922 <= exitcond_flatten_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        h1_cast_cast1_reg_7979[3 : 0] <= h1_cast_cast1_fu_1527_p1[3 : 0];
        h1_cast_cast_reg_7984[3 : 0] <= h1_cast_cast_fu_1531_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        h5_cast_mid2_reg_10485 <= h5_cast_mid2_fu_7767_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        indvars_iv_next_reg_8042 <= indvars_iv_next_fu_1664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        input_V_load_reg_8087 <= input_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter8_exitcond_flatten1_reg_7913 == 1'd0))) begin
        tmp_210_reg_7960 <= {{mul_fu_1416_p2[15:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter9_exitcond_flatten1_reg_7913 == 1'd0))) begin
        tmp_216_reg_7966 <= tmp_216_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten3_reg_10445))) begin
        tmp_218_reg_10473 <= {{mul1_fu_7715_p2[15:11]}};
        w6_mid2_reg_10479 <= w6_mid2_fu_7759_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten3_reg_10445))) begin
        tmp_229_reg_10491 <= tmp_229_fu_7841_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        w2_cast_cast1_reg_7995[3 : 0] <= w2_cast_cast1_fu_1541_p1[3 : 0];
        w2_cast_cast_reg_8002[3 : 0] <= w2_cast_cast_fu_1545_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten1_reg_7913 == 1'd0))) begin
        w_mid2_reg_7943 <= w_mid2_fu_1392_p3;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_10_address0 = ShuffleConvs_2_Downs_106_reg_10567;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_10_address0 = ShuffleConvs_2_Downs_52_reg_8231;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_10_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_10_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_10_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_10_address1 = ShuffleConvs_2_Downs_51_reg_8225;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_10_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_10_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_10_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_10_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_10_d0 = this_assign_26_1_1_fu_7045_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_10_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd1)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd1)))) begin
        ShuffleConvs_2_Downs_10_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_10_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_11_address0 = ShuffleConvs_2_Downs_102_reg_10543;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_11_address0 = ShuffleConvs_2_Downs_48_reg_8219;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_11_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_11_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_11_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_11_address1 = ShuffleConvs_2_Downs_47_reg_8213;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_11_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_11_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_11_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_11_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_11_d0 = this_assign_26_1_fu_6985_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_11_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd0)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd0)))) begin
        ShuffleConvs_2_Downs_11_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_11_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_1_address0 = ShuffleConvs_2_Downs_100_reg_10531;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_1_address0 = ShuffleConvs_2_Downs_80_reg_8315;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_1_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_1_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_1_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_1_address1 = ShuffleConvs_2_Downs_79_reg_8309;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_1_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_1_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_1_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_1_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_1_d0 = this_assign_26_1_8_fu_7465_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_1_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd8)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd8)))) begin
        ShuffleConvs_2_Downs_1_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_1_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_2_address0 = ShuffleConvs_2_Downs_96_reg_10507;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_2_address0 = ShuffleConvs_2_Downs_76_reg_8303;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_2_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_2_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_2_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_2_address1 = ShuffleConvs_2_Downs_75_reg_8297;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_2_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_2_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_2_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_2_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_2_d0 = this_assign_26_1_7_fu_7405_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_2_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd7)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd7)))) begin
        ShuffleConvs_2_Downs_2_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_2_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_3_address0 = ShuffleConvs_2_Downs_97_reg_10513;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_3_address0 = ShuffleConvs_2_Downs_72_reg_8291;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_3_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_3_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_3_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_3_address1 = ShuffleConvs_2_Downs_71_reg_8285;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_3_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_3_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_3_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_3_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_3_d0 = this_assign_26_1_6_fu_7345_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_3_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd6)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd6)))) begin
        ShuffleConvs_2_Downs_3_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_3_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_4_address0 = ShuffleConvs_2_Downs_95_reg_10501;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_4_address0 = ShuffleConvs_2_Downs_68_reg_8279;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_4_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_4_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_4_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_4_address1 = ShuffleConvs_2_Downs_67_reg_8273;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_4_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_4_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_4_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_4_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_4_d0 = this_assign_26_1_5_fu_7285_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_4_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd5)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd5)))) begin
        ShuffleConvs_2_Downs_4_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_4_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_5_address0 = ShuffleConvs_2_Downs_105_reg_10561;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_5_address0 = ShuffleConvs_2_Downs_64_reg_8267;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_5_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_5_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_5_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_5_address1 = ShuffleConvs_2_Downs_63_reg_8261;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_5_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_5_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_5_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_5_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_5_d0 = this_assign_26_1_4_fu_7225_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_5_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd4)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd4)))) begin
        ShuffleConvs_2_Downs_5_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_5_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_6_address0 = ShuffleConvs_2_Downs_101_reg_10537;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_6_address0 = ShuffleConvs_2_Downs_60_reg_8255;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_6_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_6_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_6_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_6_address1 = ShuffleConvs_2_Downs_59_reg_8249;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_6_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_6_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_6_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_6_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_6_d0 = this_assign_26_1_3_fu_7165_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_6_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd3)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd3)))) begin
        ShuffleConvs_2_Downs_6_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_6_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_7_address0 = ShuffleConvs_2_Downs_99_reg_10525;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_7_address0 = ShuffleConvs_2_Downs_56_reg_8243;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_7_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_7_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_7_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_7_address1 = ShuffleConvs_2_Downs_55_reg_8237;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_7_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_7_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_7_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_7_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_7_d0 = this_assign_26_1_2_fu_7105_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_7_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd2)))) begin
        ShuffleConvs_2_Downs_7_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_7_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_8_address0 = ShuffleConvs_2_Downs_104_reg_10555;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_8_address0 = ShuffleConvs_2_Downs_92_reg_8351;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_8_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_8_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_8_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_8_address1 = ShuffleConvs_2_Downs_91_reg_8345;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_8_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_8_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_8_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_8_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_8_d0 = this_assign_26_1_10_fu_7645_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_8_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & ~(tmp_fu_1508_p1 == 5'd0) & ~(tmp_fu_1508_p1 == 5'd1) & ~(tmp_fu_1508_p1 == 5'd2) & ~(tmp_fu_1508_p1 == 5'd3) & ~(tmp_fu_1508_p1 == 5'd4) & ~(tmp_fu_1508_p1 == 5'd5) & ~(tmp_fu_1508_p1 == 5'd6) & ~(tmp_fu_1508_p1 == 5'd7) & ~(tmp_fu_1508_p1 == 5'd8) & ~(tmp_fu_1508_p1 == 5'd9) & ~(tmp_fu_1508_p1 == 5'd10)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & ~(tmp_217_fu_7871_p1 == 5'd0) & ~(tmp_217_fu_7871_p1 == 5'd1) & ~(tmp_217_fu_7871_p1 == 5'd2) & ~(tmp_217_fu_7871_p1 == 5'd3) & ~(tmp_217_fu_7871_p1 == 5'd4) & ~(tmp_217_fu_7871_p1 == 5'd5) & ~(tmp_217_fu_7871_p1 == 5'd6) & ~(tmp_217_fu_7871_p1 == 5'd7) & ~(tmp_217_fu_7871_p1 == 5'd8) & ~(tmp_217_fu_7871_p1 == 5'd9) & ~(5'd10 == tmp_217_fu_7871_p1)))) begin
        ShuffleConvs_2_Downs_8_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_8_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_9_address0 = ShuffleConvs_2_Downs_98_reg_10519;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_9_address0 = ShuffleConvs_2_Downs_88_reg_8339;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_9_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_9_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_9_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_9_address1 = ShuffleConvs_2_Downs_87_reg_8333;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_9_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_9_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_9_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_9_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_9_d0 = this_assign_26_1_s_fu_7585_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_9_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd10)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (5'd10 == tmp_217_fu_7871_p1)))) begin
        ShuffleConvs_2_Downs_9_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_9_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_address0 = ShuffleConvs_2_Downs_103_reg_10549;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_address0 = ShuffleConvs_2_Downs_84_reg_8327;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_address0 = tmp_262_cast_fu_1912_p1;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_address0 = tmp_229_cast_fu_1512_p1;
    end else begin
        ShuffleConvs_2_Downs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10))) begin
        ShuffleConvs_2_Downs_address1 = tmp_240_cast_fu_7852_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_address1 = ShuffleConvs_2_Downs_83_reg_8321;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ShuffleConvs_2_Downs_address1 = tmp_274_cast_fu_1927_p1;
    end else begin
        ShuffleConvs_2_Downs_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11)))) begin
        ShuffleConvs_2_Downs_ce0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state26) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter10)))) begin
        ShuffleConvs_2_Downs_ce1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11))) begin
        ShuffleConvs_2_Downs_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_d0 = this_assign_26_1_9_fu_7525_p3;
    end else if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ShuffleConvs_2_Downs_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_2_Downs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (tmp_fu_1508_p1 == 5'd9)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (1'd1 == tmp_230_fu_7905_p3) & (tmp_217_fu_7871_p1 == 5'd9)))) begin
        ShuffleConvs_2_Downs_we0 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ShuffleConvs_2_Downs_we1 = 1'b1;
    end else begin
        ShuffleConvs_2_Downs_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_1306_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_flatten3_fu_7654_p2)) begin
        ap_condition_pp1_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state39))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter11))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1) & (1'b0 == ap_enable_reg_pp1_iter2) & (1'b0 == ap_enable_reg_pp1_iter3) & (1'b0 == ap_enable_reg_pp1_iter4) & (1'b0 == ap_enable_reg_pp1_iter5) & (1'b0 == ap_enable_reg_pp1_iter6) & (1'b0 == ap_enable_reg_pp1_iter7) & (1'b0 == ap_enable_reg_pp1_iter8) & (1'b0 == ap_enable_reg_pp1_iter9) & (1'b0 == ap_enable_reg_pp1_iter10) & (1'b0 == ap_enable_reg_pp1_iter11))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        bias_V_ce0 = 1'b1;
    end else begin
        bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        co4_phi_fu_1156_p4 = arrayNo_cast1_mid2_v_1_reg_10461;
    end else begin
        co4_phi_fu_1156_p4 = co4_reg_1152;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        co_phi_fu_1030_p4 = co_cast_mid2_v_reg_7935;
    end else begin
        co_phi_fu_1030_p4 = co_reg_1026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1198_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1198_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1207_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1207_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1216_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1216_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1225_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1225_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1234_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1234_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1243_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1243_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1252_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1261_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1270_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1279_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1288_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1288_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_MUL_DP_fu_1297_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1297_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        h5_phi_fu_1178_p4 = h5_cast_mid2_reg_10485;
    end else begin
        h5_phi_fu_1178_p4 = h5_reg_1174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        h_phi_fu_1053_p4 = h_cast_mid2_reg_7949;
    end else begin
        h_phi_fu_1053_p4 = h_reg_1049;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten3_reg_10445) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        w6_phi_fu_1190_p4 = w_9_fu_7847_p2;
    end else begin
        w6_phi_fu_1190_p4 = w6_reg_1186;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_7913 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        w_phi_fu_1065_p4 = w_7_fu_1408_p2;
    end else begin
        w_phi_fu_1065_p4 = w_reg_1061;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_0_V_ce0 = 1'b1;
    end else begin
        weight_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_0_V_ce1 = 1'b1;
    end else begin
        weight_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_10_V_ce0 = 1'b1;
    end else begin
        weight_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_10_V_ce1 = 1'b1;
    end else begin
        weight_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_11_V_ce0 = 1'b1;
    end else begin
        weight_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_11_V_ce1 = 1'b1;
    end else begin
        weight_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_1_V_ce0 = 1'b1;
    end else begin
        weight_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_1_V_ce1 = 1'b1;
    end else begin
        weight_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_2_V_ce0 = 1'b1;
    end else begin
        weight_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_2_V_ce1 = 1'b1;
    end else begin
        weight_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_3_V_ce0 = 1'b1;
    end else begin
        weight_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_3_V_ce1 = 1'b1;
    end else begin
        weight_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_4_V_ce0 = 1'b1;
    end else begin
        weight_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_4_V_ce1 = 1'b1;
    end else begin
        weight_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_5_V_ce0 = 1'b1;
    end else begin
        weight_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_5_V_ce1 = 1'b1;
    end else begin
        weight_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_6_V_ce0 = 1'b1;
    end else begin
        weight_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_6_V_ce1 = 1'b1;
    end else begin
        weight_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_7_V_ce0 = 1'b1;
    end else begin
        weight_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_7_V_ce1 = 1'b1;
    end else begin
        weight_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_8_V_ce0 = 1'b1;
    end else begin
        weight_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_8_V_ce1 = 1'b1;
    end else begin
        weight_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_9_V_ce0 = 1'b1;
    end else begin
        weight_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        weight_9_V_ce1 = 1'b1;
    end else begin
        weight_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (ap_enable_reg_pp0_iter10 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten1_fu_1306_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11) & (ap_enable_reg_pp0_iter10 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten1_fu_1306_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (exitcond1_fu_1535_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond4_fu_1549_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'd1 == exitcond7_fu_1640_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (1'd1 == exitcond8_fu_1658_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (ap_enable_reg_pp1_iter10 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten3_fu_7654_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter11) & (ap_enable_reg_pp1_iter10 == 1'b0)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten3_fu_7654_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_10_fu_4591_p2 = ((p_Result_83_s_fu_4581_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_11_fu_4817_p2 = ((p_Result_83_10_fu_4807_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_10_fu_4930_p2 = ((p_Result_85_10_fu_4920_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_1_fu_2670_p2 = ((p_Result_85_1_fu_2660_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_2_fu_2896_p2 = ((p_Result_85_2_fu_2886_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_3_fu_3122_p2 = ((p_Result_85_3_fu_3112_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_4_fu_3348_p2 = ((p_Result_85_4_fu_3338_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_5_fu_3574_p2 = ((p_Result_85_5_fu_3564_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_6_fu_3800_p2 = ((p_Result_85_6_fu_3790_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_7_fu_4026_p2 = ((p_Result_85_7_fu_4016_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_8_fu_4252_p2 = ((p_Result_85_8_fu_4242_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_9_fu_4478_p2 = ((p_Result_85_9_fu_4468_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_fu_2444_p2 = ((p_Result_3_fu_2434_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_s_fu_4704_p2 = ((p_Result_85_s_fu_4694_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2783_p2 = ((p_Result_83_2_fu_2773_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_3009_p2 = ((p_Result_83_3_fu_2999_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_3235_p2 = ((p_Result_83_4_fu_3225_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_3461_p2 = ((p_Result_83_5_fu_3451_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_3687_p2 = ((p_Result_83_6_fu_3677_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_3913_p2 = ((p_Result_83_7_fu_3903_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_8_fu_4139_p2 = ((p_Result_83_8_fu_4129_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_9_fu_4365_p2 = ((p_Result_83_9_fu_4355_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_2331_p2 = ((p_Result_1_fu_2321_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_s_fu_2557_p2 = ((p_Result_83_1_fu_2547_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_10_fu_4597_p2 = ((p_Result_83_s_fu_4581_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_11_fu_4823_p2 = ((p_Result_83_10_fu_4807_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_10_fu_4936_p2 = ((p_Result_85_10_fu_4920_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_1_fu_2676_p2 = ((p_Result_85_1_fu_2660_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_2_fu_2902_p2 = ((p_Result_85_2_fu_2886_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_3_fu_3128_p2 = ((p_Result_85_3_fu_3112_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_4_fu_3354_p2 = ((p_Result_85_4_fu_3338_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_5_fu_3580_p2 = ((p_Result_85_5_fu_3564_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_6_fu_3806_p2 = ((p_Result_85_6_fu_3790_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_7_fu_4032_p2 = ((p_Result_85_7_fu_4016_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_8_fu_4258_p2 = ((p_Result_85_8_fu_4242_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_9_fu_4484_p2 = ((p_Result_85_9_fu_4468_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2450_p2 = ((p_Result_3_fu_2434_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_s_fu_4710_p2 = ((p_Result_85_s_fu_4694_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2789_p2 = ((p_Result_83_2_fu_2773_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_3015_p2 = ((p_Result_83_3_fu_2999_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_3241_p2 = ((p_Result_83_4_fu_3225_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_3467_p2 = ((p_Result_83_5_fu_3451_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_3693_p2 = ((p_Result_83_6_fu_3677_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_7_fu_3919_p2 = ((p_Result_83_7_fu_3903_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_8_fu_4145_p2 = ((p_Result_83_8_fu_4129_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_9_fu_4371_p2 = ((p_Result_83_9_fu_4355_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2337_p2 = ((p_Result_1_fu_2321_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_s_fu_2563_p2 = ((p_Result_83_1_fu_2547_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_10_fu_4575_p2 = ((p_Result_82_s_fu_4565_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_11_fu_4801_p2 = ((p_Result_82_10_fu_4791_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_10_fu_4914_p2 = ((p_Result_84_10_fu_4904_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_1_fu_2654_p2 = ((p_Result_84_1_fu_2644_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_2_fu_2880_p2 = ((p_Result_84_2_fu_2870_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_3_fu_3106_p2 = ((p_Result_84_3_fu_3096_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_4_fu_3332_p2 = ((p_Result_84_4_fu_3322_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_5_fu_3558_p2 = ((p_Result_84_5_fu_3548_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_6_fu_3784_p2 = ((p_Result_84_6_fu_3774_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_7_fu_4010_p2 = ((p_Result_84_7_fu_4000_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_8_fu_4236_p2 = ((p_Result_84_8_fu_4226_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_9_fu_4462_p2 = ((p_Result_84_9_fu_4452_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_2428_p2 = ((p_Result_2_fu_2418_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_s_fu_4688_p2 = ((p_Result_84_s_fu_4678_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_2767_p2 = ((p_Result_82_2_fu_2757_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_2993_p2 = ((p_Result_82_3_fu_2983_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_4_fu_3219_p2 = ((p_Result_82_4_fu_3209_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_5_fu_3445_p2 = ((p_Result_82_5_fu_3435_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_fu_3671_p2 = ((p_Result_82_6_fu_3661_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_7_fu_3897_p2 = ((p_Result_82_7_fu_3887_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_8_fu_4123_p2 = ((p_Result_82_8_fu_4113_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_9_fu_4349_p2 = ((p_Result_82_9_fu_4339_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_2315_p2 = ((p_Result_s_fu_2305_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_s_fu_2541_p2 = ((p_Result_82_1_fu_2531_p4 == 2'd3) ? 1'b1 : 1'b0);

assign ShuffleConvs_2_Downs_10_d1 = ((underflow_not_1_fu_6998_p2[0:0] === 1'b1) ? p_Val2_52_mux_1_fu_7003_p3 : p_Val2_52_1_87_fu_7009_p3);

assign ShuffleConvs_2_Downs_11_d1 = ((underflow_not_fu_6938_p2[0:0] === 1'b1) ? p_Val2_52_mux_fu_6943_p3 : p_Val2_s_85_fu_6949_p3);

assign ShuffleConvs_2_Downs_1_d1 = ((underflow_not_8_fu_7418_p2[0:0] === 1'b1) ? p_Val2_52_mux_8_fu_7423_p3 : p_Val2_52_8_101_fu_7429_p3);

assign ShuffleConvs_2_Downs_2_d1 = ((underflow_not_7_fu_7358_p2[0:0] === 1'b1) ? p_Val2_52_mux_7_fu_7363_p3 : p_Val2_52_7_99_fu_7369_p3);

assign ShuffleConvs_2_Downs_3_d1 = ((underflow_not_6_fu_7298_p2[0:0] === 1'b1) ? p_Val2_52_mux_6_fu_7303_p3 : p_Val2_52_6_97_fu_7309_p3);

assign ShuffleConvs_2_Downs_4_d1 = ((underflow_not_5_fu_7238_p2[0:0] === 1'b1) ? p_Val2_52_mux_5_fu_7243_p3 : p_Val2_52_5_95_fu_7249_p3);

assign ShuffleConvs_2_Downs_5_d1 = ((underflow_not_4_fu_7178_p2[0:0] === 1'b1) ? p_Val2_52_mux_4_fu_7183_p3 : p_Val2_52_4_93_fu_7189_p3);

assign ShuffleConvs_2_Downs_6_d1 = ((underflow_not_3_fu_7118_p2[0:0] === 1'b1) ? p_Val2_52_mux_3_fu_7123_p3 : p_Val2_52_3_91_fu_7129_p3);

assign ShuffleConvs_2_Downs_7_d1 = ((underflow_not_2_fu_7058_p2[0:0] === 1'b1) ? p_Val2_52_mux_2_fu_7063_p3 : p_Val2_52_2_89_fu_7069_p3);

assign ShuffleConvs_2_Downs_8_d1 = ((underflow_not_10_fu_7598_p2[0:0] === 1'b1) ? p_Val2_52_mux_10_fu_7603_p3 : p_Val2_52_10_107_fu_7609_p3);

assign ShuffleConvs_2_Downs_9_d1 = ((underflow_not_s_fu_7538_p2[0:0] === 1'b1) ? p_Val2_52_mux_s_fu_7543_p3 : p_Val2_52_s_105_fu_7549_p3);

assign ShuffleConvs_2_Downs_d1 = ((underflow_not_9_fu_7478_p2[0:0] === 1'b1) ? p_Val2_52_mux_9_fu_7483_p3 : p_Val2_52_9_103_fu_7489_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd16];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign arrayNo_cast1_mid2_v_1_fu_7678_p3 = ((exitcond_flatten2_fu_7672_p2[0:0] === 1'b1) ? co_8_fu_7666_p2 : co4_phi_fu_1156_p4);

assign bias_V_address0 = co_cast_mid2_fu_1432_p1;

assign brmerge40_demorgan_i_10_fu_5910_p2 = (tmp_323_reg_9251 & deleted_ones_1_5_fu_5878_p3);

assign brmerge40_demorgan_i_11_fu_5993_p2 = (tmp_328_reg_9298 & deleted_ones_6_fu_5961_p3);

assign brmerge40_demorgan_i_12_fu_6076_p2 = (tmp_333_reg_9345 & deleted_ones_1_6_fu_6044_p3);

assign brmerge40_demorgan_i_13_fu_6159_p2 = (tmp_338_reg_9392 & deleted_ones_7_fu_6127_p3);

assign brmerge40_demorgan_i_14_fu_6242_p2 = (tmp_343_reg_9439 & deleted_ones_1_7_fu_6210_p3);

assign brmerge40_demorgan_i_15_fu_6325_p2 = (tmp_348_reg_9486 & deleted_ones_8_fu_6293_p3);

assign brmerge40_demorgan_i_16_fu_6408_p2 = (tmp_353_reg_9533 & deleted_ones_1_8_fu_6376_p3);

assign brmerge40_demorgan_i_17_fu_6491_p2 = (tmp_358_reg_9580 & deleted_ones_9_fu_6459_p3);

assign brmerge40_demorgan_i_18_fu_6574_p2 = (tmp_363_reg_9627 & deleted_ones_1_9_fu_6542_p3);

assign brmerge40_demorgan_i_19_fu_6657_p2 = (tmp_368_reg_9674 & deleted_ones_10_fu_6625_p3);

assign brmerge40_demorgan_i_1_fu_5080_p2 = (tmp_273_reg_8781 & deleted_ones_1_fu_5048_p3);

assign brmerge40_demorgan_i_20_fu_6740_p2 = (tmp_373_reg_9721 & deleted_ones_1_s_fu_6708_p3);

assign brmerge40_demorgan_i_21_fu_6823_p2 = (tmp_378_reg_9768 & deleted_ones_11_fu_6791_p3);

assign brmerge40_demorgan_i_22_fu_6906_p2 = (tmp_383_reg_9815 & deleted_ones_1_10_fu_6874_p3);

assign brmerge40_demorgan_i_23_fu_5827_p2 = (tmp_318_reg_9204 & deleted_ones_5_fu_5795_p3);

assign brmerge40_demorgan_i_2_fu_5163_p2 = (tmp_278_reg_8828 & deleted_ones_s_fu_5131_p3);

assign brmerge40_demorgan_i_3_fu_5246_p2 = (tmp_283_reg_8875 & deleted_ones_1_1_fu_5214_p3);

assign brmerge40_demorgan_i_4_fu_5329_p2 = (tmp_288_reg_8922 & deleted_ones_2_fu_5297_p3);

assign brmerge40_demorgan_i_5_fu_5412_p2 = (tmp_293_reg_8969 & deleted_ones_1_2_fu_5380_p3);

assign brmerge40_demorgan_i_6_fu_5495_p2 = (tmp_298_reg_9016 & deleted_ones_3_fu_5463_p3);

assign brmerge40_demorgan_i_7_fu_5578_p2 = (tmp_303_reg_9063 & deleted_ones_1_3_fu_5546_p3);

assign brmerge40_demorgan_i_8_fu_5661_p2 = (tmp_308_reg_9110 & deleted_ones_4_fu_5629_p3);

assign brmerge40_demorgan_i_9_fu_5744_p2 = (tmp_313_reg_9157 & deleted_ones_1_4_fu_5712_p3);

assign brmerge40_demorgan_i_fu_4997_p2 = (tmp_268_reg_8734 & deleted_ones_fu_4965_p3);

assign brmerge_i_i7_10_fu_6890_p2 = (tmp_383_reg_9815 | p_not_i_i1_10_fu_6884_p2);

assign brmerge_i_i7_1_fu_5230_p2 = (tmp_283_reg_8875 | p_not_i_i1_1_fu_5224_p2);

assign brmerge_i_i7_2_fu_5396_p2 = (tmp_293_reg_8969 | p_not_i_i1_2_fu_5390_p2);

assign brmerge_i_i7_3_fu_5562_p2 = (tmp_303_reg_9063 | p_not_i_i1_3_fu_5556_p2);

assign brmerge_i_i7_4_fu_5728_p2 = (tmp_313_reg_9157 | p_not_i_i1_4_fu_5722_p2);

assign brmerge_i_i7_5_fu_5894_p2 = (tmp_323_reg_9251 | p_not_i_i1_5_fu_5888_p2);

assign brmerge_i_i7_6_fu_6060_p2 = (tmp_333_reg_9345 | p_not_i_i1_6_fu_6054_p2);

assign brmerge_i_i7_7_fu_6226_p2 = (tmp_343_reg_9439 | p_not_i_i1_7_fu_6220_p2);

assign brmerge_i_i7_8_fu_6392_p2 = (tmp_353_reg_9533 | p_not_i_i1_8_fu_6386_p2);

assign brmerge_i_i7_9_fu_6558_p2 = (tmp_363_reg_9627 | p_not_i_i1_9_fu_6552_p2);

assign brmerge_i_i7_fu_5064_p2 = (tmp_273_reg_8781 | p_not_i_i1_fu_5058_p2);

assign brmerge_i_i7_s_fu_6724_p2 = (tmp_373_reg_9721 | p_not_i_i1_s_fu_6718_p2);

assign brmerge_i_i_10_fu_6807_p2 = (tmp_378_reg_9768 | p_not_i_i_10_fu_6801_p2);

assign brmerge_i_i_1_fu_5147_p2 = (tmp_278_reg_8828 | p_not_i_i_1_fu_5141_p2);

assign brmerge_i_i_2_fu_5313_p2 = (tmp_288_reg_8922 | p_not_i_i_2_fu_5307_p2);

assign brmerge_i_i_3_fu_5479_p2 = (tmp_298_reg_9016 | p_not_i_i_3_fu_5473_p2);

assign brmerge_i_i_4_fu_5645_p2 = (tmp_308_reg_9110 | p_not_i_i_4_fu_5639_p2);

assign brmerge_i_i_5_fu_5811_p2 = (tmp_318_reg_9204 | p_not_i_i_5_fu_5805_p2);

assign brmerge_i_i_6_fu_5977_p2 = (tmp_328_reg_9298 | p_not_i_i_6_fu_5971_p2);

assign brmerge_i_i_7_fu_6143_p2 = (tmp_338_reg_9392 | p_not_i_i_7_fu_6137_p2);

assign brmerge_i_i_8_fu_6309_p2 = (tmp_348_reg_9486 | p_not_i_i_8_fu_6303_p2);

assign brmerge_i_i_9_fu_6475_p2 = (tmp_358_reg_9580 | p_not_i_i_9_fu_6469_p2);

assign brmerge_i_i_fu_4981_p2 = (tmp_268_reg_8734 | p_not_i_i_fu_4975_p2);

assign brmerge_i_i_i1_10_fu_6928_p2 = (underflow_8_10_fu_6923_p2 | overflow_8_10_fu_6900_p2);

assign brmerge_i_i_i1_1_fu_5268_p2 = (underflow_8_1_fu_5263_p2 | overflow_8_1_fu_5240_p2);

assign brmerge_i_i_i1_2_fu_5434_p2 = (underflow_8_2_fu_5429_p2 | overflow_8_2_fu_5406_p2);

assign brmerge_i_i_i1_3_fu_5600_p2 = (underflow_8_3_fu_5595_p2 | overflow_8_3_fu_5572_p2);

assign brmerge_i_i_i1_4_fu_5766_p2 = (underflow_8_4_fu_5761_p2 | overflow_8_4_fu_5738_p2);

assign brmerge_i_i_i1_5_fu_5932_p2 = (underflow_8_5_fu_5927_p2 | overflow_8_5_fu_5904_p2);

assign brmerge_i_i_i1_6_fu_6098_p2 = (underflow_8_6_fu_6093_p2 | overflow_8_6_fu_6070_p2);

assign brmerge_i_i_i1_7_fu_6264_p2 = (underflow_8_7_fu_6259_p2 | overflow_8_7_fu_6236_p2);

assign brmerge_i_i_i1_8_fu_6430_p2 = (underflow_8_8_fu_6425_p2 | overflow_8_8_fu_6402_p2);

assign brmerge_i_i_i1_9_fu_6596_p2 = (underflow_8_9_fu_6591_p2 | overflow_8_9_fu_6568_p2);

assign brmerge_i_i_i1_fu_5102_p2 = (underflow_8_fu_5097_p2 | overflow_8_fu_5074_p2);

assign brmerge_i_i_i1_s_fu_6762_p2 = (underflow_8_s_fu_6757_p2 | overflow_8_s_fu_6734_p2);

assign brmerge_i_i_i_10_fu_6845_p2 = (underflow_11_fu_6840_p2 | overflow_11_fu_6817_p2);

assign brmerge_i_i_i_1_fu_5185_p2 = (underflow_1_fu_5180_p2 | overflow_1_fu_5157_p2);

assign brmerge_i_i_i_2_fu_5351_p2 = (underflow_2_fu_5346_p2 | overflow_2_fu_5323_p2);

assign brmerge_i_i_i_3_fu_5517_p2 = (underflow_3_fu_5512_p2 | overflow_3_fu_5489_p2);

assign brmerge_i_i_i_4_fu_5683_p2 = (underflow_4_fu_5678_p2 | overflow_4_fu_5655_p2);

assign brmerge_i_i_i_5_fu_5849_p2 = (underflow_5_fu_5844_p2 | overflow_5_fu_5821_p2);

assign brmerge_i_i_i_6_fu_6015_p2 = (underflow_6_fu_6010_p2 | overflow_6_fu_5987_p2);

assign brmerge_i_i_i_7_fu_6181_p2 = (underflow_7_fu_6176_p2 | overflow_7_fu_6153_p2);

assign brmerge_i_i_i_8_fu_6347_p2 = (underflow_s_fu_6342_p2 | overflow_s_fu_6319_p2);

assign brmerge_i_i_i_9_fu_6513_p2 = (underflow_9_fu_6508_p2 | overflow_9_fu_6485_p2);

assign brmerge_i_i_i_fu_5019_p2 = (underflow_fu_5014_p2 | overflow_fu_4991_p2);

assign brmerge_i_i_i_s_fu_6679_p2 = (underflow_10_fu_6674_p2 | overflow_10_fu_6651_p2);

assign brmerge_i_i_s_fu_6641_p2 = (tmp_368_reg_9674 | p_not_i_i_s_fu_6635_p2);

assign carry_7_10_fu_4785_p2 = (tmp_377_fu_4757_p3 & tmp_154_10_fu_4779_p2);

assign carry_7_1_fu_2525_p2 = (tmp_277_fu_2497_p3 & tmp_154_1_fu_2519_p2);

assign carry_7_2_fu_2751_p2 = (tmp_287_fu_2723_p3 & tmp_154_2_fu_2745_p2);

assign carry_7_3_fu_2977_p2 = (tmp_297_fu_2949_p3 & tmp_154_3_fu_2971_p2);

assign carry_7_4_fu_3203_p2 = (tmp_307_fu_3175_p3 & tmp_154_4_fu_3197_p2);

assign carry_7_5_fu_3429_p2 = (tmp_317_fu_3401_p3 & tmp_154_5_fu_3423_p2);

assign carry_7_6_fu_3655_p2 = (tmp_327_fu_3627_p3 & tmp_154_6_fu_3649_p2);

assign carry_7_7_fu_3881_p2 = (tmp_337_fu_3853_p3 & tmp_154_7_fu_3875_p2);

assign carry_7_8_fu_4107_p2 = (tmp_347_fu_4079_p3 & tmp_154_8_fu_4101_p2);

assign carry_7_9_fu_4333_p2 = (tmp_357_fu_4305_p3 & tmp_154_9_fu_4327_p2);

assign carry_7_fu_2299_p2 = (tmp_267_fu_2271_p3 & tmp_87_fu_2293_p2);

assign carry_7_s_fu_4559_p2 = (tmp_367_fu_4531_p3 & tmp_154_s_fu_4553_p2);

assign carry_9_10_fu_4898_p2 = (tmp_382_fu_4870_p3 & tmp_169_10_fu_4892_p2);

assign carry_9_1_fu_2638_p2 = (tmp_282_fu_2610_p3 & tmp_169_1_fu_2632_p2);

assign carry_9_2_fu_2864_p2 = (tmp_292_fu_2836_p3 & tmp_169_2_fu_2858_p2);

assign carry_9_3_fu_3090_p2 = (tmp_302_fu_3062_p3 & tmp_169_3_fu_3084_p2);

assign carry_9_4_fu_3316_p2 = (tmp_312_fu_3288_p3 & tmp_169_4_fu_3310_p2);

assign carry_9_5_fu_3542_p2 = (tmp_322_fu_3514_p3 & tmp_169_5_fu_3536_p2);

assign carry_9_6_fu_3768_p2 = (tmp_332_fu_3740_p3 & tmp_169_6_fu_3762_p2);

assign carry_9_7_fu_3994_p2 = (tmp_342_fu_3966_p3 & tmp_169_7_fu_3988_p2);

assign carry_9_8_fu_4220_p2 = (tmp_352_fu_4192_p3 & tmp_169_8_fu_4214_p2);

assign carry_9_9_fu_4446_p2 = (tmp_362_fu_4418_p3 & tmp_169_9_fu_4440_p2);

assign carry_9_fu_2412_p2 = (tmp_272_fu_2384_p3 & tmp_93_fu_2406_p2);

assign carry_9_s_fu_4672_p2 = (tmp_372_fu_4644_p3 & tmp_169_s_fu_4666_p2);

assign ci_1_fu_1646_p2 = (ci_reg_1097 + 7'd1);

assign ci_cast_cast_fu_1561_p1 = ci_reg_1097;

assign co_7_fu_1338_p2 = (7'd1 + co_phi_fu_1030_p4);

assign co_8_fu_7666_p2 = (7'd1 + co4_phi_fu_1156_p4);

assign co_9_s_fu_1870_p2 = (6'd12 + co3_reg_1130);

assign co_cast_mid2_fu_1432_p1 = ap_reg_pp0_iter9_co_cast_mid2_v_reg_7935;

assign co_cast_mid2_v_fu_1351_p3 = ((exitcond_flatten_reg_7922[0:0] === 1'b1) ? co_7_fu_1338_p2 : co_phi_fu_1030_p4);

assign deleted_ones_10_fu_6625_p3 = ((carry_7_s_reg_9680[0:0] === 1'b1) ? p_41_i_i1_s_fu_6620_p2 : Range1_all_ones_10_reg_9692);

assign deleted_ones_11_fu_6791_p3 = ((carry_7_10_reg_9774[0:0] === 1'b1) ? p_41_i_i1_10_fu_6786_p2 : Range1_all_ones_11_reg_9786);

assign deleted_ones_1_10_fu_6874_p3 = ((carry_9_10_reg_9821[0:0] === 1'b1) ? p_41_i_i_10_fu_6869_p2 : Range1_all_ones_1_10_reg_9833);

assign deleted_ones_1_1_fu_5214_p3 = ((carry_9_1_reg_8881[0:0] === 1'b1) ? p_41_i_i_1_fu_5209_p2 : Range1_all_ones_1_1_reg_8893);

assign deleted_ones_1_2_fu_5380_p3 = ((carry_9_2_reg_8975[0:0] === 1'b1) ? p_41_i_i_2_fu_5375_p2 : Range1_all_ones_1_2_reg_8987);

assign deleted_ones_1_3_fu_5546_p3 = ((carry_9_3_reg_9069[0:0] === 1'b1) ? p_41_i_i_3_fu_5541_p2 : Range1_all_ones_1_3_reg_9081);

assign deleted_ones_1_4_fu_5712_p3 = ((carry_9_4_reg_9163[0:0] === 1'b1) ? p_41_i_i_4_fu_5707_p2 : Range1_all_ones_1_4_reg_9175);

assign deleted_ones_1_5_fu_5878_p3 = ((carry_9_5_reg_9257[0:0] === 1'b1) ? p_41_i_i_5_fu_5873_p2 : Range1_all_ones_1_5_reg_9269);

assign deleted_ones_1_6_fu_6044_p3 = ((carry_9_6_reg_9351[0:0] === 1'b1) ? p_41_i_i_6_fu_6039_p2 : Range1_all_ones_1_6_reg_9363);

assign deleted_ones_1_7_fu_6210_p3 = ((carry_9_7_reg_9445[0:0] === 1'b1) ? p_41_i_i_7_fu_6205_p2 : Range1_all_ones_1_7_reg_9457);

assign deleted_ones_1_8_fu_6376_p3 = ((carry_9_8_reg_9539[0:0] === 1'b1) ? p_41_i_i_8_fu_6371_p2 : Range1_all_ones_1_8_reg_9551);

assign deleted_ones_1_9_fu_6542_p3 = ((carry_9_9_reg_9633[0:0] === 1'b1) ? p_41_i_i_9_fu_6537_p2 : Range1_all_ones_1_9_reg_9645);

assign deleted_ones_1_fu_5048_p3 = ((carry_9_reg_8787[0:0] === 1'b1) ? p_41_i_i_fu_5043_p2 : Range1_all_ones_1_reg_8799);

assign deleted_ones_1_s_fu_6708_p3 = ((carry_9_s_reg_9727[0:0] === 1'b1) ? p_41_i_i_s_fu_6703_p2 : Range1_all_ones_1_s_reg_9739);

assign deleted_ones_2_fu_5297_p3 = ((carry_7_2_reg_8928[0:0] === 1'b1) ? p_41_i_i1_2_fu_5292_p2 : Range1_all_ones_2_reg_8940);

assign deleted_ones_3_fu_5463_p3 = ((carry_7_3_reg_9022[0:0] === 1'b1) ? p_41_i_i1_3_fu_5458_p2 : Range1_all_ones_3_reg_9034);

assign deleted_ones_4_fu_5629_p3 = ((carry_7_4_reg_9116[0:0] === 1'b1) ? p_41_i_i1_4_fu_5624_p2 : Range1_all_ones_4_reg_9128);

assign deleted_ones_5_fu_5795_p3 = ((carry_7_5_reg_9210[0:0] === 1'b1) ? p_41_i_i1_5_fu_5790_p2 : Range1_all_ones_5_reg_9222);

assign deleted_ones_6_fu_5961_p3 = ((carry_7_6_reg_9304[0:0] === 1'b1) ? p_41_i_i1_6_fu_5956_p2 : Range1_all_ones_6_reg_9316);

assign deleted_ones_7_fu_6127_p3 = ((carry_7_7_reg_9398[0:0] === 1'b1) ? p_41_i_i1_7_fu_6122_p2 : Range1_all_ones_7_reg_9410);

assign deleted_ones_8_fu_6293_p3 = ((carry_7_8_reg_9492[0:0] === 1'b1) ? p_41_i_i1_8_fu_6288_p2 : Range1_all_ones_8_reg_9504);

assign deleted_ones_9_fu_6459_p3 = ((carry_7_9_reg_9586[0:0] === 1'b1) ? p_41_i_i1_9_fu_6454_p2 : Range1_all_ones_9_reg_9598);

assign deleted_ones_fu_4965_p3 = ((carry_7_reg_8740[0:0] === 1'b1) ? p_41_i_i1_fu_4960_p2 : Range1_all_ones_reg_8752);

assign deleted_ones_s_fu_5131_p3 = ((carry_7_1_reg_8834[0:0] === 1'b1) ? p_41_i_i1_1_fu_5126_p2 : Range1_all_ones_s_reg_8846);

assign deleted_zeros_10_fu_6609_p3 = ((carry_7_s_reg_9680[0:0] === 1'b1) ? Range1_all_ones_10_reg_9692 : Range1_all_zeros_10_reg_9699);

assign deleted_zeros_11_fu_6775_p3 = ((carry_7_10_reg_9774[0:0] === 1'b1) ? Range1_all_ones_11_reg_9786 : Range1_all_zeros_11_reg_9793);

assign deleted_zeros_1_10_fu_6858_p3 = ((carry_9_10_reg_9821[0:0] === 1'b1) ? Range1_all_ones_1_10_reg_9833 : Range1_all_zeros_1_10_reg_9840);

assign deleted_zeros_1_1_fu_5198_p3 = ((carry_9_1_reg_8881[0:0] === 1'b1) ? Range1_all_ones_1_1_reg_8893 : Range1_all_zeros_1_1_reg_8900);

assign deleted_zeros_1_2_fu_5364_p3 = ((carry_9_2_reg_8975[0:0] === 1'b1) ? Range1_all_ones_1_2_reg_8987 : Range1_all_zeros_1_2_reg_8994);

assign deleted_zeros_1_3_fu_5530_p3 = ((carry_9_3_reg_9069[0:0] === 1'b1) ? Range1_all_ones_1_3_reg_9081 : Range1_all_zeros_1_3_reg_9088);

assign deleted_zeros_1_4_fu_5696_p3 = ((carry_9_4_reg_9163[0:0] === 1'b1) ? Range1_all_ones_1_4_reg_9175 : Range1_all_zeros_1_4_reg_9182);

assign deleted_zeros_1_5_fu_5862_p3 = ((carry_9_5_reg_9257[0:0] === 1'b1) ? Range1_all_ones_1_5_reg_9269 : Range1_all_zeros_1_5_reg_9276);

assign deleted_zeros_1_6_fu_6028_p3 = ((carry_9_6_reg_9351[0:0] === 1'b1) ? Range1_all_ones_1_6_reg_9363 : Range1_all_zeros_1_6_reg_9370);

assign deleted_zeros_1_7_fu_6194_p3 = ((carry_9_7_reg_9445[0:0] === 1'b1) ? Range1_all_ones_1_7_reg_9457 : Range1_all_zeros_1_7_reg_9464);

assign deleted_zeros_1_8_fu_6360_p3 = ((carry_9_8_reg_9539[0:0] === 1'b1) ? Range1_all_ones_1_8_reg_9551 : Range1_all_zeros_1_8_reg_9558);

assign deleted_zeros_1_9_fu_6526_p3 = ((carry_9_9_reg_9633[0:0] === 1'b1) ? Range1_all_ones_1_9_reg_9645 : Range1_all_zeros_1_9_reg_9652);

assign deleted_zeros_1_fu_5032_p3 = ((carry_9_reg_8787[0:0] === 1'b1) ? Range1_all_ones_1_reg_8799 : Range1_all_zeros_1_reg_8806);

assign deleted_zeros_1_s_fu_6692_p3 = ((carry_9_s_reg_9727[0:0] === 1'b1) ? Range1_all_ones_1_s_reg_9739 : Range1_all_zeros_1_s_reg_9746);

assign deleted_zeros_2_fu_5281_p3 = ((carry_7_2_reg_8928[0:0] === 1'b1) ? Range1_all_ones_2_reg_8940 : Range1_all_zeros_2_reg_8947);

assign deleted_zeros_3_fu_5447_p3 = ((carry_7_3_reg_9022[0:0] === 1'b1) ? Range1_all_ones_3_reg_9034 : Range1_all_zeros_3_reg_9041);

assign deleted_zeros_4_fu_5613_p3 = ((carry_7_4_reg_9116[0:0] === 1'b1) ? Range1_all_ones_4_reg_9128 : Range1_all_zeros_4_reg_9135);

assign deleted_zeros_5_fu_5779_p3 = ((carry_7_5_reg_9210[0:0] === 1'b1) ? Range1_all_ones_5_reg_9222 : Range1_all_zeros_5_reg_9229);

assign deleted_zeros_6_fu_5945_p3 = ((carry_7_6_reg_9304[0:0] === 1'b1) ? Range1_all_ones_6_reg_9316 : Range1_all_zeros_6_reg_9323);

assign deleted_zeros_7_fu_6111_p3 = ((carry_7_7_reg_9398[0:0] === 1'b1) ? Range1_all_ones_7_reg_9410 : Range1_all_zeros_7_reg_9417);

assign deleted_zeros_8_fu_6277_p3 = ((carry_7_8_reg_9492[0:0] === 1'b1) ? Range1_all_ones_8_reg_9504 : Range1_all_zeros_8_reg_9511);

assign deleted_zeros_9_fu_6443_p3 = ((carry_7_9_reg_9586[0:0] === 1'b1) ? Range1_all_ones_9_reg_9598 : Range1_all_zeros_9_reg_9605);

assign deleted_zeros_fu_4949_p3 = ((carry_7_reg_8740[0:0] === 1'b1) ? Range1_all_ones_reg_8752 : Range1_all_zeros_reg_8759);

assign deleted_zeros_s_fu_5115_p3 = ((carry_7_1_reg_8834[0:0] === 1'b1) ? Range1_all_ones_s_reg_8846 : Range1_all_zeros_s_reg_8853);

assign exitcond1_fu_1535_p2 = ((h1_reg_1073 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond2_fu_7736_p2 = ((w6_phi_fu_1190_p4 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond4_fu_1549_p2 = ((w2_reg_1085 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond5_mid_fu_1375_p2 = (exitcond_fu_1369_p2 & not_exitcond_flatten_fu_1364_p2);

assign exitcond7_fu_1640_p2 = ((ci_reg_1097 == 7'd96) ? 1'b1 : 1'b0);

assign exitcond8_fu_1658_p2 = ((co3_reg_1130 == 6'd48) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1306_p2 = ((indvar_flatten1_reg_1015 == 13'd6144) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_7672_p2 = ((indvar_flatten3_reg_1163 == 8'd64) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_7654_p2 = ((indvar_flatten2_reg_1141 == 13'd6144) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1318_p2 = ((indvar_flatten_reg_1038 == 8'd64) ? 1'b1 : 1'b0);

assign exitcond_fu_1369_p2 = ((w_phi_fu_1065_p4 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_7742_p2 = (exitcond2_fu_7736_p2 & not_exitcond_flatten_2_fu_7731_p2);

assign grp_fu_1358_p0 = ((exitcond_flatten_reg_7922[0:0] === 1'b1) ? co_7_fu_1338_p2 : co_phi_fu_1030_p4);

assign grp_fu_1358_p1 = 7'd12;

assign grp_fu_7707_p1 = 7'd12;

assign h1_cast_cast1_fu_1527_p1 = h1_reg_1073;

assign h1_cast_cast_fu_1531_p1 = h1_reg_1073;

assign h5_cast_mid2_cast_fu_7811_p1 = h5_cast_mid2_reg_10485;

assign h5_cast_mid2_fu_7767_p3 = ((exitcond_mid_fu_7742_p2[0:0] === 1'b1) ? h_9_fu_7748_p2 : h5_mid_fu_7700_p3);

assign h5_mid_fu_7700_p3 = ((exitcond_flatten2_reg_10454[0:0] === 1'b1) ? 4'd1 : h5_phi_fu_1178_p4);

assign h_7_fu_1555_p2 = (h1_reg_1073 + 4'd1);

assign h_8_fu_1381_p2 = (4'd1 + h_mid_fu_1344_p3);

assign h_9_fu_7748_p2 = (4'd1 + h5_mid_fu_7700_p3);

assign h_cast_mid2_cast_fu_1472_p1 = ap_reg_pp0_iter9_h_cast_mid2_reg_7949;

assign h_cast_mid2_fu_1400_p3 = ((exitcond5_mid_fu_1375_p2[0:0] === 1'b1) ? h_8_fu_1381_p2 : h_mid_fu_1344_p3);

assign h_mid_fu_1344_p3 = ((exitcond_flatten_reg_7922[0:0] === 1'b1) ? 4'd1 : h_phi_fu_1053_p4);

assign indvar_flatten21_op_fu_7686_p2 = (indvar_flatten3_reg_1163 + 8'd1);

assign indvar_flatten_next1_fu_1312_p2 = (indvar_flatten1_reg_1015 + 13'd1);

assign indvar_flatten_next2_fu_7692_p3 = ((exitcond_flatten2_fu_7672_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten21_op_fu_7686_p2);

assign indvar_flatten_next3_fu_7660_p2 = (indvar_flatten2_reg_1141 + 13'd1);

assign indvar_flatten_next_fu_1330_p3 = ((exitcond_flatten_fu_1318_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_fu_1324_p2);

assign indvar_flatten_op_fu_1324_p2 = (indvar_flatten_reg_1038 + 8'd1);

assign indvars_iv_next1_fu_1876_p2 = (4'd1 + indvars_iv2_reg_1119);

assign indvars_iv_next_fu_1664_p2 = (indvars_iv1_reg_1108 + 3'd1);

assign input_V_address0 = input_V_addr_reg_8021;

assign mul1_fu_7715_p1 = mul1_fu_7715_p10;

assign mul1_fu_7715_p10 = arrayNo_cast1_mid2_v_1_reg_10461;

assign mul1_fu_7715_p2 = (16'd171 * mul1_fu_7715_p1);

assign mul_fu_1416_p1 = mul_fu_1416_p10;

assign mul_fu_1416_p10 = ap_reg_pp0_iter8_co_cast_mid2_v_reg_7935;

assign mul_fu_1416_p2 = (16'd171 * mul_fu_1416_p1);

assign not_exitcond_flatten_2_fu_7731_p2 = (exitcond_flatten2_reg_10454 ^ 1'd1);

assign not_exitcond_flatten_fu_1364_p2 = (exitcond_flatten_reg_7922 ^ 1'd1);

assign overflow_10_fu_6651_p2 = (brmerge_i_i_s_fu_6641_p2 & tmp_159_s_fu_6646_p2);

assign overflow_11_fu_6817_p2 = (brmerge_i_i_10_fu_6807_p2 & tmp_159_10_fu_6812_p2);

assign overflow_1_fu_5157_p2 = (brmerge_i_i_1_fu_5147_p2 & tmp_159_1_fu_5152_p2);

assign overflow_2_fu_5323_p2 = (brmerge_i_i_2_fu_5313_p2 & tmp_159_2_fu_5318_p2);

assign overflow_3_fu_5489_p2 = (brmerge_i_i_3_fu_5479_p2 & tmp_159_3_fu_5484_p2);

assign overflow_4_fu_5655_p2 = (brmerge_i_i_4_fu_5645_p2 & tmp_159_4_fu_5650_p2);

assign overflow_5_fu_5821_p2 = (brmerge_i_i_5_fu_5811_p2 & tmp_159_5_fu_5816_p2);

assign overflow_6_fu_5987_p2 = (brmerge_i_i_6_fu_5977_p2 & tmp_159_6_fu_5982_p2);

assign overflow_7_fu_6153_p2 = (brmerge_i_i_7_fu_6143_p2 & tmp_159_7_fu_6148_p2);

assign overflow_8_10_fu_6900_p2 = (brmerge_i_i7_10_fu_6890_p2 & tmp_174_10_fu_6895_p2);

assign overflow_8_1_fu_5240_p2 = (brmerge_i_i7_1_fu_5230_p2 & tmp_174_1_fu_5235_p2);

assign overflow_8_2_fu_5406_p2 = (brmerge_i_i7_2_fu_5396_p2 & tmp_174_2_fu_5401_p2);

assign overflow_8_3_fu_5572_p2 = (brmerge_i_i7_3_fu_5562_p2 & tmp_174_3_fu_5567_p2);

assign overflow_8_4_fu_5738_p2 = (brmerge_i_i7_4_fu_5728_p2 & tmp_174_4_fu_5733_p2);

assign overflow_8_5_fu_5904_p2 = (brmerge_i_i7_5_fu_5894_p2 & tmp_174_5_fu_5899_p2);

assign overflow_8_6_fu_6070_p2 = (brmerge_i_i7_6_fu_6060_p2 & tmp_174_6_fu_6065_p2);

assign overflow_8_7_fu_6236_p2 = (brmerge_i_i7_7_fu_6226_p2 & tmp_174_7_fu_6231_p2);

assign overflow_8_8_fu_6402_p2 = (brmerge_i_i7_8_fu_6392_p2 & tmp_174_8_fu_6397_p2);

assign overflow_8_9_fu_6568_p2 = (brmerge_i_i7_9_fu_6558_p2 & tmp_174_9_fu_6563_p2);

assign overflow_8_fu_5074_p2 = (brmerge_i_i7_fu_5064_p2 & tmp_95_fu_5069_p2);

assign overflow_8_s_fu_6734_p2 = (brmerge_i_i7_s_fu_6724_p2 & tmp_174_s_fu_6729_p2);

assign overflow_9_fu_6485_p2 = (brmerge_i_i_9_fu_6475_p2 & tmp_159_9_fu_6480_p2);

assign overflow_fu_4991_p2 = (brmerge_i_i_fu_4981_p2 & tmp_89_fu_4986_p2);

assign overflow_s_fu_6319_p2 = (brmerge_i_i_8_fu_6309_p2 & tmp_159_8_fu_6314_p2);

assign p_38_i_i1_10_fu_6797_p2 = (carry_7_10_reg_9774 & Range1_all_ones_11_reg_9786);

assign p_38_i_i1_1_fu_5137_p2 = (carry_7_1_reg_8834 & Range1_all_ones_s_reg_8846);

assign p_38_i_i1_2_fu_5303_p2 = (carry_7_2_reg_8928 & Range1_all_ones_2_reg_8940);

assign p_38_i_i1_3_fu_5469_p2 = (carry_7_3_reg_9022 & Range1_all_ones_3_reg_9034);

assign p_38_i_i1_4_fu_5635_p2 = (carry_7_4_reg_9116 & Range1_all_ones_4_reg_9128);

assign p_38_i_i1_5_fu_5801_p2 = (carry_7_5_reg_9210 & Range1_all_ones_5_reg_9222);

assign p_38_i_i1_6_fu_5967_p2 = (carry_7_6_reg_9304 & Range1_all_ones_6_reg_9316);

assign p_38_i_i1_7_fu_6133_p2 = (carry_7_7_reg_9398 & Range1_all_ones_7_reg_9410);

assign p_38_i_i1_8_fu_6299_p2 = (carry_7_8_reg_9492 & Range1_all_ones_8_reg_9504);

assign p_38_i_i1_9_fu_6465_p2 = (carry_7_9_reg_9586 & Range1_all_ones_9_reg_9598);

assign p_38_i_i1_fu_4971_p2 = (carry_7_reg_8740 & Range1_all_ones_reg_8752);

assign p_38_i_i1_s_fu_6631_p2 = (carry_7_s_reg_9680 & Range1_all_ones_10_reg_9692);

assign p_38_i_i_10_fu_6880_p2 = (carry_9_10_reg_9821 & Range1_all_ones_1_10_reg_9833);

assign p_38_i_i_1_fu_5220_p2 = (carry_9_1_reg_8881 & Range1_all_ones_1_1_reg_8893);

assign p_38_i_i_2_fu_5386_p2 = (carry_9_2_reg_8975 & Range1_all_ones_1_2_reg_8987);

assign p_38_i_i_3_fu_5552_p2 = (carry_9_3_reg_9069 & Range1_all_ones_1_3_reg_9081);

assign p_38_i_i_4_fu_5718_p2 = (carry_9_4_reg_9163 & Range1_all_ones_1_4_reg_9175);

assign p_38_i_i_5_fu_5884_p2 = (carry_9_5_reg_9257 & Range1_all_ones_1_5_reg_9269);

assign p_38_i_i_6_fu_6050_p2 = (carry_9_6_reg_9351 & Range1_all_ones_1_6_reg_9363);

assign p_38_i_i_7_fu_6216_p2 = (carry_9_7_reg_9445 & Range1_all_ones_1_7_reg_9457);

assign p_38_i_i_8_fu_6382_p2 = (carry_9_8_reg_9539 & Range1_all_ones_1_8_reg_9551);

assign p_38_i_i_9_fu_6548_p2 = (carry_9_9_reg_9633 & Range1_all_ones_1_9_reg_9645);

assign p_38_i_i_fu_5054_p2 = (carry_9_reg_8787 & Range1_all_ones_1_reg_8799);

assign p_38_i_i_s_fu_6714_p2 = (carry_9_s_reg_9727 & Range1_all_ones_1_s_reg_9739);

assign p_41_i_i1_10_fu_6786_p2 = (Range2_all_ones_11_reg_9781 & tmp_157_10_fu_6780_p2);

assign p_41_i_i1_1_fu_5126_p2 = (Range2_all_ones_s_reg_8841 & tmp_157_1_fu_5120_p2);

assign p_41_i_i1_2_fu_5292_p2 = (Range2_all_ones_2_reg_8935 & tmp_157_2_fu_5286_p2);

assign p_41_i_i1_3_fu_5458_p2 = (Range2_all_ones_3_reg_9029 & tmp_157_3_fu_5452_p2);

assign p_41_i_i1_4_fu_5624_p2 = (Range2_all_ones_4_reg_9123 & tmp_157_4_fu_5618_p2);

assign p_41_i_i1_5_fu_5790_p2 = (Range2_all_ones_5_reg_9217 & tmp_157_5_fu_5784_p2);

assign p_41_i_i1_6_fu_5956_p2 = (Range2_all_ones_6_reg_9311 & tmp_157_6_fu_5950_p2);

assign p_41_i_i1_7_fu_6122_p2 = (Range2_all_ones_7_reg_9405 & tmp_157_7_fu_6116_p2);

assign p_41_i_i1_8_fu_6288_p2 = (Range2_all_ones_8_reg_9499 & tmp_157_8_fu_6282_p2);

assign p_41_i_i1_9_fu_6454_p2 = (Range2_all_ones_9_reg_9593 & tmp_157_9_fu_6448_p2);

assign p_41_i_i1_fu_4960_p2 = (Range2_all_ones_reg_8747 & tmp_88_fu_4954_p2);

assign p_41_i_i1_s_fu_6620_p2 = (Range2_all_ones_10_reg_9687 & tmp_157_s_fu_6614_p2);

assign p_41_i_i_10_fu_6869_p2 = (Range2_all_ones_1_10_reg_9828 & tmp_172_10_fu_6863_p2);

assign p_41_i_i_1_fu_5209_p2 = (Range2_all_ones_1_1_reg_8888 & tmp_172_1_fu_5203_p2);

assign p_41_i_i_2_fu_5375_p2 = (Range2_all_ones_1_2_reg_8982 & tmp_172_2_fu_5369_p2);

assign p_41_i_i_3_fu_5541_p2 = (Range2_all_ones_1_3_reg_9076 & tmp_172_3_fu_5535_p2);

assign p_41_i_i_4_fu_5707_p2 = (Range2_all_ones_1_4_reg_9170 & tmp_172_4_fu_5701_p2);

assign p_41_i_i_5_fu_5873_p2 = (Range2_all_ones_1_5_reg_9264 & tmp_172_5_fu_5867_p2);

assign p_41_i_i_6_fu_6039_p2 = (Range2_all_ones_1_6_reg_9358 & tmp_172_6_fu_6033_p2);

assign p_41_i_i_7_fu_6205_p2 = (Range2_all_ones_1_7_reg_9452 & tmp_172_7_fu_6199_p2);

assign p_41_i_i_8_fu_6371_p2 = (Range2_all_ones_1_8_reg_9546 & tmp_172_8_fu_6365_p2);

assign p_41_i_i_9_fu_6537_p2 = (Range2_all_ones_1_9_reg_9640 & tmp_172_9_fu_6531_p2);

assign p_41_i_i_fu_5043_p2 = (Range2_all_ones_1_reg_8794 & tmp_94_fu_5037_p2);

assign p_41_i_i_s_fu_6703_p2 = (Range2_all_ones_1_s_reg_9734 & tmp_172_s_fu_6697_p2);

assign p_Result_1_fu_2321_p4 = {{p_Val2_s_fu_2244_p2[16:14]}};

assign p_Result_2_fu_2418_p4 = {{p_Val2_3_fu_2357_p2[16:15]}};

assign p_Result_3_fu_2434_p4 = {{p_Val2_3_fu_2357_p2[16:14]}};

assign p_Result_82_10_fu_4791_p4 = {{p_Val2_50_10_fu_4730_p2[16:15]}};

assign p_Result_82_1_fu_2531_p4 = {{p_Val2_50_1_fu_2470_p2[16:15]}};

assign p_Result_82_2_fu_2757_p4 = {{p_Val2_50_2_fu_2696_p2[16:15]}};

assign p_Result_82_3_fu_2983_p4 = {{p_Val2_50_3_fu_2922_p2[16:15]}};

assign p_Result_82_4_fu_3209_p4 = {{p_Val2_50_4_fu_3148_p2[16:15]}};

assign p_Result_82_5_fu_3435_p4 = {{p_Val2_50_5_fu_3374_p2[16:15]}};

assign p_Result_82_6_fu_3661_p4 = {{p_Val2_50_6_fu_3600_p2[16:15]}};

assign p_Result_82_7_fu_3887_p4 = {{p_Val2_50_7_fu_3826_p2[16:15]}};

assign p_Result_82_8_fu_4113_p4 = {{p_Val2_50_8_fu_4052_p2[16:15]}};

assign p_Result_82_9_fu_4339_p4 = {{p_Val2_50_9_fu_4278_p2[16:15]}};

assign p_Result_82_s_fu_4565_p4 = {{p_Val2_50_s_fu_4504_p2[16:15]}};

assign p_Result_83_10_fu_4807_p4 = {{p_Val2_50_10_fu_4730_p2[16:14]}};

assign p_Result_83_1_fu_2547_p4 = {{p_Val2_50_1_fu_2470_p2[16:14]}};

assign p_Result_83_2_fu_2773_p4 = {{p_Val2_50_2_fu_2696_p2[16:14]}};

assign p_Result_83_3_fu_2999_p4 = {{p_Val2_50_3_fu_2922_p2[16:14]}};

assign p_Result_83_4_fu_3225_p4 = {{p_Val2_50_4_fu_3148_p2[16:14]}};

assign p_Result_83_5_fu_3451_p4 = {{p_Val2_50_5_fu_3374_p2[16:14]}};

assign p_Result_83_6_fu_3677_p4 = {{p_Val2_50_6_fu_3600_p2[16:14]}};

assign p_Result_83_7_fu_3903_p4 = {{p_Val2_50_7_fu_3826_p2[16:14]}};

assign p_Result_83_8_fu_4129_p4 = {{p_Val2_50_8_fu_4052_p2[16:14]}};

assign p_Result_83_9_fu_4355_p4 = {{p_Val2_50_9_fu_4278_p2[16:14]}};

assign p_Result_83_s_fu_4581_p4 = {{p_Val2_50_s_fu_4504_p2[16:14]}};

assign p_Result_84_10_fu_4904_p4 = {{p_Val2_55_10_fu_4843_p2[16:15]}};

assign p_Result_84_1_fu_2644_p4 = {{p_Val2_55_1_fu_2583_p2[16:15]}};

assign p_Result_84_2_fu_2870_p4 = {{p_Val2_55_2_fu_2809_p2[16:15]}};

assign p_Result_84_3_fu_3096_p4 = {{p_Val2_55_3_fu_3035_p2[16:15]}};

assign p_Result_84_4_fu_3322_p4 = {{p_Val2_55_4_fu_3261_p2[16:15]}};

assign p_Result_84_5_fu_3548_p4 = {{p_Val2_55_5_fu_3487_p2[16:15]}};

assign p_Result_84_6_fu_3774_p4 = {{p_Val2_55_6_fu_3713_p2[16:15]}};

assign p_Result_84_7_fu_4000_p4 = {{p_Val2_55_7_fu_3939_p2[16:15]}};

assign p_Result_84_8_fu_4226_p4 = {{p_Val2_55_8_fu_4165_p2[16:15]}};

assign p_Result_84_9_fu_4452_p4 = {{p_Val2_55_9_fu_4391_p2[16:15]}};

assign p_Result_84_s_fu_4678_p4 = {{p_Val2_55_s_fu_4617_p2[16:15]}};

assign p_Result_85_10_fu_4920_p4 = {{p_Val2_55_10_fu_4843_p2[16:14]}};

assign p_Result_85_1_fu_2660_p4 = {{p_Val2_55_1_fu_2583_p2[16:14]}};

assign p_Result_85_2_fu_2886_p4 = {{p_Val2_55_2_fu_2809_p2[16:14]}};

assign p_Result_85_3_fu_3112_p4 = {{p_Val2_55_3_fu_3035_p2[16:14]}};

assign p_Result_85_4_fu_3338_p4 = {{p_Val2_55_4_fu_3261_p2[16:14]}};

assign p_Result_85_5_fu_3564_p4 = {{p_Val2_55_5_fu_3487_p2[16:14]}};

assign p_Result_85_6_fu_3790_p4 = {{p_Val2_55_6_fu_3713_p2[16:14]}};

assign p_Result_85_7_fu_4016_p4 = {{p_Val2_55_7_fu_3939_p2[16:14]}};

assign p_Result_85_8_fu_4242_p4 = {{p_Val2_55_8_fu_4165_p2[16:14]}};

assign p_Result_85_9_fu_4468_p4 = {{p_Val2_55_9_fu_4391_p2[16:14]}};

assign p_Result_85_s_fu_4694_p4 = {{p_Val2_55_s_fu_4617_p2[16:14]}};

assign p_Result_s_fu_2305_p4 = {{p_Val2_s_fu_2244_p2[16:15]}};

assign p_Val2_1_86_fu_6979_p3 = ((underflow_8_reg_9885[0:0] === 1'b1) ? 8'd128 : p_Val2_5_reg_8775);

assign p_Val2_1_fu_2258_p4 = {{p_Val2_s_fu_2244_p2[13:6]}};

assign p_Val2_2_fu_2279_p2 = (tmp_86_fu_2268_p1 + p_Val2_1_fu_2258_p4);

assign p_Val2_3_fu_2357_p2 = ($signed(tmp_91_fu_2354_p1) + $signed(tmp_141_cast_fu_2350_p1));

assign p_Val2_4_fu_2371_p4 = {{p_Val2_3_fu_2357_p2[13:6]}};

assign p_Val2_50_10_fu_4730_p2 = ($signed(tmp_147_10_fu_4727_p1) + $signed(tmp_146_10_cast_fu_4723_p1));

assign p_Val2_50_1_fu_2470_p2 = ($signed(tmp_147_1_fu_2467_p1) + $signed(tmp_146_1_cast_fu_2463_p1));

assign p_Val2_50_2_fu_2696_p2 = ($signed(tmp_147_2_fu_2693_p1) + $signed(tmp_146_2_cast_fu_2689_p1));

assign p_Val2_50_3_fu_2922_p2 = ($signed(tmp_147_3_fu_2919_p1) + $signed(tmp_146_3_cast_fu_2915_p1));

assign p_Val2_50_4_fu_3148_p2 = ($signed(tmp_147_4_fu_3145_p1) + $signed(tmp_146_4_cast_fu_3141_p1));

assign p_Val2_50_5_fu_3374_p2 = ($signed(tmp_147_5_fu_3371_p1) + $signed(tmp_146_5_cast_fu_3367_p1));

assign p_Val2_50_6_fu_3600_p2 = ($signed(tmp_147_6_fu_3597_p1) + $signed(tmp_146_6_cast_fu_3593_p1));

assign p_Val2_50_7_fu_3826_p2 = ($signed(tmp_147_7_fu_3823_p1) + $signed(tmp_146_7_cast_fu_3819_p1));

assign p_Val2_50_8_fu_4052_p2 = ($signed(tmp_147_8_fu_4049_p1) + $signed(tmp_146_8_cast_fu_4045_p1));

assign p_Val2_50_9_fu_4278_p2 = ($signed(tmp_147_9_fu_4275_p1) + $signed(tmp_146_9_cast_fu_4271_p1));

assign p_Val2_50_s_fu_4504_p2 = ($signed(tmp_147_s_fu_4501_p1) + $signed(tmp_146_cast_fu_4497_p1));

assign p_Val2_51_10_fu_4744_p4 = {{p_Val2_50_10_fu_4730_p2[13:6]}};

assign p_Val2_51_1_fu_2484_p4 = {{p_Val2_50_1_fu_2470_p2[13:6]}};

assign p_Val2_51_2_fu_2710_p4 = {{p_Val2_50_2_fu_2696_p2[13:6]}};

assign p_Val2_51_3_fu_2936_p4 = {{p_Val2_50_3_fu_2922_p2[13:6]}};

assign p_Val2_51_4_fu_3162_p4 = {{p_Val2_50_4_fu_3148_p2[13:6]}};

assign p_Val2_51_5_fu_3388_p4 = {{p_Val2_50_5_fu_3374_p2[13:6]}};

assign p_Val2_51_6_fu_3614_p4 = {{p_Val2_50_6_fu_3600_p2[13:6]}};

assign p_Val2_51_7_fu_3840_p4 = {{p_Val2_50_7_fu_3826_p2[13:6]}};

assign p_Val2_51_8_fu_4066_p4 = {{p_Val2_50_8_fu_4052_p2[13:6]}};

assign p_Val2_51_9_fu_4292_p4 = {{p_Val2_50_9_fu_4278_p2[13:6]}};

assign p_Val2_51_s_fu_4518_p4 = {{p_Val2_50_s_fu_4504_p2[13:6]}};

assign p_Val2_52_10_107_fu_7609_p3 = ((underflow_11_reg_10410[0:0] === 1'b1) ? 8'd128 : p_Val2_52_10_reg_9762);

assign p_Val2_52_10_fu_4765_p2 = (tmp_150_10_fu_4754_p1 + p_Val2_51_10_fu_4744_p4);

assign p_Val2_52_1_87_fu_7009_p3 = ((underflow_1_reg_9910[0:0] === 1'b1) ? 8'd128 : p_Val2_52_1_reg_8822);

assign p_Val2_52_1_fu_2505_p2 = (tmp_150_1_fu_2494_p1 + p_Val2_51_1_fu_2484_p4);

assign p_Val2_52_2_89_fu_7069_p3 = ((underflow_2_reg_9960[0:0] === 1'b1) ? 8'd128 : p_Val2_52_2_reg_8916);

assign p_Val2_52_2_fu_2731_p2 = (tmp_150_2_fu_2720_p1 + p_Val2_51_2_fu_2710_p4);

assign p_Val2_52_3_91_fu_7129_p3 = ((underflow_3_reg_10010[0:0] === 1'b1) ? 8'd128 : p_Val2_52_3_reg_9010);

assign p_Val2_52_3_fu_2957_p2 = (tmp_150_3_fu_2946_p1 + p_Val2_51_3_fu_2936_p4);

assign p_Val2_52_4_93_fu_7189_p3 = ((underflow_4_reg_10060[0:0] === 1'b1) ? 8'd128 : p_Val2_52_4_reg_9104);

assign p_Val2_52_4_fu_3183_p2 = (tmp_150_4_fu_3172_p1 + p_Val2_51_4_fu_3162_p4);

assign p_Val2_52_5_95_fu_7249_p3 = ((underflow_5_reg_10110[0:0] === 1'b1) ? 8'd128 : p_Val2_52_5_reg_9198);

assign p_Val2_52_5_fu_3409_p2 = (tmp_150_5_fu_3398_p1 + p_Val2_51_5_fu_3388_p4);

assign p_Val2_52_6_97_fu_7309_p3 = ((underflow_6_reg_10160[0:0] === 1'b1) ? 8'd128 : p_Val2_52_6_reg_9292);

assign p_Val2_52_6_fu_3635_p2 = (tmp_150_6_fu_3624_p1 + p_Val2_51_6_fu_3614_p4);

assign p_Val2_52_7_99_fu_7369_p3 = ((underflow_7_reg_10210[0:0] === 1'b1) ? 8'd128 : p_Val2_52_7_reg_9386);

assign p_Val2_52_7_fu_3861_p2 = (tmp_150_7_fu_3850_p1 + p_Val2_51_7_fu_3840_p4);

assign p_Val2_52_8_101_fu_7429_p3 = ((underflow_s_reg_10260[0:0] === 1'b1) ? 8'd128 : p_Val2_52_8_reg_9480);

assign p_Val2_52_8_fu_4087_p2 = (tmp_150_8_fu_4076_p1 + p_Val2_51_8_fu_4066_p4);

assign p_Val2_52_9_103_fu_7489_p3 = ((underflow_9_reg_10310[0:0] === 1'b1) ? 8'd128 : p_Val2_52_9_reg_9574);

assign p_Val2_52_9_fu_4313_p2 = (tmp_150_9_fu_4302_p1 + p_Val2_51_9_fu_4292_p4);

assign p_Val2_52_mux_10_fu_7603_p3 = ((brmerge_i_i_i_10_reg_10415[0:0] === 1'b1) ? 8'd127 : p_Val2_52_10_reg_9762);

assign p_Val2_52_mux_1_fu_7003_p3 = ((brmerge_i_i_i_1_reg_9915[0:0] === 1'b1) ? 8'd127 : p_Val2_52_1_reg_8822);

assign p_Val2_52_mux_2_fu_7063_p3 = ((brmerge_i_i_i_2_reg_9965[0:0] === 1'b1) ? 8'd127 : p_Val2_52_2_reg_8916);

assign p_Val2_52_mux_3_fu_7123_p3 = ((brmerge_i_i_i_3_reg_10015[0:0] === 1'b1) ? 8'd127 : p_Val2_52_3_reg_9010);

assign p_Val2_52_mux_4_fu_7183_p3 = ((brmerge_i_i_i_4_reg_10065[0:0] === 1'b1) ? 8'd127 : p_Val2_52_4_reg_9104);

assign p_Val2_52_mux_5_fu_7243_p3 = ((brmerge_i_i_i_5_reg_10115[0:0] === 1'b1) ? 8'd127 : p_Val2_52_5_reg_9198);

assign p_Val2_52_mux_6_fu_7303_p3 = ((brmerge_i_i_i_6_reg_10165[0:0] === 1'b1) ? 8'd127 : p_Val2_52_6_reg_9292);

assign p_Val2_52_mux_7_fu_7363_p3 = ((brmerge_i_i_i_7_reg_10215[0:0] === 1'b1) ? 8'd127 : p_Val2_52_7_reg_9386);

assign p_Val2_52_mux_8_fu_7423_p3 = ((brmerge_i_i_i_8_reg_10265[0:0] === 1'b1) ? 8'd127 : p_Val2_52_8_reg_9480);

assign p_Val2_52_mux_9_fu_7483_p3 = ((brmerge_i_i_i_9_reg_10315[0:0] === 1'b1) ? 8'd127 : p_Val2_52_9_reg_9574);

assign p_Val2_52_mux_fu_6943_p3 = ((brmerge_i_i_i_reg_9865[0:0] === 1'b1) ? 8'd127 : p_Val2_2_reg_8728);

assign p_Val2_52_mux_s_fu_7543_p3 = ((brmerge_i_i_i_s_reg_10365[0:0] === 1'b1) ? 8'd127 : p_Val2_52_s_reg_9668);

assign p_Val2_52_s_105_fu_7549_p3 = ((underflow_10_reg_10360[0:0] === 1'b1) ? 8'd128 : p_Val2_52_s_reg_9668);

assign p_Val2_52_s_fu_4539_p2 = (tmp_150_s_fu_4528_p1 + p_Val2_51_s_fu_4518_p4);

assign p_Val2_55_10_fu_4843_p2 = ($signed(tmp_162_10_fu_4840_p1) + $signed(tmp_161_10_cast_fu_4836_p1));

assign p_Val2_55_1_fu_2583_p2 = ($signed(tmp_162_1_fu_2580_p1) + $signed(tmp_161_1_cast_fu_2576_p1));

assign p_Val2_55_2_fu_2809_p2 = ($signed(tmp_162_2_fu_2806_p1) + $signed(tmp_161_2_cast_fu_2802_p1));

assign p_Val2_55_3_fu_3035_p2 = ($signed(tmp_162_3_fu_3032_p1) + $signed(tmp_161_3_cast_fu_3028_p1));

assign p_Val2_55_4_fu_3261_p2 = ($signed(tmp_162_4_fu_3258_p1) + $signed(tmp_161_4_cast_fu_3254_p1));

assign p_Val2_55_5_fu_3487_p2 = ($signed(tmp_162_5_fu_3484_p1) + $signed(tmp_161_5_cast_fu_3480_p1));

assign p_Val2_55_6_fu_3713_p2 = ($signed(tmp_162_6_fu_3710_p1) + $signed(tmp_161_6_cast_fu_3706_p1));

assign p_Val2_55_7_fu_3939_p2 = ($signed(tmp_162_7_fu_3936_p1) + $signed(tmp_161_7_cast_fu_3932_p1));

assign p_Val2_55_8_fu_4165_p2 = ($signed(tmp_162_8_fu_4162_p1) + $signed(tmp_161_8_cast_fu_4158_p1));

assign p_Val2_55_9_fu_4391_p2 = ($signed(tmp_162_9_fu_4388_p1) + $signed(tmp_161_9_cast_fu_4384_p1));

assign p_Val2_55_s_fu_4617_p2 = ($signed(tmp_162_s_fu_4614_p1) + $signed(tmp_161_cast_fu_4610_p1));

assign p_Val2_56_10_fu_4857_p4 = {{p_Val2_55_10_fu_4843_p2[13:6]}};

assign p_Val2_56_1_fu_2597_p4 = {{p_Val2_55_1_fu_2583_p2[13:6]}};

assign p_Val2_56_2_fu_2823_p4 = {{p_Val2_55_2_fu_2809_p2[13:6]}};

assign p_Val2_56_3_fu_3049_p4 = {{p_Val2_55_3_fu_3035_p2[13:6]}};

assign p_Val2_56_4_fu_3275_p4 = {{p_Val2_55_4_fu_3261_p2[13:6]}};

assign p_Val2_56_5_fu_3501_p4 = {{p_Val2_55_5_fu_3487_p2[13:6]}};

assign p_Val2_56_6_fu_3727_p4 = {{p_Val2_55_6_fu_3713_p2[13:6]}};

assign p_Val2_56_7_fu_3953_p4 = {{p_Val2_55_7_fu_3939_p2[13:6]}};

assign p_Val2_56_8_fu_4179_p4 = {{p_Val2_55_8_fu_4165_p2[13:6]}};

assign p_Val2_56_9_fu_4405_p4 = {{p_Val2_55_9_fu_4391_p2[13:6]}};

assign p_Val2_56_s_fu_4631_p4 = {{p_Val2_55_s_fu_4617_p2[13:6]}};

assign p_Val2_57_10_108_fu_7639_p3 = ((underflow_8_10_reg_10435[0:0] === 1'b1) ? 8'd128 : p_Val2_57_10_reg_9809);

assign p_Val2_57_10_fu_4878_p2 = (tmp_165_10_fu_4867_p1 + p_Val2_56_10_fu_4857_p4);

assign p_Val2_57_1_88_fu_7039_p3 = ((underflow_8_1_reg_9935[0:0] === 1'b1) ? 8'd128 : p_Val2_57_1_reg_8869);

assign p_Val2_57_1_fu_2618_p2 = (tmp_165_1_fu_2607_p1 + p_Val2_56_1_fu_2597_p4);

assign p_Val2_57_2_90_fu_7099_p3 = ((underflow_8_2_reg_9985[0:0] === 1'b1) ? 8'd128 : p_Val2_57_2_reg_8963);

assign p_Val2_57_2_fu_2844_p2 = (tmp_165_2_fu_2833_p1 + p_Val2_56_2_fu_2823_p4);

assign p_Val2_57_3_92_fu_7159_p3 = ((underflow_8_3_reg_10035[0:0] === 1'b1) ? 8'd128 : p_Val2_57_3_reg_9057);

assign p_Val2_57_3_fu_3070_p2 = (tmp_165_3_fu_3059_p1 + p_Val2_56_3_fu_3049_p4);

assign p_Val2_57_4_94_fu_7219_p3 = ((underflow_8_4_reg_10085[0:0] === 1'b1) ? 8'd128 : p_Val2_57_4_reg_9151);

assign p_Val2_57_4_fu_3296_p2 = (tmp_165_4_fu_3285_p1 + p_Val2_56_4_fu_3275_p4);

assign p_Val2_57_5_96_fu_7279_p3 = ((underflow_8_5_reg_10135[0:0] === 1'b1) ? 8'd128 : p_Val2_57_5_reg_9245);

assign p_Val2_57_5_fu_3522_p2 = (tmp_165_5_fu_3511_p1 + p_Val2_56_5_fu_3501_p4);

assign p_Val2_57_6_98_fu_7339_p3 = ((underflow_8_6_reg_10185[0:0] === 1'b1) ? 8'd128 : p_Val2_57_6_reg_9339);

assign p_Val2_57_6_fu_3748_p2 = (tmp_165_6_fu_3737_p1 + p_Val2_56_6_fu_3727_p4);

assign p_Val2_57_7_100_fu_7399_p3 = ((underflow_8_7_reg_10235[0:0] === 1'b1) ? 8'd128 : p_Val2_57_7_reg_9433);

assign p_Val2_57_7_fu_3974_p2 = (tmp_165_7_fu_3963_p1 + p_Val2_56_7_fu_3953_p4);

assign p_Val2_57_8_102_fu_7459_p3 = ((underflow_8_8_reg_10285[0:0] === 1'b1) ? 8'd128 : p_Val2_57_8_reg_9527);

assign p_Val2_57_8_fu_4200_p2 = (tmp_165_8_fu_4189_p1 + p_Val2_56_8_fu_4179_p4);

assign p_Val2_57_9_104_fu_7519_p3 = ((underflow_8_9_reg_10335[0:0] === 1'b1) ? 8'd128 : p_Val2_57_9_reg_9621);

assign p_Val2_57_9_fu_4426_p2 = (tmp_165_9_fu_4415_p1 + p_Val2_56_9_fu_4405_p4);

assign p_Val2_57_mux_10_fu_7633_p3 = ((brmerge_i_i_i1_10_reg_10440[0:0] === 1'b1) ? 8'd127 : p_Val2_57_10_reg_9809);

assign p_Val2_57_mux_1_fu_7033_p3 = ((brmerge_i_i_i1_1_reg_9940[0:0] === 1'b1) ? 8'd127 : p_Val2_57_1_reg_8869);

assign p_Val2_57_mux_2_fu_7093_p3 = ((brmerge_i_i_i1_2_reg_9990[0:0] === 1'b1) ? 8'd127 : p_Val2_57_2_reg_8963);

assign p_Val2_57_mux_3_fu_7153_p3 = ((brmerge_i_i_i1_3_reg_10040[0:0] === 1'b1) ? 8'd127 : p_Val2_57_3_reg_9057);

assign p_Val2_57_mux_4_fu_7213_p3 = ((brmerge_i_i_i1_4_reg_10090[0:0] === 1'b1) ? 8'd127 : p_Val2_57_4_reg_9151);

assign p_Val2_57_mux_5_fu_7273_p3 = ((brmerge_i_i_i1_5_reg_10140[0:0] === 1'b1) ? 8'd127 : p_Val2_57_5_reg_9245);

assign p_Val2_57_mux_6_fu_7333_p3 = ((brmerge_i_i_i1_6_reg_10190[0:0] === 1'b1) ? 8'd127 : p_Val2_57_6_reg_9339);

assign p_Val2_57_mux_7_fu_7393_p3 = ((brmerge_i_i_i1_7_reg_10240[0:0] === 1'b1) ? 8'd127 : p_Val2_57_7_reg_9433);

assign p_Val2_57_mux_8_fu_7453_p3 = ((brmerge_i_i_i1_8_reg_10290[0:0] === 1'b1) ? 8'd127 : p_Val2_57_8_reg_9527);

assign p_Val2_57_mux_9_fu_7513_p3 = ((brmerge_i_i_i1_9_reg_10340[0:0] === 1'b1) ? 8'd127 : p_Val2_57_9_reg_9621);

assign p_Val2_57_mux_fu_6973_p3 = ((brmerge_i_i_i1_reg_9890[0:0] === 1'b1) ? 8'd127 : p_Val2_5_reg_8775);

assign p_Val2_57_mux_s_fu_7573_p3 = ((brmerge_i_i_i1_s_reg_10390[0:0] === 1'b1) ? 8'd127 : p_Val2_57_s_reg_9715);

assign p_Val2_57_s_106_fu_7579_p3 = ((underflow_8_s_reg_10385[0:0] === 1'b1) ? 8'd128 : p_Val2_57_s_reg_9715);

assign p_Val2_57_s_fu_4652_p2 = (tmp_165_s_fu_4641_p1 + p_Val2_56_s_fu_4631_p4);

assign p_Val2_5_fu_2392_p2 = (tmp_92_fu_2381_p1 + p_Val2_4_fu_2371_p4);

assign p_Val2_s_85_fu_6949_p3 = ((underflow_reg_9860[0:0] === 1'b1) ? 8'd128 : p_Val2_2_reg_8728);

assign p_Val2_s_fu_2244_p2 = ($signed(tmp_85_fu_2241_p1) + $signed(tmp_132_cast_fu_2237_p1));

assign p_not_i_i1_10_fu_6884_p2 = (deleted_zeros_1_10_fu_6858_p3 ^ 1'd1);

assign p_not_i_i1_1_fu_5224_p2 = (deleted_zeros_1_1_fu_5198_p3 ^ 1'd1);

assign p_not_i_i1_2_fu_5390_p2 = (deleted_zeros_1_2_fu_5364_p3 ^ 1'd1);

assign p_not_i_i1_3_fu_5556_p2 = (deleted_zeros_1_3_fu_5530_p3 ^ 1'd1);

assign p_not_i_i1_4_fu_5722_p2 = (deleted_zeros_1_4_fu_5696_p3 ^ 1'd1);

assign p_not_i_i1_5_fu_5888_p2 = (deleted_zeros_1_5_fu_5862_p3 ^ 1'd1);

assign p_not_i_i1_6_fu_6054_p2 = (deleted_zeros_1_6_fu_6028_p3 ^ 1'd1);

assign p_not_i_i1_7_fu_6220_p2 = (deleted_zeros_1_7_fu_6194_p3 ^ 1'd1);

assign p_not_i_i1_8_fu_6386_p2 = (deleted_zeros_1_8_fu_6360_p3 ^ 1'd1);

assign p_not_i_i1_9_fu_6552_p2 = (deleted_zeros_1_9_fu_6526_p3 ^ 1'd1);

assign p_not_i_i1_fu_5058_p2 = (deleted_zeros_1_fu_5032_p3 ^ 1'd1);

assign p_not_i_i1_s_fu_6718_p2 = (deleted_zeros_1_s_fu_6692_p3 ^ 1'd1);

assign p_not_i_i_10_fu_6801_p2 = (deleted_zeros_11_fu_6775_p3 ^ 1'd1);

assign p_not_i_i_1_fu_5141_p2 = (deleted_zeros_s_fu_5115_p3 ^ 1'd1);

assign p_not_i_i_2_fu_5307_p2 = (deleted_zeros_2_fu_5281_p3 ^ 1'd1);

assign p_not_i_i_3_fu_5473_p2 = (deleted_zeros_3_fu_5447_p3 ^ 1'd1);

assign p_not_i_i_4_fu_5639_p2 = (deleted_zeros_4_fu_5613_p3 ^ 1'd1);

assign p_not_i_i_5_fu_5805_p2 = (deleted_zeros_5_fu_5779_p3 ^ 1'd1);

assign p_not_i_i_6_fu_5971_p2 = (deleted_zeros_6_fu_5945_p3 ^ 1'd1);

assign p_not_i_i_7_fu_6137_p2 = (deleted_zeros_7_fu_6111_p3 ^ 1'd1);

assign p_not_i_i_8_fu_6303_p2 = (deleted_zeros_8_fu_6277_p3 ^ 1'd1);

assign p_not_i_i_9_fu_6469_p2 = (deleted_zeros_9_fu_6443_p3 ^ 1'd1);

assign p_not_i_i_fu_4975_p2 = (deleted_zeros_fu_4949_p3 ^ 1'd1);

assign p_not_i_i_s_fu_6635_p2 = (deleted_zeros_10_fu_6609_p3 ^ 1'd1);

assign p_shl20_cast_fu_7786_p1 = $unsigned(tmp_220_fu_7782_p1);

assign p_shl21_cast_fu_7801_p1 = $unsigned(tmp_222_fu_7797_p1);

assign p_shl2_cast_fu_1447_p1 = $unsigned(tmp_205_fu_1443_p1);

assign p_shl36_cast_fu_1678_p1 = tmp_239_fu_1670_p3;

assign p_shl3_cast_fu_1462_p1 = $unsigned(tmp_206_fu_1458_p1);

assign p_shl44_cast_fu_1723_p1 = tmp_246_fu_1715_p3;

assign p_shl45_cast_fu_1735_p1 = tmp_247_fu_1727_p3;

assign p_shl4_cast_fu_1608_p1 = tmp_235_fu_1600_p3;

assign p_shl52_cast_fu_1754_p3 = {{tmp_250_fu_1750_p1}, {3'd0}};

assign p_shl53_cast_fu_1762_p3 = {{tmp_249_fu_1745_p2}, {1'd0}};

assign p_shl5_cast_fu_1620_p1 = tmp_236_fu_1612_p3;

assign p_shl61_cast_fu_1797_p1 = tmp_254_fu_1789_p3;

assign p_shl68_cast_fu_1820_p1 = tmp_257_fu_1812_p3;

assign p_shl69_cast_fu_1832_p1 = tmp_258_fu_1824_p3;

assign p_shl6_cast_fu_1573_p1 = tmp_231_fu_1565_p3;

assign p_shl7_cast_fu_1585_p1 = tmp_232_fu_1577_p3;

assign this_assign_26_1_10_fu_7645_p3 = ((underflow_8_not_10_fu_7628_p2[0:0] === 1'b1) ? p_Val2_57_mux_10_fu_7633_p3 : p_Val2_57_10_108_fu_7639_p3);

assign this_assign_26_1_1_fu_7045_p3 = ((underflow_8_not_1_fu_7028_p2[0:0] === 1'b1) ? p_Val2_57_mux_1_fu_7033_p3 : p_Val2_57_1_88_fu_7039_p3);

assign this_assign_26_1_2_fu_7105_p3 = ((underflow_8_not_2_fu_7088_p2[0:0] === 1'b1) ? p_Val2_57_mux_2_fu_7093_p3 : p_Val2_57_2_90_fu_7099_p3);

assign this_assign_26_1_3_fu_7165_p3 = ((underflow_8_not_3_fu_7148_p2[0:0] === 1'b1) ? p_Val2_57_mux_3_fu_7153_p3 : p_Val2_57_3_92_fu_7159_p3);

assign this_assign_26_1_4_fu_7225_p3 = ((underflow_8_not_4_fu_7208_p2[0:0] === 1'b1) ? p_Val2_57_mux_4_fu_7213_p3 : p_Val2_57_4_94_fu_7219_p3);

assign this_assign_26_1_5_fu_7285_p3 = ((underflow_8_not_5_fu_7268_p2[0:0] === 1'b1) ? p_Val2_57_mux_5_fu_7273_p3 : p_Val2_57_5_96_fu_7279_p3);

assign this_assign_26_1_6_fu_7345_p3 = ((underflow_8_not_6_fu_7328_p2[0:0] === 1'b1) ? p_Val2_57_mux_6_fu_7333_p3 : p_Val2_57_6_98_fu_7339_p3);

assign this_assign_26_1_7_fu_7405_p3 = ((underflow_8_not_7_fu_7388_p2[0:0] === 1'b1) ? p_Val2_57_mux_7_fu_7393_p3 : p_Val2_57_7_100_fu_7399_p3);

assign this_assign_26_1_8_fu_7465_p3 = ((underflow_8_not_8_fu_7448_p2[0:0] === 1'b1) ? p_Val2_57_mux_8_fu_7453_p3 : p_Val2_57_8_102_fu_7459_p3);

assign this_assign_26_1_9_fu_7525_p3 = ((underflow_8_not_9_fu_7508_p2[0:0] === 1'b1) ? p_Val2_57_mux_9_fu_7513_p3 : p_Val2_57_9_104_fu_7519_p3);

assign this_assign_26_1_fu_6985_p3 = ((underflow_8_not_fu_6968_p2[0:0] === 1'b1) ? p_Val2_57_mux_fu_6973_p3 : p_Val2_1_86_fu_6979_p3);

assign this_assign_26_1_s_fu_7585_p3 = ((underflow_8_not_s_fu_7568_p2[0:0] === 1'b1) ? p_Val2_57_mux_s_fu_7573_p3 : p_Val2_57_s_106_fu_7579_p3);

assign tmp10_fu_7054_p2 = (brmerge40_demorgan_i_4_reg_9955 | tmp_159_2_reg_9950);

assign tmp11_demorgan_fu_5417_p2 = (p_38_i_i_2_fu_5386_p2 | brmerge40_demorgan_i_5_fu_5412_p2);

assign tmp11_fu_5423_p2 = (tmp11_demorgan_fu_5417_p2 ^ 1'd1);

assign tmp12_fu_7084_p2 = (brmerge40_demorgan_i_5_reg_9980 | tmp_174_2_reg_9975);

assign tmp13_demorgan_fu_5500_p2 = (p_38_i_i1_3_fu_5469_p2 | brmerge40_demorgan_i_6_fu_5495_p2);

assign tmp13_fu_5506_p2 = (tmp13_demorgan_fu_5500_p2 ^ 1'd1);

assign tmp14_fu_7114_p2 = (brmerge40_demorgan_i_6_reg_10005 | tmp_159_3_reg_10000);

assign tmp15_demorgan_fu_5583_p2 = (p_38_i_i_3_fu_5552_p2 | brmerge40_demorgan_i_7_fu_5578_p2);

assign tmp15_fu_5589_p2 = (tmp15_demorgan_fu_5583_p2 ^ 1'd1);

assign tmp16_fu_7144_p2 = (brmerge40_demorgan_i_7_reg_10030 | tmp_174_3_reg_10025);

assign tmp17_demorgan_fu_5666_p2 = (p_38_i_i1_4_fu_5635_p2 | brmerge40_demorgan_i_8_fu_5661_p2);

assign tmp17_fu_5672_p2 = (tmp17_demorgan_fu_5666_p2 ^ 1'd1);

assign tmp18_fu_7174_p2 = (brmerge40_demorgan_i_8_reg_10055 | tmp_159_4_reg_10050);

assign tmp19_demorgan_fu_5749_p2 = (p_38_i_i_4_fu_5718_p2 | brmerge40_demorgan_i_9_fu_5744_p2);

assign tmp19_fu_5755_p2 = (tmp19_demorgan_fu_5749_p2 ^ 1'd1);

assign tmp1_demorgan_fu_5002_p2 = (p_38_i_i1_fu_4971_p2 | brmerge40_demorgan_i_fu_4997_p2);

assign tmp1_fu_5008_p2 = (tmp1_demorgan_fu_5002_p2 ^ 1'd1);

assign tmp20_fu_7204_p2 = (brmerge40_demorgan_i_9_reg_10080 | tmp_174_4_reg_10075);

assign tmp21_demorgan_fu_5832_p2 = (p_38_i_i1_5_fu_5801_p2 | brmerge40_demorgan_i_23_fu_5827_p2);

assign tmp21_fu_5838_p2 = (tmp21_demorgan_fu_5832_p2 ^ 1'd1);

assign tmp22_fu_7234_p2 = (brmerge40_demorgan_i_23_reg_10105 | tmp_159_5_reg_10100);

assign tmp23_demorgan_fu_5915_p2 = (p_38_i_i_5_fu_5884_p2 | brmerge40_demorgan_i_10_fu_5910_p2);

assign tmp23_fu_5921_p2 = (tmp23_demorgan_fu_5915_p2 ^ 1'd1);

assign tmp24_fu_7264_p2 = (brmerge40_demorgan_i_10_reg_10130 | tmp_174_5_reg_10125);

assign tmp25_demorgan_fu_5998_p2 = (p_38_i_i1_6_fu_5967_p2 | brmerge40_demorgan_i_11_fu_5993_p2);

assign tmp25_fu_6004_p2 = (tmp25_demorgan_fu_5998_p2 ^ 1'd1);

assign tmp26_fu_7294_p2 = (brmerge40_demorgan_i_11_reg_10155 | tmp_159_6_reg_10150);

assign tmp27_demorgan_fu_6081_p2 = (p_38_i_i_6_fu_6050_p2 | brmerge40_demorgan_i_12_fu_6076_p2);

assign tmp27_fu_6087_p2 = (tmp27_demorgan_fu_6081_p2 ^ 1'd1);

assign tmp28_fu_7324_p2 = (brmerge40_demorgan_i_12_reg_10180 | tmp_174_6_reg_10175);

assign tmp29_demorgan_fu_6164_p2 = (p_38_i_i1_7_fu_6133_p2 | brmerge40_demorgan_i_13_fu_6159_p2);

assign tmp29_fu_6170_p2 = (tmp29_demorgan_fu_6164_p2 ^ 1'd1);

assign tmp2_fu_6934_p2 = (brmerge40_demorgan_i_reg_9855 | tmp_89_reg_9850);

assign tmp30_fu_7354_p2 = (brmerge40_demorgan_i_13_reg_10205 | tmp_159_7_reg_10200);

assign tmp31_demorgan_fu_6247_p2 = (p_38_i_i_7_fu_6216_p2 | brmerge40_demorgan_i_14_fu_6242_p2);

assign tmp31_fu_6253_p2 = (tmp31_demorgan_fu_6247_p2 ^ 1'd1);

assign tmp32_fu_7384_p2 = (brmerge40_demorgan_i_14_reg_10230 | tmp_174_7_reg_10225);

assign tmp33_demorgan_fu_6330_p2 = (p_38_i_i1_8_fu_6299_p2 | brmerge40_demorgan_i_15_fu_6325_p2);

assign tmp33_fu_6336_p2 = (tmp33_demorgan_fu_6330_p2 ^ 1'd1);

assign tmp34_fu_7414_p2 = (brmerge40_demorgan_i_15_reg_10255 | tmp_159_8_reg_10250);

assign tmp35_demorgan_fu_6413_p2 = (p_38_i_i_8_fu_6382_p2 | brmerge40_demorgan_i_16_fu_6408_p2);

assign tmp35_fu_6419_p2 = (tmp35_demorgan_fu_6413_p2 ^ 1'd1);

assign tmp36_fu_7444_p2 = (brmerge40_demorgan_i_16_reg_10280 | tmp_174_8_reg_10275);

assign tmp37_demorgan_fu_6496_p2 = (p_38_i_i1_9_fu_6465_p2 | brmerge40_demorgan_i_17_fu_6491_p2);

assign tmp37_fu_6502_p2 = (tmp37_demorgan_fu_6496_p2 ^ 1'd1);

assign tmp38_fu_7474_p2 = (brmerge40_demorgan_i_17_reg_10305 | tmp_159_9_reg_10300);

assign tmp39_demorgan_fu_6579_p2 = (p_38_i_i_9_fu_6548_p2 | brmerge40_demorgan_i_18_fu_6574_p2);

assign tmp39_fu_6585_p2 = (tmp39_demorgan_fu_6579_p2 ^ 1'd1);

assign tmp3_demorgan_fu_5085_p2 = (p_38_i_i_fu_5054_p2 | brmerge40_demorgan_i_1_fu_5080_p2);

assign tmp3_fu_5091_p2 = (tmp3_demorgan_fu_5085_p2 ^ 1'd1);

assign tmp40_fu_7504_p2 = (brmerge40_demorgan_i_18_reg_10330 | tmp_174_9_reg_10325);

assign tmp41_demorgan_fu_6662_p2 = (p_38_i_i1_s_fu_6631_p2 | brmerge40_demorgan_i_19_fu_6657_p2);

assign tmp41_fu_6668_p2 = (tmp41_demorgan_fu_6662_p2 ^ 1'd1);

assign tmp42_fu_7534_p2 = (brmerge40_demorgan_i_19_reg_10355 | tmp_159_s_reg_10350);

assign tmp43_demorgan_fu_6745_p2 = (p_38_i_i_s_fu_6714_p2 | brmerge40_demorgan_i_20_fu_6740_p2);

assign tmp43_fu_6751_p2 = (tmp43_demorgan_fu_6745_p2 ^ 1'd1);

assign tmp44_fu_7564_p2 = (brmerge40_demorgan_i_20_reg_10380 | tmp_174_s_reg_10375);

assign tmp45_demorgan_fu_6828_p2 = (p_38_i_i1_10_fu_6797_p2 | brmerge40_demorgan_i_21_fu_6823_p2);

assign tmp45_fu_6834_p2 = (tmp45_demorgan_fu_6828_p2 ^ 1'd1);

assign tmp46_fu_7594_p2 = (brmerge40_demorgan_i_21_reg_10405 | tmp_159_10_reg_10400);

assign tmp47_demorgan_fu_6911_p2 = (p_38_i_i_10_fu_6880_p2 | brmerge40_demorgan_i_22_fu_6906_p2);

assign tmp47_fu_6917_p2 = (tmp47_demorgan_fu_6911_p2 ^ 1'd1);

assign tmp48_fu_7624_p2 = (brmerge40_demorgan_i_22_reg_10430 | tmp_174_10_reg_10425);

assign tmp4_fu_6964_p2 = (brmerge40_demorgan_i_1_reg_9880 | tmp_95_reg_9875);

assign tmp5_demorgan_fu_5168_p2 = (p_38_i_i1_1_fu_5137_p2 | brmerge40_demorgan_i_2_fu_5163_p2);

assign tmp5_fu_5174_p2 = (tmp5_demorgan_fu_5168_p2 ^ 1'd1);

assign tmp6_fu_6994_p2 = (brmerge40_demorgan_i_2_reg_9905 | tmp_159_1_reg_9900);

assign tmp7_demorgan_fu_5251_p2 = (p_38_i_i_1_fu_5220_p2 | brmerge40_demorgan_i_3_fu_5246_p2);

assign tmp7_fu_5257_p2 = (tmp7_demorgan_fu_5251_p2 ^ 1'd1);

assign tmp8_fu_7024_p2 = (brmerge40_demorgan_i_3_reg_9930 | tmp_174_1_reg_9925);

assign tmp9_demorgan_fu_5334_p2 = (p_38_i_i1_2_fu_5303_p2 | brmerge40_demorgan_i_4_fu_5329_p2);

assign tmp9_fu_5340_p2 = (tmp9_demorgan_fu_5334_p2 ^ 1'd1);

assign tmp_132_cast_fu_2237_p1 = $signed(tmp_84_fu_2230_p3);

assign tmp_141_cast_fu_2350_p1 = $signed(tmp_90_fu_2343_p3);

assign tmp_146_10_cast_fu_4723_p1 = $signed(tmp_146_10_fu_4716_p3);

assign tmp_146_10_fu_4716_p3 = {{ShuffleConvs_2_Downs_93_reg_8697}, {6'd0}};

assign tmp_146_1_cast_fu_2463_p1 = $signed(tmp_146_1_fu_2456_p3);

assign tmp_146_1_fu_2456_p3 = {{ShuffleConvs_2_Downs_53_reg_8397}, {6'd0}};

assign tmp_146_2_cast_fu_2689_p1 = $signed(tmp_146_2_fu_2682_p3);

assign tmp_146_2_fu_2682_p3 = {{ShuffleConvs_2_Downs_57_reg_8427}, {6'd0}};

assign tmp_146_3_cast_fu_2915_p1 = $signed(tmp_146_3_fu_2908_p3);

assign tmp_146_3_fu_2908_p3 = {{ShuffleConvs_2_Downs_61_reg_8457}, {6'd0}};

assign tmp_146_4_cast_fu_3141_p1 = $signed(tmp_146_4_fu_3134_p3);

assign tmp_146_4_fu_3134_p3 = {{ShuffleConvs_2_Downs_65_reg_8487}, {6'd0}};

assign tmp_146_5_cast_fu_3367_p1 = $signed(tmp_146_5_fu_3360_p3);

assign tmp_146_5_fu_3360_p3 = {{ShuffleConvs_2_Downs_69_reg_8517}, {6'd0}};

assign tmp_146_6_cast_fu_3593_p1 = $signed(tmp_146_6_fu_3586_p3);

assign tmp_146_6_fu_3586_p3 = {{ShuffleConvs_2_Downs_73_reg_8547}, {6'd0}};

assign tmp_146_7_cast_fu_3819_p1 = $signed(tmp_146_7_fu_3812_p3);

assign tmp_146_7_fu_3812_p3 = {{ShuffleConvs_2_Downs_77_reg_8577}, {6'd0}};

assign tmp_146_8_cast_fu_4045_p1 = $signed(tmp_146_8_fu_4038_p3);

assign tmp_146_8_fu_4038_p3 = {{ShuffleConvs_2_Downs_81_reg_8607}, {6'd0}};

assign tmp_146_9_cast_fu_4271_p1 = $signed(tmp_146_9_fu_4264_p3);

assign tmp_146_9_fu_4264_p3 = {{ShuffleConvs_2_Downs_85_reg_8637}, {6'd0}};

assign tmp_146_cast_fu_4497_p1 = $signed(tmp_146_s_fu_4490_p3);

assign tmp_146_s_fu_4490_p3 = {{ShuffleConvs_2_Downs_89_reg_8667}, {6'd0}};

assign tmp_147_10_fu_4727_p1 = $signed(rr_0_V_11_reg_8687);

assign tmp_147_1_fu_2467_p1 = $signed(rr_0_V_1_reg_8387);

assign tmp_147_2_fu_2693_p1 = $signed(rr_0_V_2_reg_8417);

assign tmp_147_3_fu_2919_p1 = $signed(rr_0_V_3_reg_8447);

assign tmp_147_4_fu_3145_p1 = $signed(rr_0_V_4_reg_8477);

assign tmp_147_5_fu_3371_p1 = $signed(rr_0_V_5_reg_8507);

assign tmp_147_6_fu_3597_p1 = $signed(rr_0_V_6_reg_8537);

assign tmp_147_7_fu_3823_p1 = $signed(rr_0_V_7_reg_8567);

assign tmp_147_8_fu_4049_p1 = $signed(rr_0_V_8_reg_8597);

assign tmp_147_9_fu_4275_p1 = $signed(rr_0_V_9_reg_8627);

assign tmp_147_s_fu_4501_p1 = $signed(rr_0_V_10_reg_8657);

assign tmp_150_10_fu_4754_p1 = tmp_376_reg_8702;

assign tmp_150_1_fu_2494_p1 = tmp_276_reg_8402;

assign tmp_150_2_fu_2720_p1 = tmp_286_reg_8432;

assign tmp_150_3_fu_2946_p1 = tmp_296_reg_8462;

assign tmp_150_4_fu_3172_p1 = tmp_306_reg_8492;

assign tmp_150_5_fu_3398_p1 = tmp_316_reg_8522;

assign tmp_150_6_fu_3624_p1 = tmp_326_reg_8552;

assign tmp_150_7_fu_3850_p1 = tmp_336_reg_8582;

assign tmp_150_8_fu_4076_p1 = tmp_346_reg_8612;

assign tmp_150_9_fu_4302_p1 = tmp_356_reg_8642;

assign tmp_150_s_fu_4528_p1 = tmp_366_reg_8672;

assign tmp_154_10_fu_4779_p2 = (tmp_378_fu_4771_p3 ^ 1'd1);

assign tmp_154_1_fu_2519_p2 = (tmp_278_fu_2511_p3 ^ 1'd1);

assign tmp_154_2_fu_2745_p2 = (tmp_288_fu_2737_p3 ^ 1'd1);

assign tmp_154_3_fu_2971_p2 = (tmp_298_fu_2963_p3 ^ 1'd1);

assign tmp_154_4_fu_3197_p2 = (tmp_308_fu_3189_p3 ^ 1'd1);

assign tmp_154_5_fu_3423_p2 = (tmp_318_fu_3415_p3 ^ 1'd1);

assign tmp_154_6_fu_3649_p2 = (tmp_328_fu_3641_p3 ^ 1'd1);

assign tmp_154_7_fu_3875_p2 = (tmp_338_fu_3867_p3 ^ 1'd1);

assign tmp_154_8_fu_4101_p2 = (tmp_348_fu_4093_p3 ^ 1'd1);

assign tmp_154_9_fu_4327_p2 = (tmp_358_fu_4319_p3 ^ 1'd1);

assign tmp_154_s_fu_4553_p2 = (tmp_368_fu_4545_p3 ^ 1'd1);

assign tmp_157_10_fu_6780_p2 = (tmp_379_fu_6768_p3 ^ 1'd1);

assign tmp_157_1_fu_5120_p2 = (tmp_279_fu_5108_p3 ^ 1'd1);

assign tmp_157_2_fu_5286_p2 = (tmp_289_fu_5274_p3 ^ 1'd1);

assign tmp_157_3_fu_5452_p2 = (tmp_299_fu_5440_p3 ^ 1'd1);

assign tmp_157_4_fu_5618_p2 = (tmp_309_fu_5606_p3 ^ 1'd1);

assign tmp_157_5_fu_5784_p2 = (tmp_319_fu_5772_p3 ^ 1'd1);

assign tmp_157_6_fu_5950_p2 = (tmp_329_fu_5938_p3 ^ 1'd1);

assign tmp_157_7_fu_6116_p2 = (tmp_339_fu_6104_p3 ^ 1'd1);

assign tmp_157_8_fu_6282_p2 = (tmp_349_fu_6270_p3 ^ 1'd1);

assign tmp_157_9_fu_6448_p2 = (tmp_359_fu_6436_p3 ^ 1'd1);

assign tmp_157_s_fu_6614_p2 = (tmp_369_fu_6602_p3 ^ 1'd1);

assign tmp_159_10_fu_6812_p2 = (tmp_375_reg_9756 ^ 1'd1);

assign tmp_159_1_fu_5152_p2 = (tmp_275_reg_8816 ^ 1'd1);

assign tmp_159_2_fu_5318_p2 = (tmp_285_reg_8910 ^ 1'd1);

assign tmp_159_3_fu_5484_p2 = (tmp_295_reg_9004 ^ 1'd1);

assign tmp_159_4_fu_5650_p2 = (tmp_305_reg_9098 ^ 1'd1);

assign tmp_159_5_fu_5816_p2 = (tmp_315_reg_9192 ^ 1'd1);

assign tmp_159_6_fu_5982_p2 = (tmp_325_reg_9286 ^ 1'd1);

assign tmp_159_7_fu_6148_p2 = (tmp_335_reg_9380 ^ 1'd1);

assign tmp_159_8_fu_6314_p2 = (tmp_345_reg_9474 ^ 1'd1);

assign tmp_159_9_fu_6480_p2 = (tmp_355_reg_9568 ^ 1'd1);

assign tmp_159_s_fu_6646_p2 = (tmp_365_reg_9662 ^ 1'd1);

assign tmp_161_10_cast_fu_4836_p1 = $signed(tmp_161_10_fu_4829_p3);

assign tmp_161_10_fu_4829_p3 = {{ShuffleConvs_2_Downs_94_reg_8707}, {6'd0}};

assign tmp_161_1_cast_fu_2576_p1 = $signed(tmp_161_1_fu_2569_p3);

assign tmp_161_1_fu_2569_p3 = {{ShuffleConvs_2_Downs_54_reg_8407}, {6'd0}};

assign tmp_161_2_cast_fu_2802_p1 = $signed(tmp_161_2_fu_2795_p3);

assign tmp_161_2_fu_2795_p3 = {{ShuffleConvs_2_Downs_58_reg_8437}, {6'd0}};

assign tmp_161_3_cast_fu_3028_p1 = $signed(tmp_161_3_fu_3021_p3);

assign tmp_161_3_fu_3021_p3 = {{ShuffleConvs_2_Downs_62_reg_8467}, {6'd0}};

assign tmp_161_4_cast_fu_3254_p1 = $signed(tmp_161_4_fu_3247_p3);

assign tmp_161_4_fu_3247_p3 = {{ShuffleConvs_2_Downs_66_reg_8497}, {6'd0}};

assign tmp_161_5_cast_fu_3480_p1 = $signed(tmp_161_5_fu_3473_p3);

assign tmp_161_5_fu_3473_p3 = {{ShuffleConvs_2_Downs_70_reg_8527}, {6'd0}};

assign tmp_161_6_cast_fu_3706_p1 = $signed(tmp_161_6_fu_3699_p3);

assign tmp_161_6_fu_3699_p3 = {{ShuffleConvs_2_Downs_74_reg_8557}, {6'd0}};

assign tmp_161_7_cast_fu_3932_p1 = $signed(tmp_161_7_fu_3925_p3);

assign tmp_161_7_fu_3925_p3 = {{ShuffleConvs_2_Downs_78_reg_8587}, {6'd0}};

assign tmp_161_8_cast_fu_4158_p1 = $signed(tmp_161_8_fu_4151_p3);

assign tmp_161_8_fu_4151_p3 = {{ShuffleConvs_2_Downs_82_reg_8617}, {6'd0}};

assign tmp_161_9_cast_fu_4384_p1 = $signed(tmp_161_9_fu_4377_p3);

assign tmp_161_9_fu_4377_p3 = {{ShuffleConvs_2_Downs_86_reg_8647}, {6'd0}};

assign tmp_161_cast_fu_4610_p1 = $signed(tmp_161_s_fu_4603_p3);

assign tmp_161_s_fu_4603_p3 = {{ShuffleConvs_2_Downs_90_reg_8677}, {6'd0}};

assign tmp_162_10_fu_4840_p1 = $signed(rr_1_V_11_reg_8692);

assign tmp_162_1_fu_2580_p1 = $signed(rr_1_V_1_reg_8392);

assign tmp_162_2_fu_2806_p1 = $signed(rr_1_V_2_reg_8422);

assign tmp_162_3_fu_3032_p1 = $signed(rr_1_V_3_reg_8452);

assign tmp_162_4_fu_3258_p1 = $signed(rr_1_V_4_reg_8482);

assign tmp_162_5_fu_3484_p1 = $signed(rr_1_V_5_reg_8512);

assign tmp_162_6_fu_3710_p1 = $signed(rr_1_V_6_reg_8542);

assign tmp_162_7_fu_3936_p1 = $signed(rr_1_V_7_reg_8572);

assign tmp_162_8_fu_4162_p1 = $signed(rr_1_V_8_reg_8602);

assign tmp_162_9_fu_4388_p1 = $signed(rr_1_V_9_reg_8632);

assign tmp_162_s_fu_4614_p1 = $signed(rr_1_V_10_reg_8662);

assign tmp_165_10_fu_4867_p1 = tmp_381_reg_8712;

assign tmp_165_1_fu_2607_p1 = tmp_281_reg_8412;

assign tmp_165_2_fu_2833_p1 = tmp_291_reg_8442;

assign tmp_165_3_fu_3059_p1 = tmp_301_reg_8472;

assign tmp_165_4_fu_3285_p1 = tmp_311_reg_8502;

assign tmp_165_5_fu_3511_p1 = tmp_321_reg_8532;

assign tmp_165_6_fu_3737_p1 = tmp_331_reg_8562;

assign tmp_165_7_fu_3963_p1 = tmp_341_reg_8592;

assign tmp_165_8_fu_4189_p1 = tmp_351_reg_8622;

assign tmp_165_9_fu_4415_p1 = tmp_361_reg_8652;

assign tmp_165_s_fu_4641_p1 = tmp_371_reg_8682;

assign tmp_169_10_fu_4892_p2 = (tmp_383_fu_4884_p3 ^ 1'd1);

assign tmp_169_1_fu_2632_p2 = (tmp_283_fu_2624_p3 ^ 1'd1);

assign tmp_169_2_fu_2858_p2 = (tmp_293_fu_2850_p3 ^ 1'd1);

assign tmp_169_3_fu_3084_p2 = (tmp_303_fu_3076_p3 ^ 1'd1);

assign tmp_169_4_fu_3310_p2 = (tmp_313_fu_3302_p3 ^ 1'd1);

assign tmp_169_5_fu_3536_p2 = (tmp_323_fu_3528_p3 ^ 1'd1);

assign tmp_169_6_fu_3762_p2 = (tmp_333_fu_3754_p3 ^ 1'd1);

assign tmp_169_7_fu_3988_p2 = (tmp_343_fu_3980_p3 ^ 1'd1);

assign tmp_169_8_fu_4214_p2 = (tmp_353_fu_4206_p3 ^ 1'd1);

assign tmp_169_9_fu_4440_p2 = (tmp_363_fu_4432_p3 ^ 1'd1);

assign tmp_169_s_fu_4666_p2 = (tmp_373_fu_4658_p3 ^ 1'd1);

assign tmp_172_10_fu_6863_p2 = (tmp_384_fu_6851_p3 ^ 1'd1);

assign tmp_172_1_fu_5203_p2 = (tmp_284_fu_5191_p3 ^ 1'd1);

assign tmp_172_2_fu_5369_p2 = (tmp_294_fu_5357_p3 ^ 1'd1);

assign tmp_172_3_fu_5535_p2 = (tmp_304_fu_5523_p3 ^ 1'd1);

assign tmp_172_4_fu_5701_p2 = (tmp_314_fu_5689_p3 ^ 1'd1);

assign tmp_172_5_fu_5867_p2 = (tmp_324_fu_5855_p3 ^ 1'd1);

assign tmp_172_6_fu_6033_p2 = (tmp_334_fu_6021_p3 ^ 1'd1);

assign tmp_172_7_fu_6199_p2 = (tmp_344_fu_6187_p3 ^ 1'd1);

assign tmp_172_8_fu_6365_p2 = (tmp_354_fu_6353_p3 ^ 1'd1);

assign tmp_172_9_fu_6531_p2 = (tmp_364_fu_6519_p3 ^ 1'd1);

assign tmp_172_s_fu_6697_p2 = (tmp_374_fu_6685_p3 ^ 1'd1);

assign tmp_174_10_fu_6895_p2 = (tmp_380_reg_9803 ^ 1'd1);

assign tmp_174_1_fu_5235_p2 = (tmp_280_reg_8863 ^ 1'd1);

assign tmp_174_2_fu_5401_p2 = (tmp_290_reg_8957 ^ 1'd1);

assign tmp_174_3_fu_5567_p2 = (tmp_300_reg_9051 ^ 1'd1);

assign tmp_174_4_fu_5733_p2 = (tmp_310_reg_9145 ^ 1'd1);

assign tmp_174_5_fu_5899_p2 = (tmp_320_reg_9239 ^ 1'd1);

assign tmp_174_6_fu_6065_p2 = (tmp_330_reg_9333 ^ 1'd1);

assign tmp_174_7_fu_6231_p2 = (tmp_340_reg_9427 ^ 1'd1);

assign tmp_174_8_fu_6397_p2 = (tmp_350_reg_9521 ^ 1'd1);

assign tmp_174_9_fu_6563_p2 = (tmp_360_reg_9615 ^ 1'd1);

assign tmp_174_s_fu_6729_p2 = (tmp_370_reg_9709 ^ 1'd1);

assign tmp_205_fu_1443_p1 = $signed(tmp_211_fu_1436_p3);

assign tmp_206_fu_1458_p1 = $signed(tmp_212_fu_1451_p3);

assign tmp_207_fu_1466_p2 = (p_shl2_cast_fu_1447_p1 + p_shl3_cast_fu_1462_p1);

assign tmp_208_fu_1387_p2 = (exitcond5_mid_fu_1375_p2 | exitcond_flatten_reg_7922);

assign tmp_209_fu_1475_p2 = (h_cast_mid2_cast_fu_1472_p1 + tmp_207_fu_1466_p2);

assign tmp_211_fu_1436_p3 = {{tmp_210_reg_7960}, {3'd0}};

assign tmp_212_fu_1451_p3 = {{tmp_210_reg_7960}, {1'd0}};

assign tmp_213_fu_1481_p2 = tmp_209_fu_1475_p2 << 11'd3;

assign tmp_214_fu_1487_p2 = tmp_209_fu_1475_p2 << 11'd1;

assign tmp_215_fu_1493_p2 = (tmp_213_fu_1481_p2 + tmp_214_fu_1487_p2);

assign tmp_216_fu_1502_p2 = (w_cast_cast_fu_1499_p1 + tmp_215_fu_1493_p2);

assign tmp_217_fu_7871_p1 = grp_fu_7707_p2[4:0];

assign tmp_219_fu_7775_p3 = {{tmp_218_reg_10473}, {3'd0}};

assign tmp_220_fu_7782_p1 = $signed(tmp_219_fu_7775_p3);

assign tmp_221_fu_7790_p3 = {{tmp_218_reg_10473}, {1'd0}};

assign tmp_222_fu_7797_p1 = $signed(tmp_221_fu_7790_p3);

assign tmp_223_fu_7805_p2 = (p_shl20_cast_fu_7786_p1 + p_shl21_cast_fu_7801_p1);

assign tmp_224_fu_7754_p2 = (exitcond_mid_fu_7742_p2 | exitcond_flatten2_reg_10454);

assign tmp_225_fu_7814_p2 = (h5_cast_mid2_cast_fu_7811_p1 + tmp_223_fu_7805_p2);

assign tmp_226_fu_7820_p2 = tmp_225_fu_7814_p2 << 11'd3;

assign tmp_227_fu_7826_p2 = tmp_225_fu_7814_p2 << 11'd1;

assign tmp_228_fu_7832_p2 = (tmp_226_fu_7820_p2 + tmp_227_fu_7826_p2);

assign tmp_229_cast_fu_1512_p1 = tmp_216_reg_7966;

assign tmp_229_fu_7841_p2 = (w6_cast_cast_fu_7838_p1 + tmp_228_fu_7832_p2);

assign tmp_230_fu_7905_p3 = tmp_s_fu_7875_p14[32'd7];

assign tmp_231_fu_1565_p3 = {{ci_reg_1097}, {3'd0}};

assign tmp_232_fu_1577_p3 = {{ci_reg_1097}, {1'd0}};

assign tmp_233_fu_1589_p2 = (p_shl6_cast_fu_1573_p1 + p_shl7_cast_fu_1585_p1);

assign tmp_234_fu_1595_p2 = (h1_cast_cast_reg_7984 + tmp_233_fu_1589_p2);

assign tmp_235_fu_1600_p3 = {{tmp_234_fu_1595_p2}, {3'd0}};

assign tmp_236_fu_1612_p3 = {{tmp_234_fu_1595_p2}, {1'd0}};

assign tmp_237_fu_1624_p2 = (p_shl4_cast_fu_1608_p1 + p_shl5_cast_fu_1620_p1);

assign tmp_238_fu_1630_p2 = (w2_cast_cast_reg_8002 + tmp_237_fu_1624_p2);

assign tmp_239_fu_1670_p3 = {{indvars_iv1_reg_1108}, {7'd0}};

assign tmp_240_cast_fu_7852_p1 = ap_reg_pp1_iter9_tmp_229_reg_10491;

assign tmp_240_fu_1682_p3 = {{indvars_iv1_reg_1108}, {5'd0}};

assign tmp_241_fu_1690_p1 = tmp_240_fu_1682_p3;

assign tmp_242_fu_1694_p2 = (p_shl36_cast_fu_1678_p1 - tmp_241_fu_1690_p1);

assign tmp_243_fu_1700_p2 = (tmp_242_fu_1694_p2 + ci_cast_cast_reg_8015);

assign tmp_244_fu_1705_p2 = (tmp_243_fu_1700_p2 + h1_cast_cast_reg_7984);

assign tmp_245_fu_1710_p2 = (tmp_244_fu_1705_p2 + w2_cast_cast1_reg_7995);

assign tmp_246_fu_1715_p3 = {{indvars_iv1_reg_1108}, {3'd0}};

assign tmp_247_fu_1727_p3 = {{indvars_iv1_reg_1108}, {1'd0}};

assign tmp_248_cast_fu_1635_p1 = tmp_238_fu_1630_p2;

assign tmp_248_fu_1739_p2 = (p_shl45_cast_fu_1735_p1 + p_shl44_cast_fu_1723_p1);

assign tmp_249_fu_1745_p2 = (tmp_248_fu_1739_p2 + h1_cast_cast1_reg_7979);

assign tmp_250_fu_1750_p1 = tmp_249_fu_1745_p2[7:0];

assign tmp_251_fu_1770_p2 = (p_shl53_cast_fu_1762_p3 + p_shl52_cast_fu_1754_p3);

assign tmp_252_fu_1776_p2 = (tmp_251_fu_1770_p2 + w2_cast_cast1_reg_7995);

assign tmp_253_fu_1781_p3 = {{indvars_iv2_reg_1119}, {7'd0}};

assign tmp_254_cast_fu_1882_p1 = $signed(tmp_245_reg_8047);

assign tmp_254_fu_1789_p3 = {{indvars_iv2_reg_1119}, {5'd0}};

assign tmp_255_fu_1801_p2 = (tmp_253_fu_1781_p3 - p_shl61_cast_fu_1797_p1);

assign tmp_256_fu_1807_p2 = (tmp_255_fu_1801_p2 + ci_cast_cast_reg_8015);

assign tmp_257_fu_1812_p3 = {{indvars_iv2_reg_1119}, {3'd0}};

assign tmp_258_fu_1824_p3 = {{indvars_iv2_reg_1119}, {1'd0}};

assign tmp_259_fu_1836_p2 = (p_shl69_cast_fu_1832_p1 + p_shl68_cast_fu_1820_p1);

assign tmp_260_fu_1842_p2 = (tmp_259_fu_1836_p2 + h1_cast_cast_reg_7984);

assign tmp_261_fu_1847_p2 = tmp_260_fu_1842_p2 << 11'd3;

assign tmp_262_cast_fu_1912_p1 = tmp_252_reg_8052;

assign tmp_262_fu_1853_p2 = tmp_260_fu_1842_p2 << 11'd1;

assign tmp_263_fu_1859_p2 = (tmp_262_fu_1853_p2 + tmp_261_fu_1847_p2);

assign tmp_264_fu_1865_p2 = (tmp_263_fu_1859_p2 + w2_cast_cast1_reg_7995);

assign tmp_266_cast_fu_1897_p1 = $signed(tmp_256_reg_8057);

assign tmp_267_fu_2271_p3 = p_Val2_s_fu_2244_p2[32'd13];

assign tmp_268_fu_2285_p3 = p_Val2_2_fu_2279_p2[32'd7];

assign tmp_269_fu_4942_p3 = p_Val2_s_reg_8717[32'd14];

assign tmp_272_fu_2384_p3 = p_Val2_3_fu_2357_p2[32'd13];

assign tmp_273_fu_2398_p3 = p_Val2_5_fu_2392_p2[32'd7];

assign tmp_274_cast_fu_1927_p1 = tmp_264_reg_8062;

assign tmp_274_fu_5025_p3 = p_Val2_3_reg_8764[32'd14];

assign tmp_277_fu_2497_p3 = p_Val2_50_1_fu_2470_p2[32'd13];

assign tmp_278_fu_2511_p3 = p_Val2_52_1_fu_2505_p2[32'd7];

assign tmp_279_fu_5108_p3 = p_Val2_50_1_reg_8811[32'd14];

assign tmp_282_fu_2610_p3 = p_Val2_55_1_fu_2583_p2[32'd13];

assign tmp_283_fu_2624_p3 = p_Val2_57_1_fu_2618_p2[32'd7];

assign tmp_284_fu_5191_p3 = p_Val2_55_1_reg_8858[32'd14];

assign tmp_287_fu_2723_p3 = p_Val2_50_2_fu_2696_p2[32'd13];

assign tmp_288_fu_2737_p3 = p_Val2_52_2_fu_2731_p2[32'd7];

assign tmp_289_fu_5274_p3 = p_Val2_50_2_reg_8905[32'd14];

assign tmp_292_fu_2836_p3 = p_Val2_55_2_fu_2809_p2[32'd13];

assign tmp_293_fu_2850_p3 = p_Val2_57_2_fu_2844_p2[32'd7];

assign tmp_294_fu_5357_p3 = p_Val2_55_2_reg_8952[32'd14];

assign tmp_297_fu_2949_p3 = p_Val2_50_3_fu_2922_p2[32'd13];

assign tmp_298_fu_2963_p3 = p_Val2_52_3_fu_2957_p2[32'd7];

assign tmp_299_fu_5440_p3 = p_Val2_50_3_reg_8999[32'd14];

assign tmp_302_fu_3062_p3 = p_Val2_55_3_fu_3035_p2[32'd13];

assign tmp_303_fu_3076_p3 = p_Val2_57_3_fu_3070_p2[32'd7];

assign tmp_304_fu_5523_p3 = p_Val2_55_3_reg_9046[32'd14];

assign tmp_307_fu_3175_p3 = p_Val2_50_4_fu_3148_p2[32'd13];

assign tmp_308_fu_3189_p3 = p_Val2_52_4_fu_3183_p2[32'd7];

assign tmp_309_fu_5606_p3 = p_Val2_50_4_reg_9093[32'd14];

assign tmp_312_fu_3288_p3 = p_Val2_55_4_fu_3261_p2[32'd13];

assign tmp_313_fu_3302_p3 = p_Val2_57_4_fu_3296_p2[32'd7];

assign tmp_314_fu_5689_p3 = p_Val2_55_4_reg_9140[32'd14];

assign tmp_317_fu_3401_p3 = p_Val2_50_5_fu_3374_p2[32'd13];

assign tmp_318_fu_3415_p3 = p_Val2_52_5_fu_3409_p2[32'd7];

assign tmp_319_fu_5772_p3 = p_Val2_50_5_reg_9187[32'd14];

assign tmp_322_fu_3514_p3 = p_Val2_55_5_fu_3487_p2[32'd13];

assign tmp_323_fu_3528_p3 = p_Val2_57_5_fu_3522_p2[32'd7];

assign tmp_324_fu_5855_p3 = p_Val2_55_5_reg_9234[32'd14];

assign tmp_327_fu_3627_p3 = p_Val2_50_6_fu_3600_p2[32'd13];

assign tmp_328_fu_3641_p3 = p_Val2_52_6_fu_3635_p2[32'd7];

assign tmp_329_fu_5938_p3 = p_Val2_50_6_reg_9281[32'd14];

assign tmp_332_fu_3740_p3 = p_Val2_55_6_fu_3713_p2[32'd13];

assign tmp_333_fu_3754_p3 = p_Val2_57_6_fu_3748_p2[32'd7];

assign tmp_334_fu_6021_p3 = p_Val2_55_6_reg_9328[32'd14];

assign tmp_337_fu_3853_p3 = p_Val2_50_7_fu_3826_p2[32'd13];

assign tmp_338_fu_3867_p3 = p_Val2_52_7_fu_3861_p2[32'd7];

assign tmp_339_fu_6104_p3 = p_Val2_50_7_reg_9375[32'd14];

assign tmp_342_fu_3966_p3 = p_Val2_55_7_fu_3939_p2[32'd13];

assign tmp_343_fu_3980_p3 = p_Val2_57_7_fu_3974_p2[32'd7];

assign tmp_344_fu_6187_p3 = p_Val2_55_7_reg_9422[32'd14];

assign tmp_347_fu_4079_p3 = p_Val2_50_8_fu_4052_p2[32'd13];

assign tmp_348_fu_4093_p3 = p_Val2_52_8_fu_4087_p2[32'd7];

assign tmp_349_fu_6270_p3 = p_Val2_50_8_reg_9469[32'd14];

assign tmp_352_fu_4192_p3 = p_Val2_55_8_fu_4165_p2[32'd13];

assign tmp_353_fu_4206_p3 = p_Val2_57_8_fu_4200_p2[32'd7];

assign tmp_354_fu_6353_p3 = p_Val2_55_8_reg_9516[32'd14];

assign tmp_357_fu_4305_p3 = p_Val2_50_9_fu_4278_p2[32'd13];

assign tmp_358_fu_4319_p3 = p_Val2_52_9_fu_4313_p2[32'd7];

assign tmp_359_fu_6436_p3 = p_Val2_50_9_reg_9563[32'd14];

assign tmp_362_fu_4418_p3 = p_Val2_55_9_fu_4391_p2[32'd13];

assign tmp_363_fu_4432_p3 = p_Val2_57_9_fu_4426_p2[32'd7];

assign tmp_364_fu_6519_p3 = p_Val2_55_9_reg_9610[32'd14];

assign tmp_367_fu_4531_p3 = p_Val2_50_s_fu_4504_p2[32'd13];

assign tmp_368_fu_4545_p3 = p_Val2_52_s_fu_4539_p2[32'd7];

assign tmp_369_fu_6602_p3 = p_Val2_50_s_reg_9657[32'd14];

assign tmp_372_fu_4644_p3 = p_Val2_55_s_fu_4617_p2[32'd13];

assign tmp_373_fu_4658_p3 = p_Val2_57_s_fu_4652_p2[32'd7];

assign tmp_374_fu_6685_p3 = p_Val2_55_s_reg_9704[32'd14];

assign tmp_377_fu_4757_p3 = p_Val2_50_10_fu_4730_p2[32'd13];

assign tmp_378_fu_4771_p3 = p_Val2_52_10_fu_4765_p2[32'd7];

assign tmp_379_fu_6768_p3 = p_Val2_50_10_reg_9751[32'd14];

assign tmp_382_fu_4870_p3 = p_Val2_55_10_fu_4843_p2[32'd13];

assign tmp_383_fu_4884_p3 = p_Val2_57_10_fu_4878_p2[32'd7];

assign tmp_384_fu_6851_p3 = p_Val2_55_10_reg_9798[32'd14];

assign tmp_84_fu_2230_p3 = {{ShuffleConvs_2_Downs_49_reg_8367}, {6'd0}};

assign tmp_85_fu_2241_p1 = $signed(rr_0_V_reg_8357);

assign tmp_86_fu_2268_p1 = tmp_266_reg_8372;

assign tmp_87_fu_2293_p2 = (tmp_268_fu_2285_p3 ^ 1'd1);

assign tmp_88_fu_4954_p2 = (tmp_269_fu_4942_p3 ^ 1'd1);

assign tmp_89_fu_4986_p2 = (tmp_265_reg_8722 ^ 1'd1);

assign tmp_90_fu_2343_p3 = {{ShuffleConvs_2_Downs_50_reg_8377}, {6'd0}};

assign tmp_91_fu_2354_p1 = $signed(rr_1_V_reg_8362);

assign tmp_92_fu_2381_p1 = tmp_271_reg_8382;

assign tmp_93_fu_2406_p2 = (tmp_273_fu_2398_p3 ^ 1'd1);

assign tmp_94_fu_5037_p2 = (tmp_274_fu_5025_p3 ^ 1'd1);

assign tmp_95_fu_5069_p2 = (tmp_270_reg_8769 ^ 1'd1);

assign tmp_fu_1508_p1 = grp_fu_1358_p2[4:0];

assign tmp_s_fu_7875_p13 = grp_fu_7707_p2;

assign underflow_10_fu_6674_p2 = (tmp_365_reg_9662 & tmp41_fu_6668_p2);

assign underflow_11_fu_6840_p2 = (tmp_375_reg_9756 & tmp45_fu_6834_p2);

assign underflow_1_fu_5180_p2 = (tmp_275_reg_8816 & tmp5_fu_5174_p2);

assign underflow_2_fu_5346_p2 = (tmp_285_reg_8910 & tmp9_fu_5340_p2);

assign underflow_3_fu_5512_p2 = (tmp_295_reg_9004 & tmp13_fu_5506_p2);

assign underflow_4_fu_5678_p2 = (tmp_305_reg_9098 & tmp17_fu_5672_p2);

assign underflow_5_fu_5844_p2 = (tmp_315_reg_9192 & tmp21_fu_5838_p2);

assign underflow_6_fu_6010_p2 = (tmp_325_reg_9286 & tmp25_fu_6004_p2);

assign underflow_7_fu_6176_p2 = (tmp_335_reg_9380 & tmp29_fu_6170_p2);

assign underflow_8_10_fu_6923_p2 = (tmp_380_reg_9803 & tmp47_fu_6917_p2);

assign underflow_8_1_fu_5263_p2 = (tmp_280_reg_8863 & tmp7_fu_5257_p2);

assign underflow_8_2_fu_5429_p2 = (tmp_290_reg_8957 & tmp11_fu_5423_p2);

assign underflow_8_3_fu_5595_p2 = (tmp_300_reg_9051 & tmp15_fu_5589_p2);

assign underflow_8_4_fu_5761_p2 = (tmp_310_reg_9145 & tmp19_fu_5755_p2);

assign underflow_8_5_fu_5927_p2 = (tmp_320_reg_9239 & tmp23_fu_5921_p2);

assign underflow_8_6_fu_6093_p2 = (tmp_330_reg_9333 & tmp27_fu_6087_p2);

assign underflow_8_7_fu_6259_p2 = (tmp_340_reg_9427 & tmp31_fu_6253_p2);

assign underflow_8_8_fu_6425_p2 = (tmp_350_reg_9521 & tmp35_fu_6419_p2);

assign underflow_8_9_fu_6591_p2 = (tmp_360_reg_9615 & tmp39_fu_6585_p2);

assign underflow_8_fu_5097_p2 = (tmp_270_reg_8769 & tmp3_fu_5091_p2);

assign underflow_8_not_10_fu_7628_p2 = (tmp48_fu_7624_p2 | p_38_i_i_10_reg_10420);

assign underflow_8_not_1_fu_7028_p2 = (tmp8_fu_7024_p2 | p_38_i_i_1_reg_9920);

assign underflow_8_not_2_fu_7088_p2 = (tmp12_fu_7084_p2 | p_38_i_i_2_reg_9970);

assign underflow_8_not_3_fu_7148_p2 = (tmp16_fu_7144_p2 | p_38_i_i_3_reg_10020);

assign underflow_8_not_4_fu_7208_p2 = (tmp20_fu_7204_p2 | p_38_i_i_4_reg_10070);

assign underflow_8_not_5_fu_7268_p2 = (tmp24_fu_7264_p2 | p_38_i_i_5_reg_10120);

assign underflow_8_not_6_fu_7328_p2 = (tmp28_fu_7324_p2 | p_38_i_i_6_reg_10170);

assign underflow_8_not_7_fu_7388_p2 = (tmp32_fu_7384_p2 | p_38_i_i_7_reg_10220);

assign underflow_8_not_8_fu_7448_p2 = (tmp36_fu_7444_p2 | p_38_i_i_8_reg_10270);

assign underflow_8_not_9_fu_7508_p2 = (tmp40_fu_7504_p2 | p_38_i_i_9_reg_10320);

assign underflow_8_not_fu_6968_p2 = (tmp4_fu_6964_p2 | p_38_i_i_reg_9870);

assign underflow_8_not_s_fu_7568_p2 = (tmp44_fu_7564_p2 | p_38_i_i_s_reg_10370);

assign underflow_8_s_fu_6757_p2 = (tmp_370_reg_9709 & tmp43_fu_6751_p2);

assign underflow_9_fu_6508_p2 = (tmp_355_reg_9568 & tmp37_fu_6502_p2);

assign underflow_fu_5014_p2 = (tmp_265_reg_8722 & tmp1_fu_5008_p2);

assign underflow_not_10_fu_7598_p2 = (tmp46_fu_7594_p2 | p_38_i_i1_10_reg_10395);

assign underflow_not_1_fu_6998_p2 = (tmp6_fu_6994_p2 | p_38_i_i1_1_reg_9895);

assign underflow_not_2_fu_7058_p2 = (tmp10_fu_7054_p2 | p_38_i_i1_2_reg_9945);

assign underflow_not_3_fu_7118_p2 = (tmp14_fu_7114_p2 | p_38_i_i1_3_reg_9995);

assign underflow_not_4_fu_7178_p2 = (tmp18_fu_7174_p2 | p_38_i_i1_4_reg_10045);

assign underflow_not_5_fu_7238_p2 = (tmp22_fu_7234_p2 | p_38_i_i1_5_reg_10095);

assign underflow_not_6_fu_7298_p2 = (tmp26_fu_7294_p2 | p_38_i_i1_6_reg_10145);

assign underflow_not_7_fu_7358_p2 = (tmp30_fu_7354_p2 | p_38_i_i1_7_reg_10195);

assign underflow_not_8_fu_7418_p2 = (tmp34_fu_7414_p2 | p_38_i_i1_8_reg_10245);

assign underflow_not_9_fu_7478_p2 = (tmp38_fu_7474_p2 | p_38_i_i1_9_reg_10295);

assign underflow_not_fu_6938_p2 = (tmp2_fu_6934_p2 | p_38_i_i1_reg_9845);

assign underflow_not_s_fu_7538_p2 = (tmp42_fu_7534_p2 | p_38_i_i1_s_reg_10345);

assign underflow_s_fu_6342_p2 = (tmp_345_reg_9474 & tmp33_fu_6336_p2);

assign w2_cast_cast1_fu_1541_p1 = w2_reg_1085;

assign w2_cast_cast_fu_1545_p1 = w2_reg_1085;

assign w6_cast_cast_fu_7838_p1 = w6_mid2_reg_10479;

assign w6_mid2_fu_7759_p3 = ((tmp_224_fu_7754_p2[0:0] === 1'b1) ? 4'd1 : w6_phi_fu_1190_p4);

assign w_7_fu_1408_p2 = (w_mid2_reg_7943 + 4'd1);

assign w_8_fu_1652_p2 = (w2_reg_1085 + 4'd1);

assign w_9_fu_7847_p2 = (w6_mid2_reg_10479 + 4'd1);

assign w_cast_cast_fu_1499_p1 = ap_reg_pp0_iter9_w_mid2_reg_7943;

assign w_mid2_fu_1392_p3 = ((tmp_208_fu_1387_p2[0:0] === 1'b1) ? 4'd1 : w_phi_fu_1065_p4);

assign weight_0_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_0_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_10_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_10_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_11_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_11_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_1_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_1_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_2_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_2_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_3_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_3_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_4_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_4_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_5_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_5_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_6_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_6_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_7_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_7_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_8_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_8_V_address1 = tmp_266_cast_fu_1897_p1;

assign weight_9_V_address0 = tmp_254_cast_fu_1882_p1;

assign weight_9_V_address1 = tmp_266_cast_fu_1897_p1;

always @ (posedge ap_clk) begin
    h1_cast_cast1_reg_7979[9:4] <= 6'b000000;
    h1_cast_cast_reg_7984[10:4] <= 7'b0000000;
    w2_cast_cast1_reg_7995[10:4] <= 7'b0000000;
    w2_cast_cast_reg_8002[14:4] <= 11'b00000000000;
    ci_cast_cast_reg_8015[10:7] <= 4'b0000;
end

endmodule //subconv_1x1_8p_p
