library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity universal_counter is
Port (  clk : in STD_LOGIC;
		rst : in STD_LOGIC;
		up_down : in STD_LOGIC;
		enable : in STD_LOGIC;
		result : out STD_LOGIC_VECTOR (31 downto 0));
end universal_counter;

architecture Behavioral of universal_counter is

	signal count : unsigned (31 downto 0) := x"00000000";
	begin

	process (clk, rst, enable, up_down)
	begin

	if (clk = '1' and clk'event) then
		if (rst = '1') then
			count <= (others => '0');
		elsif (enable = '1') then
			if (up_down = '1') then
				count <= count + 1;
			else
				count <= count â€“ 1;
			end if;
		end if;
	end if;

	end process;
	
	result <= count;
	
end Behavioral;