{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "40012@localhost " "Can't contact license server \"40012@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1555993346458 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27012@localhost " "Can't contact license server \"27012@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1555993346562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555993346574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555993346576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 00:22:26 2019 " "Processing started: Tue Apr 23 00:22:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555993346576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993346576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993346577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555993349041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555993349042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/sub_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/sub_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top " "Found entity 1: sub_top" {  } { { "sub_top/synthesis/sub_top.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sub_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_irq_mapper " "Found entity 1: sub_top_irq_mapper" {  } { { "sub_top/synthesis/submodules/sub_top_irq_mapper.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1 " "Found entity 1: sub_top_mm_interconnect_1" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_avalon_st_adapter " "Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_rsp_mux_002 " "Found entity 1: sub_top_mm_interconnect_1_rsp_mux_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363921 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_rsp_mux_001 " "Found entity 1: sub_top_mm_interconnect_1_rsp_mux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_rsp_mux " "Found entity 1: sub_top_mm_interconnect_1_rsp_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_rsp_demux_001 " "Found entity 1: sub_top_mm_interconnect_1_rsp_demux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_rsp_demux " "Found entity 1: sub_top_mm_interconnect_1_rsp_demux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_mux_004 " "Found entity 1: sub_top_mm_interconnect_1_cmd_mux_004" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_mux_001 " "Found entity 1: sub_top_mm_interconnect_1_cmd_mux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_mux " "Found entity 1: sub_top_mm_interconnect_1_cmd_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_demux_002 " "Found entity 1: sub_top_mm_interconnect_1_cmd_demux_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_demux_001 " "Found entity 1: sub_top_mm_interconnect_1_cmd_demux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_cmd_demux " "Found entity 1: sub_top_mm_interconnect_1_cmd_demux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363965 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363965 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363965 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363965 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993363984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993363991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sub_top/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993363996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993363996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993363999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993363999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_007_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_007_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364000 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router_007 " "Found entity 2: sub_top_mm_interconnect_1_router_007" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_004_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_004_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364004 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router_004 " "Found entity 2: sub_top_mm_interconnect_1_router_004" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_003_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_003_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364008 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router_003 " "Found entity 2: sub_top_mm_interconnect_1_router_003" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_002_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_002_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364013 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router_002 " "Found entity 2: sub_top_mm_interconnect_1_router_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_001_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_001_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364018 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router_001 " "Found entity 2: sub_top_mm_interconnect_1_router_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555993364020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_1_router_default_decode " "Found entity 1: sub_top_mm_interconnect_1_router_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364021 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_1_router " "Found entity 2: sub_top_mm_interconnect_1_router" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0 " "Found entity 1: sub_top_mm_interconnect_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_vga_controller_0 " "Found entity 1: sub_top_video_vga_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_dma_controller_0 " "Found entity 1: sub_top_video_dma_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_sys_sdram_pll_0 " "Found entity 1: sub_top_sys_sdram_pll_0" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_sys_sdram_pll_0_sys_pll " "Found entity 1: sub_top_sys_sdram_pll_0_sys_pll" {  } { { "sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_onchip_memory2_0 " "Found entity 1: sub_top_onchip_memory2_0" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0 " "Found entity 1: sub_top_nios2_qsys_0" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: sub_top_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: sub_top_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: sub_top_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: sub_top_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_top_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "8 sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "13 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "14 sub_top_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: sub_top_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "15 sub_top_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: sub_top_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "16 sub_top_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: sub_top_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "17 sub_top_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "18 sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "19 sub_top_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: sub_top_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "20 sub_top_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: sub_top_nios2_qsys_0_cpu_nios2_oci" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""} { "Info" "ISGN_ENTITY_NAME" "21 sub_top_nios2_qsys_0_cpu " "Found entity 21: sub_top_nios2_qsys_0_cpu" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_test_bench " "Found entity 1: sub_top_nios2_qsys_0_cpu_test_bench" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_new_sdram_controller_0_input_efifo_module " "Found entity 1: sub_top_new_sdram_controller_0_input_efifo_module" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364136 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_new_sdram_controller_0 " "Found entity 2: sub_top_new_sdram_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: sub_top_jtag_uart_0_sim_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364142 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_jtag_uart_0_scfifo_w " "Found entity 2: sub_top_jtag_uart_0_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364142 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: sub_top_jtag_uart_0_sim_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364142 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_jtag_uart_0_scfifo_r " "Found entity 4: sub_top_jtag_uart_0_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364142 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_jtag_uart_0 " "Found entity 5: sub_top_jtag_uart_0" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/avalon_mm_4_to_1_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/avalon_mm_4_to_1_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_MM_4_to_1_adapter " "Found entity 1: avalon_MM_4_to_1_adapter" {  } { { "sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "sub_top/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_audio_0 " "Found entity 1: sub_top_audio_0" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993364166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993364166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555993364185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555993364185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555993364185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sub_top_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1555993364187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555993364444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top sub_top:u0 " "Elaborating entity \"sub_top\" for hierarchy \"sub_top:u0\"" {  } { { "top.sv" "u0" { Text "D:/Project_Documents/love_pic_display_with_audio/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993364681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_audio_0 sub_top:u0\|sub_top_audio_0:audio_0 " "Elaborating entity \"sub_top_audio_0\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\"" {  } { { "sub_top/synthesis/sub_top.v" "audio_0" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993364762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Bit_Clock_Edges" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993364802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Audio_Out_Serializer" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993364867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993364944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993366350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993366391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555993366401 ""}  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555993366401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993366603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993366603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus18_0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993366605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993366639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993366639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/Project_Documents/love_pic_display_with_audio/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993366643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993366772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993366772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993366777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993366998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993366998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993367101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993367101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993367198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993367198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Project_Documents/love_pic_display_with_audio/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555993367283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993367283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_MM_4_to_1_adapter sub_top:u0\|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0 " "Elaborating entity \"avalon_MM_4_to_1_adapter\" for hierarchy \"sub_top:u0\|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0\"" {  } { { "sub_top/synthesis/sub_top.v" "avalon_mm_4_to_1_adapter_0" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367613 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "m_chipselect s_read avalon_MM_4_to_1_adapter.sv(21) " "Net \"m_chipselect\" at avalon_MM_4_to_1_adapter.sv(21) is already driven by input port \"s_read\", and cannot be driven by another signal" {  } { { "sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" 21 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1555993367646 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "s_read avalon_MM_4_to_1_adapter.sv(7) " "\"s_read\" was declared at avalon_MM_4_to_1_adapter.sv(7)" {  } { { "sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" "" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv" 7 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993367646 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sub_top:u0\|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0 " "Can't elaborate user hierarchy \"sub_top:u0\|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0\"" {  } { { "sub_top/synthesis/sub_top.v" "avalon_mm_4_to_1_adapter_0" { Text "D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v" 153 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555993367646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project_Documents/love_pic_display_with_audio/output_files/top.map.smsg " "Generated suppressed messages file D:/Project_Documents/love_pic_display_with_audio/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993367858 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555993369795 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 00:22:49 2019 " "Processing ended: Tue Apr 23 00:22:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555993369795 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555993369795 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555993369795 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993369795 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555993370588 ""}
