// Seed: 3450666762
module module_0 (
    output tri1 id_0,
    output tri0 id_1
    , id_3
);
  assign module_2.id_4 = 0;
  assign id_0 = 1 ? id_3 : id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    output supply1 id_0,
    output supply1 _id_1,
    input  supply0 id_2
);
  logic [-1 : id_1] id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  wire  id_3,
    input  wor   id_4
    , id_6
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
