#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013fd412ffb0 .scope module, "PWM_Gen" "PWM_Gen" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pwm";
v0000013fd426e090_0 .var "S_in", 7 0;
v0000013fd426e130 .array "ShiftBuff", 7 0, 0 0;
o0000013fd4136fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013fd426e1d0_0 .net "clk", 0 0, o0000013fd4136fb8;  0 drivers
v0000013fd426e270_0 .var "counter", 7 0;
v0000013fd4123820 .array/i "duty_val", 7 0, 31 0;
v0000013fd41238c0_0 .var "i", 2 0;
v0000013fd41847b0_0 .var "latch", 0 0;
v0000013fd41843f0_0 .net "pwm", 7 0, v0000013fd4266d40_0;  1 drivers
v0000013fd4184c10_0 .var "reset", 0 0;
E_0000013fd4118350 .event negedge, v0000013fd4266ac0_0;
S_0000013fd426df00 .scope module, "Shft" "ShiftReg" 2 77, 2 1 0, S_0000013fd412ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "latch";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "d0";
    .port_info 4 /OUTPUT 8 "D_O";
v0000013fd426bbd0_0 .var "D", 7 0;
v0000013fd4266d40_0 .var "D_O", 7 0;
v0000013fd4266ac0_0 .net "clk", 0 0, o0000013fd4136fb8;  alias, 0 drivers
v0000013fd426be50_0 .net "d0", 7 0, v0000013fd426e090_0;  1 drivers
v0000013fd41302d0_0 .net "latch", 0 0, v0000013fd41847b0_0;  1 drivers
v0000013fd4130370_0 .net "reset", 0 0, v0000013fd4184c10_0;  1 drivers
E_0000013fd4118290 .event posedge, v0000013fd41302d0_0;
E_0000013fd41182d0 .event posedge, v0000013fd4266ac0_0;
S_0000013fd4130140 .scope module, "pwm_shift_register_tb" "pwm_shift_register_tb" 2 103;
 .timescale 0 0;
v0000013fd4184350_0 .net "D_O", 7 0, v0000013fd4184210_0;  1 drivers
v0000013fd4184990_0 .var "clk", 0 0;
v0000013fd41848f0_0 .var "d0", 7 0;
v0000013fd4184030_0 .var "latch", 0 0;
v0000013fd41840d0_0 .var "reset", 0 0;
S_0000013fd4123960 .scope module, "dut" "ShiftReg" 2 111, 2 1 0, S_0000013fd4130140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "latch";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "d0";
    .port_info 4 /OUTPUT 8 "D_O";
v0000013fd4184f30_0 .var "D", 7 0;
v0000013fd4184210_0 .var "D_O", 7 0;
v0000013fd41842b0_0 .net "clk", 0 0, v0000013fd4184990_0;  1 drivers
v0000013fd4184a30_0 .net "d0", 7 0, v0000013fd41848f0_0;  1 drivers
v0000013fd4184170_0 .net "latch", 0 0, v0000013fd4184030_0;  1 drivers
v0000013fd4184850_0 .net "reset", 0 0, v0000013fd41840d0_0;  1 drivers
E_0000013fd4118410 .event posedge, v0000013fd4184170_0;
E_0000013fd426c6c0 .event posedge, v0000013fd41842b0_0;
    .scope S_0000013fd426df00;
T_0 ;
    %wait E_0000013fd41182d0;
    %load/vec4 v0000013fd4130370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013fd426bbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013fd4266d40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013fd426be50_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
    %load/vec4 v0000013fd426bbd0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd426bbd0_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013fd426df00;
T_1 ;
    %wait E_0000013fd4118290;
    %load/vec4 v0000013fd426bbd0_0;
    %assign/vec4 v0000013fd4266d40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013fd412ffb0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000013fd426e270_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013fd41238c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd41847b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd4184c10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000013fd426e090_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000013fd412ffb0;
T_3 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd4123820, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000013fd412ffb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013fd426e130, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000013fd412ffb0;
T_5 ;
    %wait E_0000013fd41182d0;
    %load/vec4 v0000013fd426e270_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0000013fd426e270_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000013fd426e270_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013fd426e270_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000013fd412ffb0;
T_6 ;
    %wait E_0000013fd4118350;
    %load/vec4 v0000013fd426e270_0;
    %pad/u 32;
    %load/vec4 v0000013fd41238c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013fd4123820, 4;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000013fd426e090_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000013fd426e090_0, 0, 8;
T_6.1 ;
    %load/vec4 v0000013fd41238c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000013fd41238c0_0, 0, 3;
    %load/vec4 v0000013fd41238c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013fd41847b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd41847b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013fd41238c0_0, 0, 3;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000013fd4123960;
T_7 ;
    %wait E_0000013fd426c6c0;
    %load/vec4 v0000013fd4184850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013fd4184f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013fd4184210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000013fd4184a30_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
    %load/vec4 v0000013fd4184f30_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013fd4184f30_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000013fd4123960;
T_8 ;
    %wait E_0000013fd4118410;
    %load/vec4 v0000013fd4184f30_0;
    %assign/vec4 v0000013fd4184210_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000013fd4130140;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000013fd4184990_0;
    %inv;
    %store/vec4 v0000013fd4184990_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000013fd4130140;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd4184990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd4184030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013fd41840d0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000013fd41848f0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013fd41840d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ShiftReg.v";
