// Seed: 1886467371
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $clog2(68);
  ;
  logic [1 'd0 : 1 'b0 ==  1] id_2 = id_1;
  wire id_3;
  logic id_4;
  generate
    assign id_2 = id_1;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire _id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output logic [7:0] id_2;
  inout tri0 id_1;
  always @(-1 or 1) begin : LABEL_0
    fork
      assert (id_4 == 1 + id_5);
      begin : LABEL_1
      end
    join_any
  end
  assign id_1 = id_1 - 1;
  parameter id_6 = -1 < 1;
  wire [id_4 : -1 'b0] id_7, id_8, id_9;
endmodule
