#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SS__0__MASK 0x08u
#define SS__0__PC CYREG_PRT3_PC3
#define SS__0__PORT 3u
#define SS__0__SHIFT 3
#define SS__AG CYREG_PRT3_AG
#define SS__AMUX CYREG_PRT3_AMUX
#define SS__BIE CYREG_PRT3_BIE
#define SS__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS__BYP CYREG_PRT3_BYP
#define SS__CTL CYREG_PRT3_CTL
#define SS__DM0 CYREG_PRT3_DM0
#define SS__DM1 CYREG_PRT3_DM1
#define SS__DM2 CYREG_PRT3_DM2
#define SS__DR CYREG_PRT3_DR
#define SS__INP_DIS CYREG_PRT3_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT3_LCD_EN
#define SS__MASK 0x08u
#define SS__PORT 3u
#define SS__PRT CYREG_PRT3_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS__PS CYREG_PRT3_PS
#define SS__SHIFT 3
#define SS__SLW CYREG_PRT3_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU3_INTTYPE0
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT3_PC0
#define MISO__0__PORT 3u
#define MISO__0__SHIFT 0
#define MISO__AG CYREG_PRT3_AG
#define MISO__AMUX CYREG_PRT3_AMUX
#define MISO__BIE CYREG_PRT3_BIE
#define MISO__BIT_MASK CYREG_PRT3_BIT_MASK
#define MISO__BYP CYREG_PRT3_BYP
#define MISO__CTL CYREG_PRT3_CTL
#define MISO__DM0 CYREG_PRT3_DM0
#define MISO__DM1 CYREG_PRT3_DM1
#define MISO__DM2 CYREG_PRT3_DM2
#define MISO__DR CYREG_PRT3_DR
#define MISO__INP_DIS CYREG_PRT3_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MISO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT3_LCD_EN
#define MISO__MASK 0x01u
#define MISO__PORT 3u
#define MISO__PRT CYREG_PRT3_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MISO__PS CYREG_PRT3_PS
#define MISO__SHIFT 0
#define MISO__SLW CYREG_PRT3_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU3_INTTYPE1
#define MOSI__0__MASK 0x02u
#define MOSI__0__PC CYREG_PRT3_PC1
#define MOSI__0__PORT 3u
#define MOSI__0__SHIFT 1
#define MOSI__AG CYREG_PRT3_AG
#define MOSI__AMUX CYREG_PRT3_AMUX
#define MOSI__BIE CYREG_PRT3_BIE
#define MOSI__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOSI__BYP CYREG_PRT3_BYP
#define MOSI__CTL CYREG_PRT3_CTL
#define MOSI__DM0 CYREG_PRT3_DM0
#define MOSI__DM1 CYREG_PRT3_DM1
#define MOSI__DM2 CYREG_PRT3_DM2
#define MOSI__DR CYREG_PRT3_DR
#define MOSI__INP_DIS CYREG_PRT3_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT3_LCD_EN
#define MOSI__MASK 0x02u
#define MOSI__PORT 3u
#define MOSI__PRT CYREG_PRT3_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOSI__PS CYREG_PRT3_PS
#define MOSI__SHIFT 1
#define MOSI__SLW CYREG_PRT3_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SCLK__0__MASK 0x80u
#define SCLK__0__PC CYREG_PRT2_PC7
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 7
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x80u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 7
#define SCLK__SLW CYREG_PRT2_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_B1_UDB06_A0
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_B1_UDB06_A1
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_B1_UDB06_D0
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_B1_UDB06_D1
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_B1_UDB06_F0
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_B1_UDB06_F1
#define SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_B1_UDB07_A0
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_B1_UDB07_A1
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_B1_UDB07_D0
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_B1_UDB07_D1
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_B1_UDB07_F0
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_B1_UDB07_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x02u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x04u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x04u

/* Clock_out */
#define Clock_out__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Clock_out__0__MASK 0x10u
#define Clock_out__0__PC CYREG_PRT3_PC4
#define Clock_out__0__PORT 3u
#define Clock_out__0__SHIFT 4
#define Clock_out__AG CYREG_PRT3_AG
#define Clock_out__AMUX CYREG_PRT3_AMUX
#define Clock_out__BIE CYREG_PRT3_BIE
#define Clock_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define Clock_out__BYP CYREG_PRT3_BYP
#define Clock_out__CTL CYREG_PRT3_CTL
#define Clock_out__DM0 CYREG_PRT3_DM0
#define Clock_out__DM1 CYREG_PRT3_DM1
#define Clock_out__DM2 CYREG_PRT3_DM2
#define Clock_out__DR CYREG_PRT3_DR
#define Clock_out__INP_DIS CYREG_PRT3_INP_DIS
#define Clock_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Clock_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Clock_out__LCD_EN CYREG_PRT3_LCD_EN
#define Clock_out__MASK 0x10u
#define Clock_out__PORT 3u
#define Clock_out__PRT CYREG_PRT3_PRT
#define Clock_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Clock_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Clock_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Clock_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Clock_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Clock_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Clock_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Clock_out__PS CYREG_PRT3_PS
#define Clock_out__SHIFT 4
#define Clock_out__SLW CYREG_PRT3_SLW

/* IDAC8_viDAC8 */
#define IDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_viDAC8__D CYREG_DAC2_D
#define IDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_viDAC8__TST CYREG_DAC2_TST

/* Mux0_0 */
#define Mux0_0__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Mux0_0__0__MASK 0x80u
#define Mux0_0__0__PC CYREG_PRT1_PC7
#define Mux0_0__0__PORT 1u
#define Mux0_0__0__SHIFT 7
#define Mux0_0__AG CYREG_PRT1_AG
#define Mux0_0__AMUX CYREG_PRT1_AMUX
#define Mux0_0__BIE CYREG_PRT1_BIE
#define Mux0_0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mux0_0__BYP CYREG_PRT1_BYP
#define Mux0_0__CTL CYREG_PRT1_CTL
#define Mux0_0__DM0 CYREG_PRT1_DM0
#define Mux0_0__DM1 CYREG_PRT1_DM1
#define Mux0_0__DM2 CYREG_PRT1_DM2
#define Mux0_0__DR CYREG_PRT1_DR
#define Mux0_0__INP_DIS CYREG_PRT1_INP_DIS
#define Mux0_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mux0_0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mux0_0__LCD_EN CYREG_PRT1_LCD_EN
#define Mux0_0__MASK 0x80u
#define Mux0_0__PORT 1u
#define Mux0_0__PRT CYREG_PRT1_PRT
#define Mux0_0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mux0_0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mux0_0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mux0_0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mux0_0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mux0_0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mux0_0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mux0_0__PS CYREG_PRT1_PS
#define Mux0_0__SHIFT 7
#define Mux0_0__SLW CYREG_PRT1_SLW

/* Mux0_1 */
#define Mux0_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Mux0_1__0__MASK 0x40u
#define Mux0_1__0__PC CYREG_PRT1_PC6
#define Mux0_1__0__PORT 1u
#define Mux0_1__0__SHIFT 6
#define Mux0_1__AG CYREG_PRT1_AG
#define Mux0_1__AMUX CYREG_PRT1_AMUX
#define Mux0_1__BIE CYREG_PRT1_BIE
#define Mux0_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mux0_1__BYP CYREG_PRT1_BYP
#define Mux0_1__CTL CYREG_PRT1_CTL
#define Mux0_1__DM0 CYREG_PRT1_DM0
#define Mux0_1__DM1 CYREG_PRT1_DM1
#define Mux0_1__DM2 CYREG_PRT1_DM2
#define Mux0_1__DR CYREG_PRT1_DR
#define Mux0_1__INP_DIS CYREG_PRT1_INP_DIS
#define Mux0_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mux0_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mux0_1__LCD_EN CYREG_PRT1_LCD_EN
#define Mux0_1__MASK 0x40u
#define Mux0_1__PORT 1u
#define Mux0_1__PRT CYREG_PRT1_PRT
#define Mux0_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mux0_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mux0_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mux0_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mux0_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mux0_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mux0_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mux0_1__PS CYREG_PRT1_PS
#define Mux0_1__SHIFT 6
#define Mux0_1__SLW CYREG_PRT1_SLW

/* Mux0_2 */
#define Mux0_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Mux0_2__0__MASK 0x10u
#define Mux0_2__0__PC CYREG_PRT1_PC4
#define Mux0_2__0__PORT 1u
#define Mux0_2__0__SHIFT 4
#define Mux0_2__AG CYREG_PRT1_AG
#define Mux0_2__AMUX CYREG_PRT1_AMUX
#define Mux0_2__BIE CYREG_PRT1_BIE
#define Mux0_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mux0_2__BYP CYREG_PRT1_BYP
#define Mux0_2__CTL CYREG_PRT1_CTL
#define Mux0_2__DM0 CYREG_PRT1_DM0
#define Mux0_2__DM1 CYREG_PRT1_DM1
#define Mux0_2__DM2 CYREG_PRT1_DM2
#define Mux0_2__DR CYREG_PRT1_DR
#define Mux0_2__INP_DIS CYREG_PRT1_INP_DIS
#define Mux0_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mux0_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mux0_2__LCD_EN CYREG_PRT1_LCD_EN
#define Mux0_2__MASK 0x10u
#define Mux0_2__PORT 1u
#define Mux0_2__PRT CYREG_PRT1_PRT
#define Mux0_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mux0_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mux0_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mux0_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mux0_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mux0_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mux0_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mux0_2__PS CYREG_PRT1_PS
#define Mux0_2__SHIFT 4
#define Mux0_2__SLW CYREG_PRT1_SLW

/* Mux0_3 */
#define Mux0_3__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Mux0_3__0__MASK 0x04u
#define Mux0_3__0__PC CYREG_PRT1_PC2
#define Mux0_3__0__PORT 1u
#define Mux0_3__0__SHIFT 2
#define Mux0_3__AG CYREG_PRT1_AG
#define Mux0_3__AMUX CYREG_PRT1_AMUX
#define Mux0_3__BIE CYREG_PRT1_BIE
#define Mux0_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mux0_3__BYP CYREG_PRT1_BYP
#define Mux0_3__CTL CYREG_PRT1_CTL
#define Mux0_3__DM0 CYREG_PRT1_DM0
#define Mux0_3__DM1 CYREG_PRT1_DM1
#define Mux0_3__DM2 CYREG_PRT1_DM2
#define Mux0_3__DR CYREG_PRT1_DR
#define Mux0_3__INP_DIS CYREG_PRT1_INP_DIS
#define Mux0_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mux0_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mux0_3__LCD_EN CYREG_PRT1_LCD_EN
#define Mux0_3__MASK 0x04u
#define Mux0_3__PORT 1u
#define Mux0_3__PRT CYREG_PRT1_PRT
#define Mux0_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mux0_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mux0_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mux0_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mux0_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mux0_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mux0_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mux0_3__PS CYREG_PRT1_PS
#define Mux0_3__SHIFT 2
#define Mux0_3__SLW CYREG_PRT1_SLW

/* Mux1_0 */
#define Mux1_0__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Mux1_0__0__MASK 0x40u
#define Mux1_0__0__PC CYREG_PRT0_PC6
#define Mux1_0__0__PORT 0u
#define Mux1_0__0__SHIFT 6
#define Mux1_0__AG CYREG_PRT0_AG
#define Mux1_0__AMUX CYREG_PRT0_AMUX
#define Mux1_0__BIE CYREG_PRT0_BIE
#define Mux1_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux1_0__BYP CYREG_PRT0_BYP
#define Mux1_0__CTL CYREG_PRT0_CTL
#define Mux1_0__DM0 CYREG_PRT0_DM0
#define Mux1_0__DM1 CYREG_PRT0_DM1
#define Mux1_0__DM2 CYREG_PRT0_DM2
#define Mux1_0__DR CYREG_PRT0_DR
#define Mux1_0__INP_DIS CYREG_PRT0_INP_DIS
#define Mux1_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux1_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux1_0__LCD_EN CYREG_PRT0_LCD_EN
#define Mux1_0__MASK 0x40u
#define Mux1_0__PORT 0u
#define Mux1_0__PRT CYREG_PRT0_PRT
#define Mux1_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux1_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux1_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux1_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux1_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux1_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux1_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux1_0__PS CYREG_PRT0_PS
#define Mux1_0__SHIFT 6
#define Mux1_0__SLW CYREG_PRT0_SLW

/* Mux1_1 */
#define Mux1_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Mux1_1__0__MASK 0x20u
#define Mux1_1__0__PC CYREG_PRT0_PC5
#define Mux1_1__0__PORT 0u
#define Mux1_1__0__SHIFT 5
#define Mux1_1__AG CYREG_PRT0_AG
#define Mux1_1__AMUX CYREG_PRT0_AMUX
#define Mux1_1__BIE CYREG_PRT0_BIE
#define Mux1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux1_1__BYP CYREG_PRT0_BYP
#define Mux1_1__CTL CYREG_PRT0_CTL
#define Mux1_1__DM0 CYREG_PRT0_DM0
#define Mux1_1__DM1 CYREG_PRT0_DM1
#define Mux1_1__DM2 CYREG_PRT0_DM2
#define Mux1_1__DR CYREG_PRT0_DR
#define Mux1_1__INP_DIS CYREG_PRT0_INP_DIS
#define Mux1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux1_1__LCD_EN CYREG_PRT0_LCD_EN
#define Mux1_1__MASK 0x20u
#define Mux1_1__PORT 0u
#define Mux1_1__PRT CYREG_PRT0_PRT
#define Mux1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux1_1__PS CYREG_PRT0_PS
#define Mux1_1__SHIFT 5
#define Mux1_1__SLW CYREG_PRT0_SLW

/* Mux1_2 */
#define Mux1_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Mux1_2__0__MASK 0x08u
#define Mux1_2__0__PC CYREG_PRT0_PC3
#define Mux1_2__0__PORT 0u
#define Mux1_2__0__SHIFT 3
#define Mux1_2__AG CYREG_PRT0_AG
#define Mux1_2__AMUX CYREG_PRT0_AMUX
#define Mux1_2__BIE CYREG_PRT0_BIE
#define Mux1_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux1_2__BYP CYREG_PRT0_BYP
#define Mux1_2__CTL CYREG_PRT0_CTL
#define Mux1_2__DM0 CYREG_PRT0_DM0
#define Mux1_2__DM1 CYREG_PRT0_DM1
#define Mux1_2__DM2 CYREG_PRT0_DM2
#define Mux1_2__DR CYREG_PRT0_DR
#define Mux1_2__INP_DIS CYREG_PRT0_INP_DIS
#define Mux1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux1_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux1_2__LCD_EN CYREG_PRT0_LCD_EN
#define Mux1_2__MASK 0x08u
#define Mux1_2__PORT 0u
#define Mux1_2__PRT CYREG_PRT0_PRT
#define Mux1_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux1_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux1_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux1_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux1_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux1_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux1_2__PS CYREG_PRT0_PS
#define Mux1_2__SHIFT 3
#define Mux1_2__SLW CYREG_PRT0_SLW

/* Mux1_3 */
#define Mux1_3__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Mux1_3__0__MASK 0x02u
#define Mux1_3__0__PC CYREG_PRT0_PC1
#define Mux1_3__0__PORT 0u
#define Mux1_3__0__SHIFT 1
#define Mux1_3__AG CYREG_PRT0_AG
#define Mux1_3__AMUX CYREG_PRT0_AMUX
#define Mux1_3__BIE CYREG_PRT0_BIE
#define Mux1_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Mux1_3__BYP CYREG_PRT0_BYP
#define Mux1_3__CTL CYREG_PRT0_CTL
#define Mux1_3__DM0 CYREG_PRT0_DM0
#define Mux1_3__DM1 CYREG_PRT0_DM1
#define Mux1_3__DM2 CYREG_PRT0_DM2
#define Mux1_3__DR CYREG_PRT0_DR
#define Mux1_3__INP_DIS CYREG_PRT0_INP_DIS
#define Mux1_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Mux1_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Mux1_3__LCD_EN CYREG_PRT0_LCD_EN
#define Mux1_3__MASK 0x02u
#define Mux1_3__PORT 0u
#define Mux1_3__PRT CYREG_PRT0_PRT
#define Mux1_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Mux1_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Mux1_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Mux1_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Mux1_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Mux1_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Mux1_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Mux1_3__PS CYREG_PRT0_PS
#define Mux1_3__SHIFT 1
#define Mux1_3__SLW CYREG_PRT0_SLW

/* LCD_Char_LCDPort */
#define LCD_Char_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0
#define LCD_Char_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1
#define LCD_Char_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2
#define LCD_Char_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3
#define LCD_Char_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4
#define LCD_Char_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5
#define LCD_Char_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_SAR_0_ADC_SAR */
#define ADC_SAR_0_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_0_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_0_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_0_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_0_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_0_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_0_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_0_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_0_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_0_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_0_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_0_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_0_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_0_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_0_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_0_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_0_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_0_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_0_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_0_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_0_IRQ */
#define ADC_SAR_0_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_0_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_0_IRQ__INTC_MASK 0x01u
#define ADC_SAR_0_IRQ__INTC_NUMBER 0u
#define ADC_SAR_0_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_0_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_0_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_0_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_0_theACLK */
#define ADC_SAR_0_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_0_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_0_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_0_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_0_theACLK__INDEX 0x00u
#define ADC_SAR_0_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_0_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_0_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_0_theACLK__PM_STBY_MSK 0x01u

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
#define USBUART_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ord_int__INTC_MASK 0x2000000u
#define USBUART_1_ord_int__INTC_NUMBER 25u
#define USBUART_1_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Pin_Ground */
#define Pin_Ground__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_Ground__0__MASK 0x01u
#define Pin_Ground__0__PC CYREG_PRT0_PC0
#define Pin_Ground__0__PORT 0u
#define Pin_Ground__0__SHIFT 0
#define Pin_Ground__AG CYREG_PRT0_AG
#define Pin_Ground__AMUX CYREG_PRT0_AMUX
#define Pin_Ground__BIE CYREG_PRT0_BIE
#define Pin_Ground__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Ground__BYP CYREG_PRT0_BYP
#define Pin_Ground__CTL CYREG_PRT0_CTL
#define Pin_Ground__DM0 CYREG_PRT0_DM0
#define Pin_Ground__DM1 CYREG_PRT0_DM1
#define Pin_Ground__DM2 CYREG_PRT0_DM2
#define Pin_Ground__DR CYREG_PRT0_DR
#define Pin_Ground__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Ground__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Ground__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Ground__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Ground__MASK 0x01u
#define Pin_Ground__PORT 0u
#define Pin_Ground__PRT CYREG_PRT0_PRT
#define Pin_Ground__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Ground__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Ground__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Ground__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Ground__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Ground__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Ground__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Ground__PS CYREG_PRT0_PS
#define Pin_Ground__SHIFT 0
#define Pin_Ground__SLW CYREG_PRT0_SLW

/* Current_Source */
#define Current_Source__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Current_Source__0__MASK 0x80u
#define Current_Source__0__PC CYREG_PRT0_PC7
#define Current_Source__0__PORT 0u
#define Current_Source__0__SHIFT 7
#define Current_Source__AG CYREG_PRT0_AG
#define Current_Source__AMUX CYREG_PRT0_AMUX
#define Current_Source__BIE CYREG_PRT0_BIE
#define Current_Source__BIT_MASK CYREG_PRT0_BIT_MASK
#define Current_Source__BYP CYREG_PRT0_BYP
#define Current_Source__CTL CYREG_PRT0_CTL
#define Current_Source__DM0 CYREG_PRT0_DM0
#define Current_Source__DM1 CYREG_PRT0_DM1
#define Current_Source__DM2 CYREG_PRT0_DM2
#define Current_Source__DR CYREG_PRT0_DR
#define Current_Source__INP_DIS CYREG_PRT0_INP_DIS
#define Current_Source__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Current_Source__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Current_Source__LCD_EN CYREG_PRT0_LCD_EN
#define Current_Source__MASK 0x80u
#define Current_Source__PORT 0u
#define Current_Source__PRT CYREG_PRT0_PRT
#define Current_Source__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Current_Source__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Current_Source__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Current_Source__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Current_Source__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Current_Source__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Current_Source__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Current_Source__PS CYREG_PRT0_PS
#define Current_Source__SHIFT 7
#define Current_Source__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CY_PROJECT_NAME "SAR_SPIM_USB01"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
