Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 06:01:32 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                   Instance                                   |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                 |                                                                            (top) |      21013 |      20252 |       0 |  761 | 22155 |     16 |     26 |    0 |          1 |
|   bd_0_i                                                                     |                                                                             bd_0 |      21013 |      20252 |       0 |  761 | 22155 |     16 |     26 |    0 |          1 |
|     hls_inst                                                                 |                                                                  bd_0_hls_inst_0 |      21013 |      20252 |       0 |  761 | 22155 |     16 |     26 |    0 |          1 |
|       inst                                                                   |                                                       bd_0_hls_inst_0_top_kernel |      21013 |      20252 |       0 |  761 | 22155 |     16 |     26 |    0 |          1 |
|         (inst)                                                               |                                                       bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   151 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                            |                                               bd_0_hls_inst_0_top_kernel_A_m_axi |        559 |        496 |       0 |   63 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                           |                                          bd_0_hls_inst_0_top_kernel_A_m_axi_read |        392 |        392 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                  |                               bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        314 |        314 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                         |                     bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         40 |         40 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                        |                                          bd_0_hls_inst_0_top_kernel_A_m_axi_load |        167 |        104 |       0 |   63 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                    |                                          bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                       |                          bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         50 |         50 |       0 |    0 |    37 |      0 |      1 |    0 |          0 |
|             fifo_rreq                                                        |                                          bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |        116 |         53 |       0 |   63 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                            |                                               bd_0_hls_inst_0_top_kernel_C_m_axi |        770 |        611 |       0 |  159 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                          |                                         bd_0_hls_inst_0_top_kernel_C_m_axi_write |        525 |        462 |       0 |   63 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                  |                               bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        314 |        314 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                    |                                      bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        184 |        122 |       0 |   62 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                       |                                         bd_0_hls_inst_0_top_kernel_C_m_axi_store |        245 |        149 |       0 |   96 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                   |                                         bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                       |                          bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         53 |         25 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                        |                          bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |        111 |         48 |       0 |   63 |    74 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                      |                                         bd_0_hls_inst_0_top_kernel_control_s_axi |        164 |        164 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         denom_row_U                                                          |                            bd_0_hls_inst_0_top_kernel_denom_row_RAM_1P_BRAM_1R1W |        277 |        277 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_417       |   bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 |        143 |        143 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_417)   |   bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 |        120 |        120 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_63_6_fu_442       |   bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_63_6 |      18605 |      18069 |       0 |  536 | 19883 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_63_6_fu_442)   |   bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_63_6 |       1338 |       1314 |       0 |   24 |  1627 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_23 |         53 |         53 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U12                                          |                                 bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U12)                                      |                                 bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_37 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U13                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_24 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U13)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_24 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_36 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U14                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_25 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U14)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_25 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_35 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U15                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_26 |       2165 |       2101 |       0 |   64 |  2315 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U15)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_26 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_34 |       1209 |       1145 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U16                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_27 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U16)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_27 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_33 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U17                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_28 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U17)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_28 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_32 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U18                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_29 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U18)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_29 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                      bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_31 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U19                                          |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U19)                                      |                              bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                       |                         bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_92_10_VITIS_LOOP_95_11_fu_628     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_10_VITIS_LOOP_95_11 |        196 |        194 |       0 |    2 |   111 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_92_10_VITIS_LOOP_95_11_fu_628) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_10_VITIS_LOOP_95_11 |        109 |        107 |       0 |    2 |   109 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


