

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 10:06:38 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_7b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   39|   39|        10|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1903|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|    1069|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1069|   2194|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sg8j_U3  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U5  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U7  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U8  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mux_42_fYi_U1  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U2  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U4  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U6  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_307_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_301_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_679_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1101_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1097_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_13_fu_426_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_14_fu_1086_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_295_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_313_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_451_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_464_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_438_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_333_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_418_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_327_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_403_p2               |    or    |      0|  0|   4|           4|           1|
    |a_row_0_1_fu_780_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_773_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_767_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_760_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_509_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_517_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_632_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_639_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_646_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_469_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_625_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_456_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_477_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_485_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_493_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_501_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_443_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_835_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_842_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_947_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_954_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_961_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_800_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_940_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_793_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_807_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_814_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_821_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_828_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_786_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_581_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_589_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_604_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_611_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_618_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_541_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_597_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_533_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_549_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_557_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_565_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_573_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_525_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_898_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_905_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_919_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_926_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_933_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_863_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_912_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_856_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_870_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_877_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_884_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_891_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_849_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_319_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_347_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_339_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1903|         198|        1929|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          3|   32|         96|
    |a_1_Addr_A_orig               |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          3|   32|         96|
    |b_1_Addr_A_orig               |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_277_p4               |   3|          2|    3|          6|
    |i_reg_273                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_266_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_262        |   5|          2|    5|         10|
    |j_phi_fu_288_p4               |   3|          2|    3|          6|
    |j_reg_284                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         33|  156|        443|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_90               |  32|   0|   32|          0|
    |a_row_0_reg_1329              |  32|   0|   32|          0|
    |a_row_1_1_reg_1404            |  32|   0|   32|          0|
    |a_row_1_2_fu_94               |  32|   0|   32|          0|
    |a_row_2_2_fu_98               |  32|   0|   32|          0|
    |a_row_2_reg_1334              |  32|   0|   32|          0|
    |a_row_3_1_reg_1394            |  32|   0|   32|          0|
    |a_row_3_2_fu_102              |  32|   0|   32|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_106          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_114          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_118           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_110           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_122          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_130          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_134           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_126           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_138          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_146          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_150           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_142           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_154          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_162          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_166           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_158           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1232     |   1|   0|    1|          0|
    |i_reg_273                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1236  |   5|   0|    5|          0|
    |indvar_flatten_reg_262        |   5|   0|    5|          0|
    |j_1_reg_1389                  |   3|   0|    3|          0|
    |j_mid2_reg_1241               |   3|   0|    3|          0|
    |j_reg_284                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1357             |   1|   0|    1|          0|
    |sel_tmp4_reg_1367             |   1|   0|    1|          0|
    |sel_tmp_reg_1349              |   1|   0|    1|          0|
    |tmp_1_mid2_v_reg_1269         |   3|   0|    3|          0|
    |tmp_1_reg_1275                |   3|   0|    4|          1|
    |tmp_2_1_reg_1434              |  32|   0|   32|          0|
    |tmp_2_2_reg_1429              |  32|   0|   32|          0|
    |tmp_2_3_reg_1439              |  32|   0|   32|          0|
    |tmp_3_reg_1321                |   1|   0|    1|          0|
    |tmp_4_reg_1379                |  32|   0|   32|          0|
    |tmp_5_reg_1414                |  32|   0|   32|          0|
    |tmp_7_reg_1384                |  32|   0|   32|          0|
    |tmp_8_reg_1419                |  32|   0|   32|          0|
    |tmp_mid2_reg_1249             |   1|   0|    1|          0|
    |tmp_reg_1300                  |   2|   0|    2|          0|
    |tmp_s_reg_1424                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1232     |   0|   1|    1|          0|
    |j_mid2_reg_1241               |   0|   3|    3|          0|
    |tmp_1_mid2_v_reg_1269         |   0|   3|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1069|   7| 1077|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

