
rx_AOA_cali.elf:     file format elf32-littleriscv


Disassembly of section .init:

08000000 <vector_base>:
 8000000:	6f 00 00 0c 7a 03 00 08 7a 03 00 08 e4 03 00 08     o...z...z.......
 8000010:	7a 03 00 08 7a 03 00 08 7a 03 00 08 c0 0e 00 08     z...z...z.......
 8000020:	7a 03 00 08 7a 03 00 08 7a 03 00 08 7a 03 00 08     z...z...z...z...
 8000030:	7a 03 00 08 7a 03 00 08 7a 03 00 08 7a 03 00 08     z...z...z...z...
 8000040:	7a 03 00 08 7a 03 00 08 7a 03 00 08 00 00 00 00     z...z...z.......
	...
 8000078:	d8 89 00 08 00 00 00 00 00 00 00 00 e2 8b 00 08     ................
	...

080000c0 <_start>:
 * Reset Handler called on controller reset
 */
_start:
    /* ===== Startup Stage 1 ===== */
    /* Disable Global Interrupt */
    csrc CSR_MSTATUS, MSTATUS_MIE
 80000c0:	30047073          	csrci	mstatus,8

    /* Initialize GP and TP */
    .option push
    .option norelax
    la gp, __global_pointer$
 80000c4:	00118197          	auipc	gp,0x118
 80000c8:	f2c18193          	addi	gp,gp,-212 # 8117ff0 <__global_pointer$>
    la tp, __tls_base
 80000cc:	00119217          	auipc	tp,0x119
 80000d0:	e8420213          	addi	tp,tp,-380 # 8118f50 <ucMaxSysCallPriority>
    addi a1, a1, 1
    j 1b
2:
#else
    /* Set correct sp for current cpu */
    la sp, _sp
 80000d4:	00140117          	auipc	sp,0x140
 80000d8:	f2c10113          	addi	sp,sp,-212 # 8140000 <_sp>
    /*
     * Set the the NMI base mnvec to share
     * with mtvec by setting CSR_MMISC_CTL
     * bit 9 NMI_CAUSE_FFF to 1
     */
    li t0, MMISC_CTL_NMI_CAUSE_FFF
 80000dc:	20000293          	li	t0,512
    csrs CSR_MMISC_CTL, t0
 80000e0:	7d02a073          	csrs	mmisc_ctl,t0

    /*
     * Intialize ECLIC vector interrupt
     * base address mtvt to vector_base
     */
    la t0, vector_base
 80000e4:	00000297          	auipc	t0,0x0
 80000e8:	f1c28293          	addi	t0,t0,-228 # 8000000 <vector_base>
    csrw CSR_MTVT, t0
 80000ec:	30729073          	csrw	mtvt,t0
     * Set ECLIC non-vector entry to be controlled
     * by mtvt2 CSR register.
     * Intialize ECLIC non-vector interrupt
     * base address mtvt2 to irq_entry.
     */
    la t0, irq_entry
 80000f0:	00000297          	auipc	t0,0x0
 80000f4:	21028293          	addi	t0,t0,528 # 8000300 <irq_entry>
    csrw CSR_MTVT2, t0
 80000f8:	7ec29073          	csrw	mtvt2,t0
    csrs CSR_MTVT2, 0x1
 80000fc:	7ec0e073          	csrsi	mtvt2,1
     * Due to settings above, Exception and NMI
     * will share common entry.
     * This early_exc_entry is only used during early
     * boot stage before main
     */
    la t0, early_exc_entry
 8000100:	00000297          	auipc	t0,0x0
 8000104:	10028293          	addi	t0,t0,256 # 8000200 <early_exc_entry>
    csrw CSR_MTVEC, t0
 8000108:	30529073          	csrw	mtvec,t0

    /* Set the interrupt processing mode to ECLIC mode */
    li t0, 0x3f
 800010c:	03f00293          	li	t0,63
    csrc CSR_MTVEC, t0
 8000110:	3052b073          	csrc	mtvec,t0
    csrs CSR_MTVEC, 0x3
 8000114:	3051e073          	csrsi	mtvec,3
    /* ===== Startup Stage 2 ===== */

    /* Enable FPU and Vector Unit if f/d/v exist in march */
#if defined(__riscv_flen) && __riscv_flen > 0
    /* Enable FPU, and set state to initial */
    li t0, MSTATUS_FS
 8000118:	6299                	lui	t0,0x6
    csrc mstatus, t0
 800011a:	3002b073          	csrc	mstatus,t0
    li t0, MSTATUS_FS_INITIAL
 800011e:	6289                	lui	t0,0x2
    csrs mstatus, t0
 8000120:	3002a073          	csrs	mstatus,t0
    li t0, MSTATUS_VS_INITIAL
    csrs mstatus, t0
#endif

    /* Enable mcycle and minstret counter */
    csrci CSR_MCOUNTINHIBIT, 0x5
 8000124:	3202f073          	csrci	mcountinhibit,5

08000128 <__init_common>:
    /* ===== Startup Stage 3 ===== */
    /*
     * Load text section from CODE ROM to CODE RAM
     * when text LMA is different with VMA
     */
    la a0, _text_lma
 8000128:	00000517          	auipc	a0,0x0
 800012c:	15850513          	addi	a0,a0,344 # 8000280 <_text>
    la a1, _text
 8000130:	00000597          	auipc	a1,0x0
 8000134:	15058593          	addi	a1,a1,336 # 8000280 <_text>
    /* If text LMA and VMA are equal
     * then no need to copy text section */
    beq a0, a1, 2f
 8000138:	02b50063          	beq	a0,a1,8000158 <__init_common+0x30>
    la a2, _etext
 800013c:	00018617          	auipc	a2,0x18
 8000140:	87c60613          	addi	a2,a2,-1924 # 80179b8 <_data_lma>
    bgeu a1, a2, 2f
 8000144:	00c5fa63          	bgeu	a1,a2,8000158 <__init_common+0x30>

1:
    /* Load code section if necessary */
    lw t0, (a0)
 8000148:	00052283          	lw	t0,0(a0)
    sw t0, (a1)
 800014c:	0055a023          	sw	t0,0(a1)
    addi a0, a0, 4
 8000150:	0511                	addi	a0,a0,4
    addi a1, a1, 4
 8000152:	0591                	addi	a1,a1,4
    bltu a1, a2, 1b
 8000154:	fec5eae3          	bltu	a1,a2,8000148 <__init_common+0x20>
2:
    /* Load data section */
    la a0, _data_lma
 8000158:	00018517          	auipc	a0,0x18
 800015c:	86050513          	addi	a0,a0,-1952 # 80179b8 <_data_lma>
    la a1, _data
 8000160:	00100597          	auipc	a1,0x100
 8000164:	ea058593          	addi	a1,a1,-352 # 8100000 <SpiImuTxDma_Buff>
    /* If data vma=lma, no need to copy */
    beq a0, a1, 2f
 8000168:	02b50063          	beq	a0,a1,8000188 <__init_common+0x60>
    la a2, _edata
 800016c:	00119617          	auipc	a2,0x119
 8000170:	de460613          	addi	a2,a2,-540 # 8118f50 <ucMaxSysCallPriority>
    bgeu a1, a2, 2f
 8000174:	00c5fa63          	bgeu	a1,a2,8000188 <__init_common+0x60>
1:
    lw t0, (a0)
 8000178:	00052283          	lw	t0,0(a0)
    sw t0, (a1)
 800017c:	0055a023          	sw	t0,0(a1)
    addi a0, a0, 4
 8000180:	0511                	addi	a0,a0,4
    addi a1, a1, 4
 8000182:	0591                	addi	a1,a1,4
    bltu a1, a2, 1b
 8000184:	fec5eae3          	bltu	a1,a2,8000178 <__init_common+0x50>
2:
    /* Clear bss section */
    la a0, __bss_start
 8000188:	00119517          	auipc	a0,0x119
 800018c:	dc850513          	addi	a0,a0,-568 # 8118f50 <ucMaxSysCallPriority>
    la a1, _end
 8000190:	00128597          	auipc	a1,0x128
 8000194:	4f458593          	addi	a1,a1,1268 # 8128684 <_end>
    bgeu a0, a1, 2f
 8000198:	00b57763          	bgeu	a0,a1,80001a6 <_start_premain>
1:
    sw zero, (a0)
 800019c:	00052023          	sw	zero,0(a0)
    addi a0, a0, 4
 80001a0:	0511                	addi	a0,a0,4
    bltu a0, a1, 1b
 80001a2:	feb56de3          	bltu	a0,a1,800019c <__init_common+0x74>

080001a6 <_start_premain>:
    /*
     * Call vendor defined SystemInit to
     * initialize the micro-controller system
     * SystemInit will just be called by boot cpu
     */
    call SystemInit
 80001a6:	006070ef          	jal	ra,80071ac <SystemInit>

    /* Call global constructors */
    la a0, __libc_fini_array
 80001aa:	00016517          	auipc	a0,0x16
 80001ae:	f2450513          	addi	a0,a0,-220 # 80160ce <__libc_fini_array>
    call atexit
 80001b2:	70d150ef          	jal	ra,80160be <atexit>
    /* Call C/C++ constructor start up code */
    call __libc_init_array
 80001b6:	74d150ef          	jal	ra,8016102 <__libc_init_array>

080001ba <__skip_init>:

__skip_init:
    /* Sync all harts at this function */
    call __sync_harts
 80001ba:	28ad                	jal	8000234 <__sync_harts>
    /* do pre-init steps before main */
    /* _premain_init will be called by each cpu
     * please make sure the implementation of __premain_int
     * considered this
     */
    call _premain_init
 80001bc:	76e070ef          	jal	ra,800792a <_premain_init>
     * set exception entry to correct exception
     * entry and jump to main.
     * And set the interrupt processing mode to
     * ECLIC mode
     */
    la t0, exc_entry
 80001c0:	00000297          	auipc	t0,0x0
 80001c4:	0c028293          	addi	t0,t0,192 # 8000280 <_text>
    csrw CSR_MTVEC, t0
 80001c8:	30529073          	csrw	mtvec,t0
    li t0, 0x3f
 80001cc:	03f00293          	li	t0,63
    csrc CSR_MTVEC, t0
 80001d0:	3052b073          	csrc	mtvec,t0
    csrs CSR_MTVEC, 0x3
 80001d4:	3051e073          	csrsi	mtvec,3

    /* BPU cold bringup need time, so enable BPU before enter to main */
    li t0, MMISC_CTL_BPU
 80001d8:	42a1                	li	t0,8
    csrs CSR_MMISC_CTL, t0
 80001da:	7d02a073          	csrs	mmisc_ctl,t0

    /* ===== Call SMP Main Function  ===== */
    /* argc = argv = 0 */
    li a0, 0
 80001de:	4501                	li	a0,0
    li a1, 0
 80001e0:	4581                	li	a1,0
#else
#ifdef RTOS_RTTHREAD
    
    call entry
#else
    call main
 80001e2:	5d3080ef          	jal	ra,8008fb4 <main>
#endif
#endif
    /* do post-main steps after main
     * this function will be called by each cpu */
    call _postmain_fini
 80001e6:	003070ef          	jal	ra,80079e8 <_postmain_fini>

080001ea <__amp_wait>:

__amp_wait:
1:
    wfi
 80001ea:	10500073          	wfi
    j 1b
 80001ee:	bff5                	j	80001ea <__amp_wait>
 80001f0:	00000013          	nop
 80001f4:	00000013          	nop
 80001f8:	00000013          	nop
 80001fc:	00000013          	nop

08000200 <early_exc_entry>:
/* Early boot exception entry before main */
.align 6
.global early_exc_entry
.type early_exc_entry, @function
early_exc_entry:
    wfi
 8000200:	10500073          	wfi
    j early_exc_entry
 8000204:	bff5                	j	8000200 <early_exc_entry>
	...

08000234 <__sync_harts>:
 */
#define CLINT_MSIP(base, hartid)    (*(volatile uint32_t *)((uintptr_t)((base) + ((hartid) * 4))))
#define SMP_CTRLREG(base, ofs)      (*(volatile uint32_t *)((uintptr_t)((base) + (ofs))))

__attribute__((section(".init"))) void __sync_harts(void)
{
 8000234:	1141                	addi	sp,sp,-16
 8000236:	c622                	sw	s0,12(sp)
 8000238:	0800                	addi	s0,sp,16
        __SMP_RWMB();
        
        while (CLINT_MSIP(clint_base, hartid) == 1);
    }
#endif
}
 800023a:	0001                	nop
 800023c:	4432                	lw	s0,12(sp)
 800023e:	0141                	addi	sp,sp,16
 8000240:	8082                	ret
	...

Disassembly of section .text:

08000280 <_text>:
/* In CLIC mode, the exeception entry must be 64bytes aligned */
.align 6
.global exc_entry
exc_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 8000280:	34911173          	csrrw	sp,mscratchcswl,sp
 8000284:	715d                	addi	sp,sp,-80
 8000286:	c006                	sw	ra,0(sp)
 8000288:	c212                	sw	tp,4(sp)
 800028a:	c416                	sw	t0,8(sp)
 800028c:	c61a                	sw	t1,12(sp)
 800028e:	c81e                	sw	t2,16(sp)
 8000290:	ca2a                	sw	a0,20(sp)
 8000292:	cc2e                	sw	a1,24(sp)
 8000294:	ce32                	sw	a2,28(sp)
 8000296:	d036                	sw	a3,32(sp)
 8000298:	d23a                	sw	a4,36(sp)
 800029a:	d43e                	sw	a5,40(sp)
 800029c:	dc42                	sw	a6,56(sp)
 800029e:	de46                	sw	a7,60(sp)
 80002a0:	c0f2                	sw	t3,64(sp)
 80002a2:	c2f6                	sw	t4,68(sp)
 80002a4:	c4fa                	sw	t5,72(sp)
 80002a6:	c6fe                	sw	t6,76(sp)
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 80002a8:	7ee5d073          	csrwi	pushmcause,11
 80002ac:	7ef65073          	csrwi	pushmepc,12
 80002b0:	7eb6d073          	csrwi	pushmsubm,13
    /*
     * Set the exception handler function arguments
     * argument 1: mcause value
     * argument 2: current stack point(SP) value
     */
    csrr a0, mcause
 80002b4:	34202573          	csrr	a0,mcause
    mv a1, sp
 80002b8:	858a                	mv	a1,sp
    /*
     * TODO: Call the exception handler function
     * By default, the function template is provided in
     * system_Device.c, you can adjust it as you want
     */
    call core_exception_handler
 80002ba:	0ec070ef          	jal	ra,80073a6 <core_exception_handler>

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 80002be:	52d2                	lw	t0,52(sp)
 80002c0:	7c429073          	csrw	msubm,t0
 80002c4:	52c2                	lw	t0,48(sp)
 80002c6:	34129073          	csrw	mepc,t0
 80002ca:	52b2                	lw	t0,44(sp)
 80002cc:	34229073          	csrw	mcause,t0
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 80002d0:	4082                	lw	ra,0(sp)
 80002d2:	4212                	lw	tp,4(sp)
 80002d4:	42a2                	lw	t0,8(sp)
 80002d6:	4332                	lw	t1,12(sp)
 80002d8:	43c2                	lw	t2,16(sp)
 80002da:	4552                	lw	a0,20(sp)
 80002dc:	45e2                	lw	a1,24(sp)
 80002de:	4672                	lw	a2,28(sp)
 80002e0:	5682                	lw	a3,32(sp)
 80002e2:	5712                	lw	a4,36(sp)
 80002e4:	57a2                	lw	a5,40(sp)
 80002e6:	5862                	lw	a6,56(sp)
 80002e8:	58f2                	lw	a7,60(sp)
 80002ea:	4e06                	lw	t3,64(sp)
 80002ec:	4e96                	lw	t4,68(sp)
 80002ee:	4f26                	lw	t5,72(sp)
 80002f0:	4fb6                	lw	t6,76(sp)
 80002f2:	6161                	addi	sp,sp,80
 80002f4:	34911173          	csrrw	sp,mscratchcswl,sp

    /* Return to regular code */
    mret
 80002f8:	30200073          	mret
 80002fc:	0000                	unimp
	...

08000300 <irq_entry>:
.align 2
.global irq_entry
/* This label will be set to MTVT2 register */
irq_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 8000300:	34911173          	csrrw	sp,mscratchcswl,sp
 8000304:	715d                	addi	sp,sp,-80
 8000306:	c006                	sw	ra,0(sp)
 8000308:	c212                	sw	tp,4(sp)
 800030a:	c416                	sw	t0,8(sp)
 800030c:	c61a                	sw	t1,12(sp)
 800030e:	c81e                	sw	t2,16(sp)
 8000310:	ca2a                	sw	a0,20(sp)
 8000312:	cc2e                	sw	a1,24(sp)
 8000314:	ce32                	sw	a2,28(sp)
 8000316:	d036                	sw	a3,32(sp)
 8000318:	d23a                	sw	a4,36(sp)
 800031a:	d43e                	sw	a5,40(sp)
 800031c:	dc42                	sw	a6,56(sp)
 800031e:	de46                	sw	a7,60(sp)
 8000320:	c0f2                	sw	t3,64(sp)
 8000322:	c2f6                	sw	t4,68(sp)
 8000324:	c4fa                	sw	t5,72(sp)
 8000326:	c6fe                	sw	t6,76(sp)
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 8000328:	7ee5d073          	csrwi	pushmcause,11
 800032c:	7ef65073          	csrwi	pushmepc,12
 8000330:	7eb6d073          	csrwi	pushmsubm,13
    /* This special CSR read/write operation, which is actually
     * claim the CLIC to find its pending highest ID, if the ID
     * is not 0, then automatically enable the mstatus.MIE, and
     * jump to its vector-entry-label, and update the link register
     */
    csrrw ra, CSR_JALMNXTI, ra
 8000334:	7ed090f3          	csrrw	ra,jalmnxti,ra

    /* Critical section with interrupts disabled */
    DISABLE_MIE
 8000338:	30047073          	csrci	mstatus,8

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 800033c:	52d2                	lw	t0,52(sp)
 800033e:	7c429073          	csrw	msubm,t0
 8000342:	52c2                	lw	t0,48(sp)
 8000344:	34129073          	csrw	mepc,t0
 8000348:	52b2                	lw	t0,44(sp)
 800034a:	34229073          	csrw	mcause,t0
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 800034e:	4082                	lw	ra,0(sp)
 8000350:	4212                	lw	tp,4(sp)
 8000352:	42a2                	lw	t0,8(sp)
 8000354:	4332                	lw	t1,12(sp)
 8000356:	43c2                	lw	t2,16(sp)
 8000358:	4552                	lw	a0,20(sp)
 800035a:	45e2                	lw	a1,24(sp)
 800035c:	4672                	lw	a2,28(sp)
 800035e:	5682                	lw	a3,32(sp)
 8000360:	5712                	lw	a4,36(sp)
 8000362:	57a2                	lw	a5,40(sp)
 8000364:	5862                	lw	a6,56(sp)
 8000366:	58f2                	lw	a7,60(sp)
 8000368:	4e06                	lw	t3,64(sp)
 800036a:	4e96                	lw	t4,68(sp)
 800036c:	4f26                	lw	t5,72(sp)
 800036e:	4fb6                	lw	t6,76(sp)
 8000370:	6161                	addi	sp,sp,80
 8000372:	34911173          	csrrw	sp,mscratchcswl,sp

    /* Return to regular code */
    mret
 8000376:	30200073          	mret

0800037a <default_intexc_handler>:
/* Default Handler for Exceptions / Interrupts */
.global default_intexc_handler
Undef_Handler:
default_intexc_handler:
1:
    j 1b
 800037a:	a001                	j	800037a <default_intexc_handler>
 800037c:	00000013          	nop

08000380 <prvPortStartFirstTask>:
    /* Setup Interrupt Stack using
       The stack that was used by main()
       before the scheduler is started is
       no longer required after the scheduler is started.
       Interrupt stack pointer is stored in CSR_MSCRATCH */
    la t0, _sp
 8000380:	00140297          	auipc	t0,0x140
 8000384:	c8028293          	addi	t0,t0,-896 # 8140000 <_sp>
    csrw CSR_MSCRATCH, t0
 8000388:	34029073          	csrw	mscratch,t0
    LOAD sp, pxCurrentTCB           /* Load pxCurrentTCB. */
 800038c:	00119117          	auipc	sp,0x119
 8000390:	be812103          	lw	sp,-1048(sp) # 8118f74 <pxCurrentTCB>
    LOAD sp, 0x0(sp)                /* Read sp from first TCB member */
 8000394:	4102                	lw	sp,0(sp)

    /* Pop PC from stack and set MEPC */
    LOAD t0,  0  * REGBYTES(sp)
 8000396:	4282                	lw	t0,0(sp)
    csrw CSR_MEPC, t0
 8000398:	34129073          	csrw	mepc,t0
    /* Pop mstatus from stack and set it */
    LOAD t0,  (portRegNum - 1)  * REGBYTES(sp)
 800039c:	52d6                	lw	t0,116(sp)
    csrw CSR_MSTATUS, t0
 800039e:	30029073          	csrw	mstatus,t0
    /* Interrupt still disable here */
    /* Restore Registers from Stack */
    LOAD x1,  1  * REGBYTES(sp)    /* RA */
 80003a2:	4092                	lw	ra,4(sp)
    LOAD x5,  2  * REGBYTES(sp)
 80003a4:	42a2                	lw	t0,8(sp)
    LOAD x6,  3  * REGBYTES(sp)
 80003a6:	4332                	lw	t1,12(sp)
    LOAD x7,  4  * REGBYTES(sp)
 80003a8:	43c2                	lw	t2,16(sp)
    LOAD x8,  5  * REGBYTES(sp)
 80003aa:	4452                	lw	s0,20(sp)
    LOAD x9,  6  * REGBYTES(sp)
 80003ac:	44e2                	lw	s1,24(sp)
    LOAD x10, 7  * REGBYTES(sp)
 80003ae:	4572                	lw	a0,28(sp)
    LOAD x11, 8  * REGBYTES(sp)
 80003b0:	5582                	lw	a1,32(sp)
    LOAD x12, 9  * REGBYTES(sp)
 80003b2:	5612                	lw	a2,36(sp)
    LOAD x13, 10 * REGBYTES(sp)
 80003b4:	56a2                	lw	a3,40(sp)
    LOAD x14, 11 * REGBYTES(sp)
 80003b6:	5732                	lw	a4,44(sp)
    LOAD x15, 12 * REGBYTES(sp)
 80003b8:	57c2                	lw	a5,48(sp)
#ifndef __riscv_32e
    LOAD x16, 13 * REGBYTES(sp)
 80003ba:	5852                	lw	a6,52(sp)
    LOAD x17, 14 * REGBYTES(sp)
 80003bc:	58e2                	lw	a7,56(sp)
    LOAD x18, 15 * REGBYTES(sp)
 80003be:	5972                	lw	s2,60(sp)
    LOAD x19, 16 * REGBYTES(sp)
 80003c0:	4986                	lw	s3,64(sp)
    LOAD x20, 17 * REGBYTES(sp)
 80003c2:	4a16                	lw	s4,68(sp)
    LOAD x21, 18 * REGBYTES(sp)
 80003c4:	4aa6                	lw	s5,72(sp)
    LOAD x22, 19 * REGBYTES(sp)
 80003c6:	4b36                	lw	s6,76(sp)
    LOAD x23, 20 * REGBYTES(sp)
 80003c8:	4bc6                	lw	s7,80(sp)
    LOAD x24, 21 * REGBYTES(sp)
 80003ca:	4c56                	lw	s8,84(sp)
    LOAD x25, 22 * REGBYTES(sp)
 80003cc:	4ce6                	lw	s9,88(sp)
    LOAD x26, 23 * REGBYTES(sp)
 80003ce:	4d76                	lw	s10,92(sp)
    LOAD x27, 24 * REGBYTES(sp)
 80003d0:	5d86                	lw	s11,96(sp)
    LOAD x28, 25 * REGBYTES(sp)
 80003d2:	5e16                	lw	t3,100(sp)
    LOAD x29, 26 * REGBYTES(sp)
 80003d4:	5ea6                	lw	t4,104(sp)
    LOAD x30, 27 * REGBYTES(sp)
 80003d6:	5f36                	lw	t5,108(sp)
    LOAD x31, 28 * REGBYTES(sp)
 80003d8:	5fc6                	lw	t6,112(sp)
#endif

    addi sp, sp, portCONTEXT_SIZE
 80003da:	07810113          	addi	sp,sp,120

    mret
 80003de:	30200073          	mret
 80003e2:	0001                	nop

080003e4 <eclic_msip_handler>:

.align 2
.global eclic_msip_handler
eclic_msip_handler:
    addi sp, sp, -portCONTEXT_SIZE
 80003e4:	f8810113          	addi	sp,sp,-120
    STORE x1,  1  * REGBYTES(sp)    /* RA */
 80003e8:	c206                	sw	ra,4(sp)
    STORE x5,  2  * REGBYTES(sp)
 80003ea:	c416                	sw	t0,8(sp)
    STORE x6,  3  * REGBYTES(sp)
 80003ec:	c61a                	sw	t1,12(sp)
    STORE x7,  4  * REGBYTES(sp)
 80003ee:	c81e                	sw	t2,16(sp)
    STORE x8,  5  * REGBYTES(sp)
 80003f0:	ca22                	sw	s0,20(sp)
    STORE x9,  6  * REGBYTES(sp)
 80003f2:	cc26                	sw	s1,24(sp)
    STORE x10, 7  * REGBYTES(sp)
 80003f4:	ce2a                	sw	a0,28(sp)
    STORE x11, 8  * REGBYTES(sp)
 80003f6:	d02e                	sw	a1,32(sp)
    STORE x12, 9  * REGBYTES(sp)
 80003f8:	d232                	sw	a2,36(sp)
    STORE x13, 10 * REGBYTES(sp)
 80003fa:	d436                	sw	a3,40(sp)
    STORE x14, 11 * REGBYTES(sp)
 80003fc:	d63a                	sw	a4,44(sp)
    STORE x15, 12 * REGBYTES(sp)
 80003fe:	d83e                	sw	a5,48(sp)
#ifndef __riscv_32e
    STORE x16, 13 * REGBYTES(sp)
 8000400:	da42                	sw	a6,52(sp)
    STORE x17, 14 * REGBYTES(sp)
 8000402:	dc46                	sw	a7,56(sp)
    STORE x18, 15 * REGBYTES(sp)
 8000404:	de4a                	sw	s2,60(sp)
    STORE x19, 16 * REGBYTES(sp)
 8000406:	c0ce                	sw	s3,64(sp)
    STORE x20, 17 * REGBYTES(sp)
 8000408:	c2d2                	sw	s4,68(sp)
    STORE x21, 18 * REGBYTES(sp)
 800040a:	c4d6                	sw	s5,72(sp)
    STORE x22, 19 * REGBYTES(sp)
 800040c:	c6da                	sw	s6,76(sp)
    STORE x23, 20 * REGBYTES(sp)
 800040e:	c8de                	sw	s7,80(sp)
    STORE x24, 21 * REGBYTES(sp)
 8000410:	cae2                	sw	s8,84(sp)
    STORE x25, 22 * REGBYTES(sp)
 8000412:	cce6                	sw	s9,88(sp)
    STORE x26, 23 * REGBYTES(sp)
 8000414:	ceea                	sw	s10,92(sp)
    STORE x27, 24 * REGBYTES(sp)
 8000416:	d0ee                	sw	s11,96(sp)
    STORE x28, 25 * REGBYTES(sp)
 8000418:	d2f2                	sw	t3,100(sp)
    STORE x29, 26 * REGBYTES(sp)
 800041a:	d4f6                	sw	t4,104(sp)
    STORE x30, 27 * REGBYTES(sp)
 800041c:	d6fa                	sw	t5,108(sp)
    STORE x31, 28 * REGBYTES(sp)
 800041e:	d8fe                	sw	t6,112(sp)
#endif
    /* Push mstatus to stack */
    csrr t0, CSR_MSTATUS
 8000420:	300022f3          	csrr	t0,mstatus
    STORE t0,  (portRegNum - 1)  * REGBYTES(sp)
 8000424:	da96                	sw	t0,116(sp)

    /* Push additional registers */

    /* Store sp to task stack */
    LOAD t0, pxCurrentTCB
 8000426:	00119297          	auipc	t0,0x119
 800042a:	b4e2a283          	lw	t0,-1202(t0) # 8118f74 <pxCurrentTCB>
    STORE sp, 0(t0)
 800042e:	0022a023          	sw	sp,0(t0)

    csrr t0, CSR_MEPC
 8000432:	341022f3          	csrr	t0,mepc
    STORE t0, 0(sp)
 8000436:	c016                	sw	t0,0(sp)
    jal xPortTaskSwitch
 8000438:	1bd000ef          	jal	ra,8000df4 <xPortTaskSwitch>

    /* Switch task context */
    LOAD t0, pxCurrentTCB           /* Load pxCurrentTCB. */
 800043c:	00119297          	auipc	t0,0x119
 8000440:	b382a283          	lw	t0,-1224(t0) # 8118f74 <pxCurrentTCB>
    LOAD sp, 0x0(t0)                /* Read sp from first TCB member */
 8000444:	0002a103          	lw	sp,0(t0)

    /* Pop PC from stack and set MEPC */
    LOAD t0,  0  * REGBYTES(sp)
 8000448:	4282                	lw	t0,0(sp)
    csrw CSR_MEPC, t0
 800044a:	34129073          	csrw	mepc,t0
    /* Pop additional registers */

    /* Pop mstatus from stack and set it */
    LOAD t0,  (portRegNum - 1)  * REGBYTES(sp)
 800044e:	52d6                	lw	t0,116(sp)
    csrw CSR_MSTATUS, t0
 8000450:	30029073          	csrw	mstatus,t0
    /* Interrupt still disable here */
    /* Restore Registers from Stack */
    LOAD x1,  1  * REGBYTES(sp)    /* RA */
 8000454:	4092                	lw	ra,4(sp)
    LOAD x5,  2  * REGBYTES(sp)
 8000456:	42a2                	lw	t0,8(sp)
    LOAD x6,  3  * REGBYTES(sp)
 8000458:	4332                	lw	t1,12(sp)
    LOAD x7,  4  * REGBYTES(sp)
 800045a:	43c2                	lw	t2,16(sp)
    LOAD x8,  5  * REGBYTES(sp)
 800045c:	4452                	lw	s0,20(sp)
    LOAD x9,  6  * REGBYTES(sp)
 800045e:	44e2                	lw	s1,24(sp)
    LOAD x10, 7  * REGBYTES(sp)
 8000460:	4572                	lw	a0,28(sp)
    LOAD x11, 8  * REGBYTES(sp)
 8000462:	5582                	lw	a1,32(sp)
    LOAD x12, 9  * REGBYTES(sp)
 8000464:	5612                	lw	a2,36(sp)
    LOAD x13, 10 * REGBYTES(sp)
 8000466:	56a2                	lw	a3,40(sp)
    LOAD x14, 11 * REGBYTES(sp)
 8000468:	5732                	lw	a4,44(sp)
    LOAD x15, 12 * REGBYTES(sp)
 800046a:	57c2                	lw	a5,48(sp)
#ifndef __riscv_32e
    LOAD x16, 13 * REGBYTES(sp)
 800046c:	5852                	lw	a6,52(sp)
    LOAD x17, 14 * REGBYTES(sp)
 800046e:	58e2                	lw	a7,56(sp)
    LOAD x18, 15 * REGBYTES(sp)
 8000470:	5972                	lw	s2,60(sp)
    LOAD x19, 16 * REGBYTES(sp)
 8000472:	4986                	lw	s3,64(sp)
    LOAD x20, 17 * REGBYTES(sp)
 8000474:	4a16                	lw	s4,68(sp)
    LOAD x21, 18 * REGBYTES(sp)
 8000476:	4aa6                	lw	s5,72(sp)
    LOAD x22, 19 * REGBYTES(sp)
 8000478:	4b36                	lw	s6,76(sp)
    LOAD x23, 20 * REGBYTES(sp)
 800047a:	4bc6                	lw	s7,80(sp)
    LOAD x24, 21 * REGBYTES(sp)
 800047c:	4c56                	lw	s8,84(sp)
    LOAD x25, 22 * REGBYTES(sp)
 800047e:	4ce6                	lw	s9,88(sp)
    LOAD x26, 23 * REGBYTES(sp)
 8000480:	4d76                	lw	s10,92(sp)
    LOAD x27, 24 * REGBYTES(sp)
 8000482:	5d86                	lw	s11,96(sp)
    LOAD x28, 25 * REGBYTES(sp)
 8000484:	5e16                	lw	t3,100(sp)
    LOAD x29, 26 * REGBYTES(sp)
 8000486:	5ea6                	lw	t4,104(sp)
    LOAD x30, 27 * REGBYTES(sp)
 8000488:	5f36                	lw	t5,108(sp)
    LOAD x31, 28 * REGBYTES(sp)
 800048a:	5fc6                	lw	t6,112(sp)
#endif

    addi sp, sp, portCONTEXT_SIZE
 800048c:	07810113          	addi	sp,sp,120
    mret
 8000490:	30200073          	mret

08000494 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000494:	1101                	addi	sp,sp,-32
 8000496:	ce22                	sw	s0,28(sp)
 8000498:	1000                	addi	s0,sp,32
 800049a:	fea42623          	sw	a0,-20(s0)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800049e:	fec42783          	lw	a5,-20(s0)
 80004a2:	00878713          	addi	a4,a5,8
 80004a6:	fec42783          	lw	a5,-20(s0)
 80004aa:	c3d8                	sw	a4,4(a5)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004ac:	fec42683          	lw	a3,-20(s0)
 80004b0:	577d                	li	a4,-1
 80004b2:	57fd                	li	a5,-1
 80004b4:	c698                	sw	a4,8(a3)
 80004b6:	c6dc                	sw	a5,12(a3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004b8:	fec42783          	lw	a5,-20(s0)
 80004bc:	00878713          	addi	a4,a5,8
 80004c0:	fec42783          	lw	a5,-20(s0)
 80004c4:	cb98                	sw	a4,16(a5)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004c6:	fec42783          	lw	a5,-20(s0)
 80004ca:	00878713          	addi	a4,a5,8
 80004ce:	fec42783          	lw	a5,-20(s0)
 80004d2:	cbd8                	sw	a4,20(a5)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004d4:	fec42783          	lw	a5,-20(s0)
 80004d8:	0007a023          	sw	zero,0(a5)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80004dc:	0001                	nop
 80004de:	4472                	lw	s0,28(sp)
 80004e0:	6105                	addi	sp,sp,32
 80004e2:	8082                	ret

080004e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80004e4:	1101                	addi	sp,sp,-32
 80004e6:	ce22                	sw	s0,28(sp)
 80004e8:	1000                	addi	s0,sp,32
 80004ea:	fea42623          	sw	a0,-20(s0)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80004ee:	fec42783          	lw	a5,-20(s0)
 80004f2:	0007aa23          	sw	zero,20(a5)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80004f6:	0001                	nop
 80004f8:	4472                	lw	s0,28(sp)
 80004fa:	6105                	addi	sp,sp,32
 80004fc:	8082                	ret

080004fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80004fe:	7179                	addi	sp,sp,-48
 8000500:	d622                	sw	s0,44(sp)
 8000502:	1800                	addi	s0,sp,48
 8000504:	fca42e23          	sw	a0,-36(s0)
 8000508:	fcb42c23          	sw	a1,-40(s0)
ListItem_t * const pxIndex = pxList->pxIndex;
 800050c:	fdc42783          	lw	a5,-36(s0)
 8000510:	43dc                	lw	a5,4(a5)
 8000512:	fef42623          	sw	a5,-20(s0)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000516:	fd842783          	lw	a5,-40(s0)
 800051a:	fec42703          	lw	a4,-20(s0)
 800051e:	c798                	sw	a4,8(a5)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000520:	fec42783          	lw	a5,-20(s0)
 8000524:	47d8                	lw	a4,12(a5)
 8000526:	fd842783          	lw	a5,-40(s0)
 800052a:	c7d8                	sw	a4,12(a5)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800052c:	fec42783          	lw	a5,-20(s0)
 8000530:	47dc                	lw	a5,12(a5)
 8000532:	fd842703          	lw	a4,-40(s0)
 8000536:	c798                	sw	a4,8(a5)
	pxIndex->pxPrevious = pxNewListItem;
 8000538:	fec42783          	lw	a5,-20(s0)
 800053c:	fd842703          	lw	a4,-40(s0)
 8000540:	c7d8                	sw	a4,12(a5)

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000542:	fd842783          	lw	a5,-40(s0)
 8000546:	fdc42703          	lw	a4,-36(s0)
 800054a:	cbd8                	sw	a4,20(a5)

	( pxList->uxNumberOfItems )++;
 800054c:	fdc42783          	lw	a5,-36(s0)
 8000550:	439c                	lw	a5,0(a5)
 8000552:	00178713          	addi	a4,a5,1
 8000556:	fdc42783          	lw	a5,-36(s0)
 800055a:	c398                	sw	a4,0(a5)
}
 800055c:	0001                	nop
 800055e:	5432                	lw	s0,44(sp)
 8000560:	6145                	addi	sp,sp,48
 8000562:	8082                	ret

08000564 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000564:	7179                	addi	sp,sp,-48
 8000566:	d622                	sw	s0,44(sp)
 8000568:	1800                	addi	s0,sp,48
 800056a:	fca42e23          	sw	a0,-36(s0)
 800056e:	fcb42c23          	sw	a1,-40(s0)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000572:	fd842783          	lw	a5,-40(s0)
 8000576:	4398                	lw	a4,0(a5)
 8000578:	43dc                	lw	a5,4(a5)
 800057a:	fee42023          	sw	a4,-32(s0)
 800057e:	fef42223          	sw	a5,-28(s0)
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000582:	fe042703          	lw	a4,-32(s0)
 8000586:	57fd                	li	a5,-1
 8000588:	00f71d63          	bne	a4,a5,80005a2 <vListInsert+0x3e>
 800058c:	fe442703          	lw	a4,-28(s0)
 8000590:	57fd                	li	a5,-1
 8000592:	00f71863          	bne	a4,a5,80005a2 <vListInsert+0x3e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000596:	fdc42783          	lw	a5,-36(s0)
 800059a:	4bdc                	lw	a5,20(a5)
 800059c:	fef42623          	sw	a5,-20(s0)
 80005a0:	a081                	j	80005e0 <vListInsert+0x7c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80005a2:	fdc42783          	lw	a5,-36(s0)
 80005a6:	07a1                	addi	a5,a5,8
 80005a8:	fef42623          	sw	a5,-20(s0)
 80005ac:	a031                	j	80005b8 <vListInsert+0x54>
 80005ae:	fec42783          	lw	a5,-20(s0)
 80005b2:	479c                	lw	a5,8(a5)
 80005b4:	fef42623          	sw	a5,-20(s0)
 80005b8:	fec42783          	lw	a5,-20(s0)
 80005bc:	479c                	lw	a5,8(a5)
 80005be:	4398                	lw	a4,0(a5)
 80005c0:	43dc                	lw	a5,4(a5)
 80005c2:	fe442683          	lw	a3,-28(s0)
 80005c6:	863e                	mv	a2,a5
 80005c8:	00c6ec63          	bltu	a3,a2,80005e0 <vListInsert+0x7c>
 80005cc:	fe442683          	lw	a3,-28(s0)
 80005d0:	863e                	mv	a2,a5
 80005d2:	fcc69ee3          	bne	a3,a2,80005ae <vListInsert+0x4a>
 80005d6:	fe042683          	lw	a3,-32(s0)
 80005da:	87ba                	mv	a5,a4
 80005dc:	fcf6f9e3          	bgeu	a3,a5,80005ae <vListInsert+0x4a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80005e0:	fec42783          	lw	a5,-20(s0)
 80005e4:	4798                	lw	a4,8(a5)
 80005e6:	fd842783          	lw	a5,-40(s0)
 80005ea:	c798                	sw	a4,8(a5)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80005ec:	fd842783          	lw	a5,-40(s0)
 80005f0:	479c                	lw	a5,8(a5)
 80005f2:	fd842703          	lw	a4,-40(s0)
 80005f6:	c7d8                	sw	a4,12(a5)
	pxNewListItem->pxPrevious = pxIterator;
 80005f8:	fd842783          	lw	a5,-40(s0)
 80005fc:	fec42703          	lw	a4,-20(s0)
 8000600:	c7d8                	sw	a4,12(a5)
	pxIterator->pxNext = pxNewListItem;
 8000602:	fec42783          	lw	a5,-20(s0)
 8000606:	fd842703          	lw	a4,-40(s0)
 800060a:	c798                	sw	a4,8(a5)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800060c:	fd842783          	lw	a5,-40(s0)
 8000610:	fdc42703          	lw	a4,-36(s0)
 8000614:	cbd8                	sw	a4,20(a5)

	( pxList->uxNumberOfItems )++;
 8000616:	fdc42783          	lw	a5,-36(s0)
 800061a:	439c                	lw	a5,0(a5)
 800061c:	00178713          	addi	a4,a5,1
 8000620:	fdc42783          	lw	a5,-36(s0)
 8000624:	c398                	sw	a4,0(a5)
}
 8000626:	0001                	nop
 8000628:	5432                	lw	s0,44(sp)
 800062a:	6145                	addi	sp,sp,48
 800062c:	8082                	ret

0800062e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800062e:	7179                	addi	sp,sp,-48
 8000630:	d622                	sw	s0,44(sp)
 8000632:	1800                	addi	s0,sp,48
 8000634:	fca42e23          	sw	a0,-36(s0)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000638:	fdc42783          	lw	a5,-36(s0)
 800063c:	4bdc                	lw	a5,20(a5)
 800063e:	fef42623          	sw	a5,-20(s0)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000642:	fdc42783          	lw	a5,-36(s0)
 8000646:	479c                	lw	a5,8(a5)
 8000648:	fdc42703          	lw	a4,-36(s0)
 800064c:	4758                	lw	a4,12(a4)
 800064e:	c7d8                	sw	a4,12(a5)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000650:	fdc42783          	lw	a5,-36(s0)
 8000654:	47dc                	lw	a5,12(a5)
 8000656:	fdc42703          	lw	a4,-36(s0)
 800065a:	4718                	lw	a4,8(a4)
 800065c:	c798                	sw	a4,8(a5)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800065e:	fec42783          	lw	a5,-20(s0)
 8000662:	43dc                	lw	a5,4(a5)
 8000664:	fdc42703          	lw	a4,-36(s0)
 8000668:	00f71863          	bne	a4,a5,8000678 <uxListRemove+0x4a>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800066c:	fdc42783          	lw	a5,-36(s0)
 8000670:	47d8                	lw	a4,12(a5)
 8000672:	fec42783          	lw	a5,-20(s0)
 8000676:	c3d8                	sw	a4,4(a5)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000678:	fdc42783          	lw	a5,-36(s0)
 800067c:	0007aa23          	sw	zero,20(a5)
	( pxList->uxNumberOfItems )--;
 8000680:	fec42783          	lw	a5,-20(s0)
 8000684:	439c                	lw	a5,0(a5)
 8000686:	fff78713          	addi	a4,a5,-1
 800068a:	fec42783          	lw	a5,-20(s0)
 800068e:	c398                	sw	a4,0(a5)

	return pxList->uxNumberOfItems;
 8000690:	fec42783          	lw	a5,-20(s0)
 8000694:	439c                	lw	a5,0(a5)
}
 8000696:	853e                	mv	a0,a5
 8000698:	5432                	lw	s0,44(sp)
 800069a:	6145                	addi	sp,sp,48
 800069c:	8082                	ret

0800069e <SysTick_Config>:
 * - This function only available when __SYSTIMER_PRESENT == 1 and __ECLIC_PRESENT == 1 and __Vendor_SysTickConfig == 0
 * \sa
 * - \ref SysTimer_SetCompareValue; SysTimer_SetLoadValue
 */
__STATIC_INLINE uint32_t SysTick_Config(uint64_t ticks)
{
 800069e:	7151                	addi	sp,sp,-240
 80006a0:	d7a2                	sw	s0,236(sp)
 80006a2:	1980                	addi	s0,sp,240
 80006a4:	f0a42c23          	sw	a0,-232(s0)
 80006a8:	f0b42e23          	sw	a1,-228(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 80006ac:	000305b7          	lui	a1,0x30
 80006b0:	f6b42023          	sw	a1,-160(s0)
    high0 = __LW(addr + 4);
 80006b4:	f6042583          	lw	a1,-160(s0)
 80006b8:	0591                	addi	a1,a1,4
 80006ba:	f4b42e23          	sw	a1,-164(s0)
 */
__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)
{
    uint32_t result;

    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 80006be:	f5c42583          	lw	a1,-164(s0)
 80006c2:	418c                	lw	a1,0(a1)
 80006c4:	f4b42c23          	sw	a1,-168(s0)
    return result;
 80006c8:	f5842583          	lw	a1,-168(s0)
 80006cc:	f2b42a23          	sw	a1,-204(s0)
 80006d0:	f6042583          	lw	a1,-160(s0)
 80006d4:	f4b42a23          	sw	a1,-172(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 80006d8:	f5442583          	lw	a1,-172(s0)
 80006dc:	418c                	lw	a1,0(a1)
 80006de:	f4b42823          	sw	a1,-176(s0)
    return result;
 80006e2:	f5042583          	lw	a1,-176(s0)
    low = __LW(addr);
 80006e6:	f2b42823          	sw	a1,-208(s0)
    high = __LW(addr + 4);
 80006ea:	f6042583          	lw	a1,-160(s0)
 80006ee:	0591                	addi	a1,a1,4
 80006f0:	f4b42623          	sw	a1,-180(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 80006f4:	f4c42583          	lw	a1,-180(s0)
 80006f8:	418c                	lw	a1,0(a1)
 80006fa:	f4b42423          	sw	a1,-184(s0)
    return result;
 80006fe:	f4842583          	lw	a1,-184(s0)
 8000702:	f2b42623          	sw	a1,-212(s0)
    if (high0 != high) {
 8000706:	f3442503          	lw	a0,-204(s0)
 800070a:	f2c42583          	lw	a1,-212(s0)
 800070e:	00b50f63          	beq	a0,a1,800072c <SysTick_Config+0x8e>
 8000712:	f6042583          	lw	a1,-160(s0)
 8000716:	f4b42223          	sw	a1,-188(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 800071a:	f4442583          	lw	a1,-188(s0)
 800071e:	418c                	lw	a1,0(a1)
 8000720:	f4b42023          	sw	a1,-192(s0)
    return result;
 8000724:	f4042583          	lw	a1,-192(s0)
        low = __LW(addr);
 8000728:	f2b42823          	sw	a1,-208(s0)
    full = (((uint64_t)high) << 32) | low;
 800072c:	f2c42583          	lw	a1,-212(s0)
 8000730:	8e2e                	mv	t3,a1
 8000732:	4e81                	li	t4,0
 8000734:	000e1793          	slli	a5,t3,0x0
 8000738:	4701                	li	a4,0
 800073a:	f3042583          	lw	a1,-208(s0)
 800073e:	862e                	mv	a2,a1
 8000740:	4681                	li	a3,0
 8000742:	00c765b3          	or	a1,a4,a2
 8000746:	f2b42c23          	sw	a1,-200(s0)
 800074a:	8fd5                	or	a5,a5,a3
 800074c:	f2f42e23          	sw	a5,-196(s0)
    return full;
 8000750:	f3842703          	lw	a4,-200(s0)
 8000754:	f3c42783          	lw	a5,-196(s0)
    uint64_t loadticks = SysTimer_GetLoadValue();
 8000758:	fee42423          	sw	a4,-24(s0)
 800075c:	fef42623          	sw	a5,-20(s0)
    SysTimer_SetCompareValue(ticks + loadticks);
 8000760:	f1842703          	lw	a4,-232(s0)
 8000764:	f1c42783          	lw	a5,-228(s0)
 8000768:	fe842503          	lw	a0,-24(s0)
 800076c:	fec42583          	lw	a1,-20(s0)
 8000770:	00a70633          	add	a2,a4,a0
 8000774:	8e32                	mv	t3,a2
 8000776:	00ee3e33          	sltu	t3,t3,a4
 800077a:	00b786b3          	add	a3,a5,a1
 800077e:	00de07b3          	add	a5,t3,a3
 8000782:	86be                	mv	a3,a5
 8000784:	8732                	mv	a4,a2
 8000786:	87b6                	mv	a5,a3
 8000788:	fae42c23          	sw	a4,-72(s0)
 800078c:	faf42e23          	sw	a5,-68(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8000790:	f14027f3          	csrr	a5,mhartid
 8000794:	faf42a23          	sw	a5,-76(s0)
 8000798:	fb442783          	lw	a5,-76(s0)
 800079c:	0ff7f793          	zext.b	a5,a5
 80007a0:	faf42823          	sw	a5,-80(s0)
    return id;
 80007a4:	fb042783          	lw	a5,-80(s0)
    unsigned long hartid = __get_hart_id();
 80007a8:	faf42623          	sw	a5,-84(s0)
 80007ac:	fb842703          	lw	a4,-72(s0)
 80007b0:	fbc42783          	lw	a5,-68(s0)
 80007b4:	fae42023          	sw	a4,-96(s0)
 80007b8:	faf42223          	sw	a5,-92(s0)
 80007bc:	fac42783          	lw	a5,-84(s0)
 80007c0:	f8f42e23          	sw	a5,-100(s0)
    if (hartid == 0) {
 80007c4:	f9c42783          	lw	a5,-100(s0)
 80007c8:	e7a5                	bnez	a5,8000830 <SysTick_Config+0x192>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 80007ca:	000307b7          	lui	a5,0x30
 80007ce:	07a1                	addi	a5,a5,8
 80007d0:	f8f42c23          	sw	a5,-104(s0)
 80007d4:	f9842783          	lw	a5,-104(s0)
 80007d8:	f8f42a23          	sw	a5,-108(s0)
 80007dc:	57fd                	li	a5,-1
 80007de:	f8f42823          	sw	a5,-112(s0)
 * \param [in]    addr  Address pointer to data
 * \param [in]    val   Value to set
 */
__STATIC_FORCEINLINE void __SW(volatile void *addr, uint32_t val)
{
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80007e2:	f9042783          	lw	a5,-112(s0)
 80007e6:	f9442703          	lw	a4,-108(s0)
 80007ea:	c31c                	sw	a5,0(a4)
}
 80007ec:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 80007ee:	f9842783          	lw	a5,-104(s0)
 80007f2:	0791                	addi	a5,a5,4
 80007f4:	fa442703          	lw	a4,-92(s0)
 80007f8:	00075313          	srli	t1,a4,0x0
 80007fc:	4381                	li	t2,0
 80007fe:	871a                	mv	a4,t1
 8000800:	f8f42623          	sw	a5,-116(s0)
 8000804:	f8e42423          	sw	a4,-120(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000808:	f8842783          	lw	a5,-120(s0)
 800080c:	f8c42703          	lw	a4,-116(s0)
 8000810:	c31c                	sw	a5,0(a4)
}
 8000812:	0001                	nop
        __SW(addr, (uint32_t)(value));
 8000814:	fa042783          	lw	a5,-96(s0)
 8000818:	f9842703          	lw	a4,-104(s0)
 800081c:	f8e42223          	sw	a4,-124(s0)
 8000820:	f8f42023          	sw	a5,-128(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000824:	f8042783          	lw	a5,-128(s0)
 8000828:	f8442703          	lw	a4,-124(s0)
 800082c:	c31c                	sw	a5,0(a4)
}
 800082e:	a885                	j	800089e <SysTick_Config+0x200>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 8000830:	f9c42783          	lw	a5,-100(s0)
 8000834:	00379713          	slli	a4,a5,0x3
 8000838:	000357b7          	lui	a5,0x35
 800083c:	97ba                	add	a5,a5,a4
 800083e:	f6f42e23          	sw	a5,-132(s0)
 8000842:	f7c42783          	lw	a5,-132(s0)
 8000846:	f6f42c23          	sw	a5,-136(s0)
 800084a:	57fd                	li	a5,-1
 800084c:	f6f42a23          	sw	a5,-140(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000850:	f7442783          	lw	a5,-140(s0)
 8000854:	f7842703          	lw	a4,-136(s0)
 8000858:	c31c                	sw	a5,0(a4)
}
 800085a:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 800085c:	f7c42783          	lw	a5,-132(s0)
 8000860:	0791                	addi	a5,a5,4
 8000862:	fa442703          	lw	a4,-92(s0)
 8000866:	00075813          	srli	a6,a4,0x0
 800086a:	4881                	li	a7,0
 800086c:	8742                	mv	a4,a6
 800086e:	f6f42823          	sw	a5,-144(s0)
 8000872:	f6e42623          	sw	a4,-148(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000876:	f6c42783          	lw	a5,-148(s0)
 800087a:	f7042703          	lw	a4,-144(s0)
 800087e:	c31c                	sw	a5,0(a4)
}
 8000880:	0001                	nop
        __SW(addr, (uint32_t)value);
 8000882:	fa042783          	lw	a5,-96(s0)
 8000886:	f7c42703          	lw	a4,-132(s0)
 800088a:	f6e42423          	sw	a4,-152(s0)
 800088e:	f6f42223          	sw	a5,-156(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000892:	f6442783          	lw	a5,-156(s0)
 8000896:	f6842703          	lw	a4,-152(s0)
 800089a:	c31c                	sw	a5,0(a4)
}
 800089c:	0001                	nop
}
 800089e:	0001                	nop
}
 80008a0:	0001                	nop
 80008a2:	479d                	li	a5,7
 80008a4:	fcf42223          	sw	a5,-60(s0)
 80008a8:	fc042023          	sw	zero,-64(s0)
 * \sa
 * - \ref ECLIC_GetShvIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ(IRQn_Type IRQn, uint32_t shv)
{
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80008ac:	00020737          	lui	a4,0x20
 80008b0:	fc442783          	lw	a5,-60(s0)
 80008b4:	40078793          	addi	a5,a5,1024 # 35400 <__HEAP_SIZE+0x34c00>
 80008b8:	078a                	slli	a5,a5,0x2
 80008ba:	97ba                	add	a5,a5,a4
 80008bc:	0027c783          	lbu	a5,2(a5)
 80008c0:	0ff7f793          	zext.b	a5,a5
 80008c4:	000206b7          	lui	a3,0x20
 80008c8:	9bf9                	andi	a5,a5,-2
 80008ca:	0ff7f713          	zext.b	a4,a5
 80008ce:	fc442783          	lw	a5,-60(s0)
 80008d2:	40078793          	addi	a5,a5,1024
 80008d6:	078a                	slli	a5,a5,0x2
 80008d8:	97b6                	add	a5,a5,a3
 80008da:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 80008de:	00020737          	lui	a4,0x20
 80008e2:	fc442783          	lw	a5,-60(s0)
 80008e6:	40078793          	addi	a5,a5,1024
 80008ea:	078a                	slli	a5,a5,0x2
 80008ec:	97ba                	add	a5,a5,a4
 80008ee:	0027c783          	lbu	a5,2(a5)
 80008f2:	0ff7f713          	zext.b	a4,a5
 80008f6:	fc042783          	lw	a5,-64(s0)
 80008fa:	0ff7f793          	zext.b	a5,a5
 80008fe:	000206b7          	lui	a3,0x20
 8000902:	8fd9                	or	a5,a5,a4
 8000904:	0ff7f713          	zext.b	a4,a5
 8000908:	fc442783          	lw	a5,-60(s0)
 800090c:	40078793          	addi	a5,a5,1024
 8000910:	078a                	slli	a5,a5,0x2
 8000912:	97b6                	add	a5,a5,a3
 8000914:	00e78123          	sb	a4,2(a5)
}
 8000918:	0001                	nop
 800091a:	479d                	li	a5,7
 800091c:	fef42023          	sw	a5,-32(s0)
 8000920:	fc040fa3          	sb	zero,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8000924:	000207b7          	lui	a5,0x20
 8000928:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800092c:	0ff7f793          	zext.b	a5,a5
 8000930:	8385                	srli	a5,a5,0x1
 8000932:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_GetLevelIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ(IRQn_Type IRQn, uint8_t lvl_abs)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8000934:	fcf40f23          	sb	a5,-34(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8000938:	000207b7          	lui	a5,0x20
 800093c:	43dc                	lw	a5,4(a5)
 800093e:	83d5                	srli	a5,a5,0x15
 8000940:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8000942:	fcf40ea3          	sb	a5,-35(s0)

    if (nlbits == 0) {
 8000946:	fde44783          	lbu	a5,-34(s0)
 800094a:	c7f1                	beqz	a5,8000a16 <SysTick_Config+0x378>
        return;
    }

    if (nlbits > intctlbits) {
 800094c:	fde44703          	lbu	a4,-34(s0)
 8000950:	fdd44783          	lbu	a5,-35(s0)
 8000954:	00e7f663          	bgeu	a5,a4,8000960 <SysTick_Config+0x2c2>
        nlbits = intctlbits;
 8000958:	fdd44783          	lbu	a5,-35(s0)
 800095c:	fcf40f23          	sb	a5,-34(s0)
    }
    uint8_t maxlvl = ((1 << nlbits) - 1);
 8000960:	fde44783          	lbu	a5,-34(s0)
 8000964:	4705                	li	a4,1
 8000966:	00f717b3          	sll	a5,a4,a5
 800096a:	0ff7f793          	zext.b	a5,a5
 800096e:	17fd                	addi	a5,a5,-1
 8000970:	fcf40e23          	sb	a5,-36(s0)
    if (lvl_abs > maxlvl) {
 8000974:	fdf44703          	lbu	a4,-33(s0)
 8000978:	fdc44783          	lbu	a5,-36(s0)
 800097c:	00e7f663          	bgeu	a5,a4,8000988 <SysTick_Config+0x2ea>
        lvl_abs = maxlvl;
 8000980:	fdc44783          	lbu	a5,-36(s0)
 8000984:	fcf40fa3          	sb	a5,-33(s0)
    }
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 8000988:	fdf44703          	lbu	a4,-33(s0)
 800098c:	fde44783          	lbu	a5,-34(s0)
 8000990:	46a1                	li	a3,8
 8000992:	40f687b3          	sub	a5,a3,a5
 8000996:	00f717b3          	sll	a5,a4,a5
 800099a:	fcf40da3          	sb	a5,-37(s0)
 800099e:	fe042783          	lw	a5,-32(s0)
 80009a2:	fcf42a23          	sw	a5,-44(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80009a6:	00020737          	lui	a4,0x20
 80009aa:	fd442783          	lw	a5,-44(s0)
 80009ae:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80009b2:	078a                	slli	a5,a5,0x2
 80009b4:	97ba                	add	a5,a5,a4
 80009b6:	0037c783          	lbu	a5,3(a5)
 80009ba:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80009be:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl << nlbits;
 80009c2:	fd344703          	lbu	a4,-45(s0)
 80009c6:	fde44783          	lbu	a5,-34(s0)
 80009ca:	00f717b3          	sll	a5,a4,a5
 80009ce:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 80009d2:	fd344703          	lbu	a4,-45(s0)
 80009d6:	fde44783          	lbu	a5,-34(s0)
 80009da:	40f757b3          	sra	a5,a4,a5
 80009de:	fcf409a3          	sb	a5,-45(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 80009e2:	fdb44703          	lbu	a4,-37(s0)
 80009e6:	fd344783          	lbu	a5,-45(s0)
 80009ea:	8fd9                	or	a5,a5,a4
 80009ec:	0ff7f793          	zext.b	a5,a5
 80009f0:	fe042703          	lw	a4,-32(s0)
 80009f4:	fce42623          	sw	a4,-52(s0)
 80009f8:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 80009fc:	00020737          	lui	a4,0x20
 8000a00:	fcc42783          	lw	a5,-52(s0)
 8000a04:	40078793          	addi	a5,a5,1024
 8000a08:	078a                	slli	a5,a5,0x2
 8000a0a:	97ba                	add	a5,a5,a4
 8000a0c:	fcb44703          	lbu	a4,-53(s0)
 8000a10:	00e781a3          	sb	a4,3(a5)
}
 8000a14:	a011                	j	8000a18 <SysTick_Config+0x37a>
        return;
 8000a16:	0001                	nop
 8000a18:	479d                	li	a5,7
 8000a1a:	fef42223          	sw	a5,-28(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 8000a1e:	00020737          	lui	a4,0x20
 8000a22:	fe442783          	lw	a5,-28(s0)
 8000a26:	40078793          	addi	a5,a5,1024
 8000a2a:	078a                	slli	a5,a5,0x2
 8000a2c:	97ba                	add	a5,a5,a4
 8000a2e:	0017c783          	lbu	a5,1(a5)
 8000a32:	0ff7f793          	zext.b	a5,a5
 8000a36:	000206b7          	lui	a3,0x20
 8000a3a:	0017e793          	ori	a5,a5,1
 8000a3e:	0ff7f713          	zext.b	a4,a5
 8000a42:	fe442783          	lw	a5,-28(s0)
 8000a46:	40078793          	addi	a5,a5,1024
 8000a4a:	078a                	slli	a5,a5,0x2
 8000a4c:	97b6                	add	a5,a5,a3
 8000a4e:	00e780a3          	sb	a4,1(a5)
}
 8000a52:	0001                	nop
    ECLIC_SetShvIRQ(SysTimer_IRQn, ECLIC_NON_VECTOR_INTERRUPT);
    ECLIC_SetLevelIRQ(SysTimer_IRQn, 0);
    ECLIC_EnableIRQ(SysTimer_IRQn);
    return (0UL);
 8000a54:	4781                	li	a5,0
}
 8000a56:	853e                	mv	a0,a5
 8000a58:	543e                	lw	s0,236(sp)
 8000a5a:	616d                	addi	sp,sp,240
 8000a5c:	8082                	ret

08000a5e <pxPortInitialiseStack>:
 * x5
 * portTASK_RETURN_ADDRESS
 * pxCode
 */
StackType_t* pxPortInitialiseStack(StackType_t* pxTopOfStack, TaskFunction_t pxCode, void* pvParameters)
{
 8000a5e:	1101                	addi	sp,sp,-32
 8000a60:	ce22                	sw	s0,28(sp)
 8000a62:	1000                	addi	s0,sp,32
 8000a64:	fea42623          	sw	a0,-20(s0)
 8000a68:	feb42423          	sw	a1,-24(s0)
 8000a6c:	fec42223          	sw	a2,-28(s0)
    /* Simulate the stack frame as it would be created by a context switch
    interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
    of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000a70:	fec42783          	lw	a5,-20(s0)
 8000a74:	17f1                	addi	a5,a5,-4
 8000a76:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = portINITIAL_MSTATUS;    /* MSTATUS */
 8000a7a:	fec42783          	lw	a5,-20(s0)
 8000a7e:	6711                	lui	a4,0x4
 8000a80:	88070713          	addi	a4,a4,-1920 # 3880 <__HEAP_SIZE+0x3080>
 8000a84:	c398                	sw	a4,0(a5)

    /* Save code space by skipping register initialisation. */
#ifndef __riscv_32e
    pxTopOfStack -= 22;    /* X11 - X31. */
 8000a86:	fec42783          	lw	a5,-20(s0)
 8000a8a:	fa878793          	addi	a5,a5,-88
 8000a8e:	fef42623          	sw	a5,-20(s0)
#else
    pxTopOfStack -= 6;    /* X11 - X15. */
#endif
    *pxTopOfStack = (StackType_t) pvParameters;      /* X10/A0 */
 8000a92:	fe442703          	lw	a4,-28(s0)
 8000a96:	fec42783          	lw	a5,-20(s0)
 8000a9a:	c398                	sw	a4,0(a5)
    pxTopOfStack -= 6; /* X5 - X9 */
 8000a9c:	fec42783          	lw	a5,-20(s0)
 8000aa0:	17a1                	addi	a5,a5,-24
 8000aa2:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = (StackType_t) portTASK_RETURN_ADDRESS;      /* RA, X1 */
 8000aa6:	080017b7          	lui	a5,0x8001
 8000aaa:	ad478713          	addi	a4,a5,-1324 # 8000ad4 <prvTaskExitError>
 8000aae:	fec42783          	lw	a5,-20(s0)
 8000ab2:	c398                	sw	a4,0(a5)

    pxTopOfStack --;
 8000ab4:	fec42783          	lw	a5,-20(s0)
 8000ab8:	17f1                	addi	a5,a5,-4
 8000aba:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = ((StackType_t) pxCode) ;        /* PC */
 8000abe:	fe842703          	lw	a4,-24(s0)
 8000ac2:	fec42783          	lw	a5,-20(s0)
 8000ac6:	c398                	sw	a4,0(a5)

    return pxTopOfStack;
 8000ac8:	fec42783          	lw	a5,-20(s0)
}
 8000acc:	853e                	mv	a0,a5
 8000ace:	4472                	lw	s0,28(sp)
 8000ad0:	6105                	addi	sp,sp,32
 8000ad2:	8082                	ret

08000ad4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError(void)
{
 8000ad4:	1101                	addi	sp,sp,-32
 8000ad6:	ce22                	sw	s0,28(sp)
 8000ad8:	1000                	addi	s0,sp,32
    volatile uint32_t ulDummy = 0;
 8000ada:	fe042223          	sw	zero,-28(s0)
    its caller as there is nothing to return to.  If a task wants to exit it
    should instead call vTaskDelete( NULL ).

    Artificially force an assert() to be triggered if configASSERT() is
    defined, then stop here so application writers can catch the error. */
    configASSERT(uxCriticalNesting == ~0UL);
 8000ade:	081177b7          	lui	a5,0x8117
 8000ae2:	7f07a703          	lw	a4,2032(a5) # 81177f0 <uxCriticalNesting>
 8000ae6:	57fd                	li	a5,-1
 8000ae8:	02f70363          	beq	a4,a5,8000b0e <prvTaskExitError+0x3a>
extern uint8_t uxMaxSysCallMTH;

/*-----------------------------------------------------------*/
portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000aec:	081177b7          	lui	a5,0x8117
 8000af0:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000af4:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000af8:	000207b7          	lui	a5,0x20
 8000afc:	fef44703          	lbu	a4,-17(s0)
 8000b00:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000b04:	0001                	nop
    __RWMB();
 8000b06:	0ff0000f          	fence
}
 8000b0a:	0001                	nop
 8000b0c:	a001                	j	8000b0c <prvTaskExitError+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000b0e:	081177b7          	lui	a5,0x8117
 8000b12:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000b16:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 8000b1a:	000207b7          	lui	a5,0x20
 8000b1e:	fee44703          	lbu	a4,-18(s0)
 8000b22:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000b26:	0001                	nop
    __RWMB();
 8000b28:	0ff0000f          	fence
}
 8000b2c:	0001                	nop
    portDISABLE_INTERRUPTS();
    while (ulDummy == 0) {
 8000b2e:	a819                	j	8000b44 <prvTaskExitError+0x70>
    __RV_CSR_CLEAR(CSR_WFE, WFE_WFE);
 8000b30:	4785                	li	a5,1
 8000b32:	fef42423          	sw	a5,-24(s0)
 8000b36:	fe842783          	lw	a5,-24(s0)
 8000b3a:	8107b073          	csrc	wfe,a5
    __ASM volatile("wfi");
 8000b3e:	10500073          	wfi
}
 8000b42:	0001                	nop
 8000b44:	fe442783          	lw	a5,-28(s0)
 8000b48:	d7e5                	beqz	a5,8000b30 <prvTaskExitError+0x5c>
        therefore not output an 'unreachable code' warning for code that appears
        after it. */
        /* Sleep and wait for interrupt */
        __WFI();
    }
}
 8000b4a:	0001                	nop
 8000b4c:	0001                	nop
 8000b4e:	4472                	lw	s0,28(sp)
 8000b50:	6105                	addi	sp,sp,32
 8000b52:	8082                	ret

08000b54 <prvCheckMaxSysCallPrio>:
/*-----------------------------------------------------------*/

static uint8_t prvCheckMaxSysCallPrio(uint8_t max_syscall_prio)
{
 8000b54:	7179                	addi	sp,sp,-48
 8000b56:	d622                	sw	s0,44(sp)
 8000b58:	1800                	addi	s0,sp,48
 8000b5a:	87aa                	mv	a5,a0
 8000b5c:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8000b60:	000207b7          	lui	a5,0x20
 8000b64:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8000b68:	0ff7f793          	zext.b	a5,a5
 8000b6c:	8385                	srli	a5,a5,0x1
 8000b6e:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8000b70:	fef40723          	sb	a5,-18(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8000b74:	000207b7          	lui	a5,0x20
 8000b78:	43dc                	lw	a5,4(a5)
 8000b7a:	83d5                	srli	a5,a5,0x15
 8000b7c:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = __ECLIC_INTCTLBITS;
 8000b7e:	fef406a3          	sb	a5,-19(s0)
    uint8_t lvlbits, temp;

    if (nlbits <= intctlbits) {
 8000b82:	fee44703          	lbu	a4,-18(s0)
 8000b86:	fed44783          	lbu	a5,-19(s0)
 8000b8a:	00e7e763          	bltu	a5,a4,8000b98 <prvCheckMaxSysCallPrio+0x44>
        lvlbits = nlbits;
 8000b8e:	fee44783          	lbu	a5,-18(s0)
 8000b92:	fef407a3          	sb	a5,-17(s0)
 8000b96:	a029                	j	8000ba0 <prvCheckMaxSysCallPrio+0x4c>
    } else {
        lvlbits = intctlbits;
 8000b98:	fed44783          	lbu	a5,-19(s0)
 8000b9c:	fef407a3          	sb	a5,-17(s0)
    }

    temp = ((1 << lvlbits) - 1);
 8000ba0:	fef44783          	lbu	a5,-17(s0)
 8000ba4:	4705                	li	a4,1
 8000ba6:	00f717b3          	sll	a5,a4,a5
 8000baa:	0ff7f793          	zext.b	a5,a5
 8000bae:	17fd                	addi	a5,a5,-1
 8000bb0:	fef40623          	sb	a5,-20(s0)
    if (max_syscall_prio > temp) {
 8000bb4:	fdf44703          	lbu	a4,-33(s0)
 8000bb8:	fec44783          	lbu	a5,-20(s0)
 8000bbc:	00e7f663          	bgeu	a5,a4,8000bc8 <prvCheckMaxSysCallPrio+0x74>
        max_syscall_prio = temp;
 8000bc0:	fec44783          	lbu	a5,-20(s0)
 8000bc4:	fcf40fa3          	sb	a5,-33(s0)
    }
    return max_syscall_prio;
 8000bc8:	fdf44783          	lbu	a5,-33(s0)
}
 8000bcc:	853e                	mv	a0,a5
 8000bce:	5432                	lw	s0,44(sp)
 8000bd0:	6145                	addi	sp,sp,48
 8000bd2:	8082                	ret

08000bd4 <prvCalcMaxSysCallMTH>:

static uint8_t prvCalcMaxSysCallMTH(uint8_t max_syscall_prio)
{
 8000bd4:	7179                	addi	sp,sp,-48
 8000bd6:	d622                	sw	s0,44(sp)
 8000bd8:	1800                	addi	s0,sp,48
 8000bda:	87aa                	mv	a5,a0
 8000bdc:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8000be0:	000207b7          	lui	a5,0x20
 8000be4:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8000be8:	0ff7f793          	zext.b	a5,a5
 8000bec:	8385                	srli	a5,a5,0x1
 8000bee:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8000bf0:	fef40723          	sb	a5,-18(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8000bf4:	000207b7          	lui	a5,0x20
 8000bf8:	43dc                	lw	a5,4(a5)
 8000bfa:	83d5                	srli	a5,a5,0x15
 8000bfc:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = __ECLIC_INTCTLBITS;
 8000bfe:	fef406a3          	sb	a5,-19(s0)
    uint8_t lvlbits, lfabits;
    uint8_t maxsyscallmth = 0;
 8000c02:	fe040623          	sb	zero,-20(s0)
    uint8_t temp;

    if (nlbits <= intctlbits) {
 8000c06:	fee44703          	lbu	a4,-18(s0)
 8000c0a:	fed44783          	lbu	a5,-19(s0)
 8000c0e:	00e7e763          	bltu	a5,a4,8000c1c <prvCalcMaxSysCallMTH+0x48>
        lvlbits = nlbits;
 8000c12:	fee44783          	lbu	a5,-18(s0)
 8000c16:	fef407a3          	sb	a5,-17(s0)
 8000c1a:	a029                	j	8000c24 <prvCalcMaxSysCallMTH+0x50>
    } else {
        lvlbits = intctlbits;
 8000c1c:	fed44783          	lbu	a5,-19(s0)
 8000c20:	fef407a3          	sb	a5,-17(s0)
    }

    lfabits = 8 - lvlbits;
 8000c24:	fef44783          	lbu	a5,-17(s0)
 8000c28:	4721                	li	a4,8
 8000c2a:	40f707b3          	sub	a5,a4,a5
 8000c2e:	fef405a3          	sb	a5,-21(s0)

    temp = ((1 << lvlbits) - 1);
 8000c32:	fef44783          	lbu	a5,-17(s0)
 8000c36:	4705                	li	a4,1
 8000c38:	00f717b3          	sll	a5,a4,a5
 8000c3c:	0ff7f793          	zext.b	a5,a5
 8000c40:	17fd                	addi	a5,a5,-1
 8000c42:	fef40523          	sb	a5,-22(s0)
    if (max_syscall_prio > temp) {
 8000c46:	fdf44703          	lbu	a4,-33(s0)
 8000c4a:	fea44783          	lbu	a5,-22(s0)
 8000c4e:	00e7f663          	bgeu	a5,a4,8000c5a <prvCalcMaxSysCallMTH+0x86>
        max_syscall_prio = temp;
 8000c52:	fea44783          	lbu	a5,-22(s0)
 8000c56:	fcf40fa3          	sb	a5,-33(s0)
    }

    maxsyscallmth = (max_syscall_prio << lfabits) | ((1 << lfabits) - 1);
 8000c5a:	fdf44703          	lbu	a4,-33(s0)
 8000c5e:	feb44783          	lbu	a5,-21(s0)
 8000c62:	00f717b3          	sll	a5,a4,a5
 8000c66:	01879713          	slli	a4,a5,0x18
 8000c6a:	8761                	srai	a4,a4,0x18
 8000c6c:	feb44783          	lbu	a5,-21(s0)
 8000c70:	4685                	li	a3,1
 8000c72:	00f697b3          	sll	a5,a3,a5
 8000c76:	0ff7f793          	zext.b	a5,a5
 8000c7a:	17fd                	addi	a5,a5,-1
 8000c7c:	0ff7f793          	zext.b	a5,a5
 8000c80:	07e2                	slli	a5,a5,0x18
 8000c82:	87e1                	srai	a5,a5,0x18
 8000c84:	8fd9                	or	a5,a5,a4
 8000c86:	07e2                	slli	a5,a5,0x18
 8000c88:	87e1                	srai	a5,a5,0x18
 8000c8a:	fef40623          	sb	a5,-20(s0)

    return maxsyscallmth;
 8000c8e:	fec44783          	lbu	a5,-20(s0)
}
 8000c92:	853e                	mv	a0,a5
 8000c94:	5432                	lw	s0,44(sp)
 8000c96:	6145                	addi	sp,sp,48
 8000c98:	8082                	ret

08000c9a <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler(void)
{
 8000c9a:	1101                	addi	sp,sp,-32
 8000c9c:	ce06                	sw	ra,28(sp)
 8000c9e:	cc22                	sw	s0,24(sp)
 8000ca0:	1000                	addi	s0,sp,32
    /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. */
    configASSERT(configMAX_SYSCALL_INTERRUPT_PRIORITY);

    /* Get the real MTH should be set to ECLIC MTH register */
    uxMaxSysCallMTH = prvCalcMaxSysCallMTH(configMAX_SYSCALL_INTERRUPT_PRIORITY);
 8000ca2:	451d                	li	a0,7
 8000ca4:	3f05                	jal	8000bd4 <prvCalcMaxSysCallMTH>
 8000ca6:	87aa                	mv	a5,a0
 8000ca8:	873e                	mv	a4,a5
 8000caa:	081177b7          	lui	a5,0x8117
 8000cae:	7ee78a23          	sb	a4,2036(a5) # 81177f4 <uxMaxSysCallMTH>
    FREERTOS_PORT_DEBUG("Max SysCall MTH is set to 0x%x\n", uxMaxSysCallMTH);

#if( configASSERT_DEFINED == 1 )
    {
        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = prvCheckMaxSysCallPrio(configMAX_SYSCALL_INTERRUPT_PRIORITY);
 8000cb2:	451d                	li	a0,7
 8000cb4:	3545                	jal	8000b54 <prvCheckMaxSysCallPrio>
 8000cb6:	87aa                	mv	a5,a0
 8000cb8:	873e                	mv	a4,a5
 8000cba:	081197b7          	lui	a5,0x8119
 8000cbe:	f4e78823          	sb	a4,-176(a5) # 8118f50 <ucMaxSysCallPriority>
    __RV_CSR_CLEAR(CSR_MSTATUS, MSTATUS_MIE);
 8000cc2:	47a1                	li	a5,8
 8000cc4:	fef42623          	sw	a5,-20(s0)
 8000cc8:	fec42783          	lw	a5,-20(s0)
 8000ccc:	3007b073          	csrc	mstatus,a5
}
 8000cd0:	0001                	nop
#endif /* conifgASSERT_DEFINED */

    __disable_irq();
    /* Start the timer that generates the tick ISR.  Interrupts are disabled
    here already. */
    vPortSetupTimerInterrupt();
 8000cd2:	2d7d                	jal	8001390 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000cd4:	081177b7          	lui	a5,0x8117
 8000cd8:	7e07a823          	sw	zero,2032(a5) # 81177f0 <uxCriticalNesting>

    /* Start the first task. */
    prvPortStartFirstTask();
 8000cdc:	ea4ff0ef          	jal	ra,8000380 <prvPortStartFirstTask>
    exit error function to prevent compiler warnings about a static function
    not being called in the case that the application writer overrides this
    functionality by defining configTASK_RETURN_ADDRESS.  Call
    vTaskSwitchContext() so link time optimisation does not remove the
    symbol. */
    vTaskSwitchContext();
 8000ce0:	679020ef          	jal	ra,8003b58 <vTaskSwitchContext>
    prvTaskExitError();
 8000ce4:	3bc5                	jal	8000ad4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000ce6:	4781                	li	a5,0
}
 8000ce8:	853e                	mv	a0,a5
 8000cea:	40f2                	lw	ra,28(sp)
 8000cec:	4462                	lw	s0,24(sp)
 8000cee:	6105                	addi	sp,sp,32
 8000cf0:	8082                	ret

08000cf2 <vPortEnterCritical>:
    configASSERT(uxCriticalNesting == 1000UL);
}
/*-----------------------------------------------------------*/

void vPortEnterCritical(void)
{
 8000cf2:	1101                	addi	sp,sp,-32
 8000cf4:	ce22                	sw	s0,28(sp)
 8000cf6:	1000                	addi	s0,sp,32
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000cf8:	081177b7          	lui	a5,0x8117
 8000cfc:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000d00:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000d04:	000207b7          	lui	a5,0x20
 8000d08:	fef44703          	lbu	a4,-17(s0)
 8000d0c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000d10:	0001                	nop
    __RWMB();
 8000d12:	0ff0000f          	fence
}
 8000d16:	0001                	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000d18:	081177b7          	lui	a5,0x8117
 8000d1c:	7f07a783          	lw	a5,2032(a5) # 81177f0 <uxCriticalNesting>
 8000d20:	00178713          	addi	a4,a5,1
 8000d24:	081177b7          	lui	a5,0x8117
 8000d28:	7ee7a823          	sw	a4,2032(a5) # 81177f0 <uxCriticalNesting>
    /* This is not the interrupt safe version of the enter critical function so
    assert() if it is being called from an interrupt context.  Only API
    functions that end in "FromISR" can be used in an interrupt.  Only assert if
    the critical nesting count is 1 to protect against recursive calls if the
    assert function also uses a critical section. */
    if (uxCriticalNesting == 1) {
 8000d2c:	081177b7          	lui	a5,0x8117
 8000d30:	7f07a703          	lw	a4,2032(a5) # 81177f0 <uxCriticalNesting>
 8000d34:	4785                	li	a5,1
 8000d36:	02f71f63          	bne	a4,a5,8000d74 <vPortEnterCritical+0x82>
    return (ECLIC->MTH);
 8000d3a:	000207b7          	lui	a5,0x20
 8000d3e:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8000d42:	0ff7f713          	zext.b	a4,a5
        configASSERT((__ECLIC_GetMth() & portMTH_MASK) == uxMaxSysCallMTH);
 8000d46:	081177b7          	lui	a5,0x8117
 8000d4a:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000d4e:	02f70363          	beq	a4,a5,8000d74 <vPortEnterCritical+0x82>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000d52:	081177b7          	lui	a5,0x8117
 8000d56:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000d5a:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 8000d5e:	000207b7          	lui	a5,0x20
 8000d62:	fee44703          	lbu	a4,-18(s0)
 8000d66:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000d6a:	0001                	nop
    __RWMB();
 8000d6c:	0ff0000f          	fence
}
 8000d70:	0001                	nop
 8000d72:	a001                	j	8000d72 <vPortEnterCritical+0x80>
    }
}
 8000d74:	0001                	nop
 8000d76:	4472                	lw	s0,28(sp)
 8000d78:	6105                	addi	sp,sp,32
 8000d7a:	8082                	ret

08000d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical(void)
{
 8000d7c:	1101                	addi	sp,sp,-32
 8000d7e:	ce22                	sw	s0,28(sp)
 8000d80:	1000                	addi	s0,sp,32
    configASSERT(uxCriticalNesting);
 8000d82:	081177b7          	lui	a5,0x8117
 8000d86:	7f07a783          	lw	a5,2032(a5) # 81177f0 <uxCriticalNesting>
 8000d8a:	e395                	bnez	a5,8000dae <vPortExitCritical+0x32>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000d8c:	081177b7          	lui	a5,0x8117
 8000d90:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000d94:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000d98:	000207b7          	lui	a5,0x20
 8000d9c:	fef44703          	lbu	a4,-17(s0)
 8000da0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000da4:	0001                	nop
    __RWMB();
 8000da6:	0ff0000f          	fence
}
 8000daa:	0001                	nop
 8000dac:	a001                	j	8000dac <vPortExitCritical+0x30>
    uxCriticalNesting--;
 8000dae:	081177b7          	lui	a5,0x8117
 8000db2:	7f07a783          	lw	a5,2032(a5) # 81177f0 <uxCriticalNesting>
 8000db6:	fff78713          	addi	a4,a5,-1
 8000dba:	081177b7          	lui	a5,0x8117
 8000dbe:	7ee7a823          	sw	a4,2032(a5) # 81177f0 <uxCriticalNesting>
    if (uxCriticalNesting == 0) {
 8000dc2:	081177b7          	lui	a5,0x8117
 8000dc6:	7f07a783          	lw	a5,2032(a5) # 81177f0 <uxCriticalNesting>
 8000dca:	e38d                	bnez	a5,8000dec <vPortExitCritical+0x70>
 8000dcc:	fe040723          	sb	zero,-18(s0)
 8000dd0:	fee44783          	lbu	a5,-18(s0)
 8000dd4:	fef406a3          	sb	a5,-19(s0)
    ECLIC->MTH = mth;
 8000dd8:	000207b7          	lui	a5,0x20
 8000ddc:	fed44703          	lbu	a4,-19(s0)
 8000de0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000de4:	0001                	nop
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint8_t ulNewMaskValue)
{
    ECLIC_SetMth(ulNewMaskValue);
    __RWMB();
 8000de6:	0ff0000f          	fence
}
 8000dea:	0001                	nop
        portENABLE_INTERRUPTS();
    }
}
 8000dec:	0001                	nop
 8000dee:	4472                	lw	s0,28(sp)
 8000df0:	6105                	addi	sp,sp,32
 8000df2:	8082                	ret

08000df4 <xPortTaskSwitch>:
}
/*-----------------------------------------------------------*/


void xPortTaskSwitch(void)
{
 8000df4:	7139                	addi	sp,sp,-64
 8000df6:	de06                	sw	ra,60(sp)
 8000df8:	dc22                	sw	s0,56(sp)
 8000dfa:	0080                	addi	s0,sp,64
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000dfc:	081177b7          	lui	a5,0x8117
 8000e00:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8000e04:	fcf407a3          	sb	a5,-49(s0)
    ECLIC->MTH = mth;
 8000e08:	000207b7          	lui	a5,0x20
 8000e0c:	fcf44703          	lbu	a4,-49(s0)
 8000e10:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000e14:	0001                	nop
    __RWMB();
 8000e16:	0ff0000f          	fence
}
 8000e1a:	0001                	nop
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8000e1c:	f14027f3          	csrr	a5,mhartid
 8000e20:	fef42423          	sw	a5,-24(s0)
 8000e24:	fe842783          	lw	a5,-24(s0)
 8000e28:	0ff7f793          	zext.b	a5,a5
 8000e2c:	fef42223          	sw	a5,-28(s0)
    return id;
 8000e30:	fe442783          	lw	a5,-28(s0)
    unsigned long hartid = __get_hart_id();
 8000e34:	fef42023          	sw	a5,-32(s0)
 8000e38:	fe042783          	lw	a5,-32(s0)
 8000e3c:	fcf42e23          	sw	a5,-36(s0)
    if (hartid == 0) {
 8000e40:	fdc42783          	lw	a5,-36(s0)
 8000e44:	e385                	bnez	a5,8000e64 <xPortTaskSwitch+0x70>
        SysTimer->MSIP &= ~SysTimer_MSIP_MSIP_Msk;
 8000e46:	00030737          	lui	a4,0x30
 8000e4a:	6785                	lui	a5,0x1
 8000e4c:	97ba                	add	a5,a5,a4
 8000e4e:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8000e52:	000306b7          	lui	a3,0x30
 8000e56:	ffe7f713          	andi	a4,a5,-2
 8000e5a:	6785                	lui	a5,0x1
 8000e5c:	97b6                	add	a5,a5,a3
 8000e5e:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8000e62:	a035                	j	8000e8e <xPortTaskSwitch+0x9a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8000e64:	fdc42783          	lw	a5,-36(s0)
 8000e68:	00279713          	slli	a4,a5,0x2
 8000e6c:	000317b7          	lui	a5,0x31
 8000e70:	97ba                	add	a5,a5,a4
 8000e72:	fcf42c23          	sw	a5,-40(s0)
 8000e76:	fd842783          	lw	a5,-40(s0)
 8000e7a:	fcf42a23          	sw	a5,-44(s0)
 8000e7e:	fc042823          	sw	zero,-48(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000e82:	fd042783          	lw	a5,-48(s0)
 8000e86:	fd442703          	lw	a4,-44(s0)
 8000e8a:	c31c                	sw	a5,0(a4)
}
 8000e8c:	0001                	nop
}
 8000e8e:	0001                	nop
}
 8000e90:	0001                	nop
    portDISABLE_INTERRUPTS();
    /* Clear Software IRQ, A MUST */
    SysTimer_ClearSWIRQ();
    vTaskSwitchContext();
 8000e92:	4c7020ef          	jal	ra,8003b58 <vTaskSwitchContext>
 8000e96:	fe0407a3          	sb	zero,-17(s0)
 8000e9a:	fef44783          	lbu	a5,-17(s0)
 8000e9e:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 8000ea2:	000207b7          	lui	a5,0x20
 8000ea6:	fee44703          	lbu	a4,-18(s0)
 8000eaa:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000eae:	0001                	nop
    __RWMB();
 8000eb0:	0ff0000f          	fence
}
 8000eb4:	0001                	nop
    portENABLE_INTERRUPTS();
}
 8000eb6:	0001                	nop
 8000eb8:	50f2                	lw	ra,60(sp)
 8000eba:	5462                	lw	s0,56(sp)
 8000ebc:	6121                	addi	sp,sp,64
 8000ebe:	8082                	ret

08000ec0 <eclic_mtip_handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void)
{
 8000ec0:	7109                	addi	sp,sp,-384
 8000ec2:	16112e23          	sw	ra,380(sp)
 8000ec6:	16812c23          	sw	s0,376(sp)
 8000eca:	17212a23          	sw	s2,372(sp)
 8000ece:	17312823          	sw	s3,368(sp)
 8000ed2:	17412623          	sw	s4,364(sp)
 8000ed6:	17512423          	sw	s5,360(sp)
 8000eda:	0300                	addi	s0,sp,384
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000edc:	081175b7          	lui	a1,0x8117
 8000ee0:	7f45c583          	lbu	a1,2036(a1) # 81177f4 <uxMaxSysCallMTH>
 8000ee4:	eab409a3          	sb	a1,-333(s0)
    ECLIC->MTH = mth;
 8000ee8:	000205b7          	lui	a1,0x20
 8000eec:	eb344503          	lbu	a0,-333(s0)
 8000ef0:	00a585a3          	sb	a0,11(a1) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000ef4:	0001                	nop
    __RWMB();
 8000ef6:	0ff0000f          	fence
}
 8000efa:	0001                	nop
 8000efc:	14700513          	li	a0,327
 8000f00:	4581                	li	a1,0
 8000f02:	fca42c23          	sw	a0,-40(s0)
 8000f06:	fcb42e23          	sw	a1,-36(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8000f0a:	000305b7          	lui	a1,0x30
 8000f0e:	fcb42a23          	sw	a1,-44(s0)
    high0 = __LW(addr + 4);
 8000f12:	fd442583          	lw	a1,-44(s0)
 8000f16:	0591                	addi	a1,a1,4
 8000f18:	fcb42823          	sw	a1,-48(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000f1c:	fd042583          	lw	a1,-48(s0)
 8000f20:	418c                	lw	a1,0(a1)
 8000f22:	fcb42623          	sw	a1,-52(s0)
    return result;
 8000f26:	fcc42583          	lw	a1,-52(s0)
 8000f2a:	e8b42623          	sw	a1,-372(s0)
 8000f2e:	fd442583          	lw	a1,-44(s0)
 8000f32:	fcb42423          	sw	a1,-56(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000f36:	fc842583          	lw	a1,-56(s0)
 8000f3a:	418c                	lw	a1,0(a1)
 8000f3c:	fcb42223          	sw	a1,-60(s0)
    return result;
 8000f40:	fc442583          	lw	a1,-60(s0)
    low = __LW(addr);
 8000f44:	e8b42423          	sw	a1,-376(s0)
    high = __LW(addr + 4);
 8000f48:	fd442583          	lw	a1,-44(s0)
 8000f4c:	0591                	addi	a1,a1,4
 8000f4e:	fcb42023          	sw	a1,-64(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000f52:	fc042583          	lw	a1,-64(s0)
 8000f56:	418c                	lw	a1,0(a1)
 8000f58:	fab42e23          	sw	a1,-68(s0)
    return result;
 8000f5c:	fbc42583          	lw	a1,-68(s0)
 8000f60:	e8b42223          	sw	a1,-380(s0)
    if (high0 != high) {
 8000f64:	e8c42503          	lw	a0,-372(s0)
 8000f68:	e8442583          	lw	a1,-380(s0)
 8000f6c:	00b50f63          	beq	a0,a1,8000f8a <eclic_mtip_handler+0xca>
 8000f70:	fd442583          	lw	a1,-44(s0)
 8000f74:	fab42c23          	sw	a1,-72(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000f78:	fb842583          	lw	a1,-72(s0)
 8000f7c:	418c                	lw	a1,0(a1)
 8000f7e:	fab42a23          	sw	a1,-76(s0)
    return result;
 8000f82:	fb442583          	lw	a1,-76(s0)
        low = __LW(addr);
 8000f86:	e8b42423          	sw	a1,-376(s0)
    full = (((uint64_t)high) << 32) | low;
 8000f8a:	e8442583          	lw	a1,-380(s0)
 8000f8e:	8a2e                	mv	s4,a1
 8000f90:	4a81                	li	s5,0
 8000f92:	000a1793          	slli	a5,s4,0x0
 8000f96:	4701                	li	a4,0
 8000f98:	e8842583          	lw	a1,-376(s0)
 8000f9c:	862e                	mv	a2,a1
 8000f9e:	4681                	li	a3,0
 8000fa0:	00c765b3          	or	a1,a4,a2
 8000fa4:	fab42423          	sw	a1,-88(s0)
 8000fa8:	8fd5                	or	a5,a5,a3
 8000faa:	faf42623          	sw	a5,-84(s0)
    return full;
 8000fae:	fa842703          	lw	a4,-88(s0)
 8000fb2:	fac42783          	lw	a5,-84(s0)
 * - \ref SysTimer_SetCompareValue
 * - \ref SysTimer_SetLoadValue
 */
__STATIC_FORCEINLINE uint32_t SysTick_Reload(uint64_t ticks)
{
    uint64_t cur_ticks = SysTimer_GetLoadValue();
 8000fb6:	fae42023          	sw	a4,-96(s0)
 8000fba:	faf42223          	sw	a5,-92(s0)
    uint64_t reload_ticks = ticks + cur_ticks;
 8000fbe:	fd842603          	lw	a2,-40(s0)
 8000fc2:	fdc42683          	lw	a3,-36(s0)
 8000fc6:	fa042503          	lw	a0,-96(s0)
 8000fca:	fa442583          	lw	a1,-92(s0)
 8000fce:	00a60733          	add	a4,a2,a0
 8000fd2:	82ba                	mv	t0,a4
 8000fd4:	00c2b2b3          	sltu	t0,t0,a2
 8000fd8:	00b687b3          	add	a5,a3,a1
 8000fdc:	00f286b3          	add	a3,t0,a5
 8000fe0:	87b6                	mv	a5,a3
 8000fe2:	f8e42c23          	sw	a4,-104(s0)
 8000fe6:	f8f42e23          	sw	a5,-100(s0)

    if (__USUALLY(reload_ticks > cur_ticks)) {
 8000fea:	4685                	li	a3,1
 8000fec:	f9c42703          	lw	a4,-100(s0)
 8000ff0:	fa442783          	lw	a5,-92(s0)
 8000ff4:	00e7ef63          	bltu	a5,a4,8001012 <eclic_mtip_handler+0x152>
 8000ff8:	f9c42703          	lw	a4,-100(s0)
 8000ffc:	fa442783          	lw	a5,-92(s0)
 8001000:	00f71863          	bne	a4,a5,8001010 <eclic_mtip_handler+0x150>
 8001004:	f9842703          	lw	a4,-104(s0)
 8001008:	fa042783          	lw	a5,-96(s0)
 800100c:	00e7e363          	bltu	a5,a4,8001012 <eclic_mtip_handler+0x152>
 8001010:	4681                	li	a3,0
 8001012:	0ff6f793          	zext.b	a5,a3
 8001016:	12078363          	beqz	a5,800113c <eclic_mtip_handler+0x27c>
 800101a:	f9842703          	lw	a4,-104(s0)
 800101e:	f9c42783          	lw	a5,-100(s0)
 8001022:	f8e42823          	sw	a4,-112(s0)
 8001026:	f8f42a23          	sw	a5,-108(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800102a:	f14027f3          	csrr	a5,mhartid
 800102e:	f8f42623          	sw	a5,-116(s0)
 8001032:	f8c42783          	lw	a5,-116(s0)
 8001036:	0ff7f793          	zext.b	a5,a5
 800103a:	f8f42423          	sw	a5,-120(s0)
    return id;
 800103e:	f8842783          	lw	a5,-120(s0)
    unsigned long hartid = __get_hart_id();
 8001042:	f8f42223          	sw	a5,-124(s0)
 8001046:	f9042703          	lw	a4,-112(s0)
 800104a:	f9442783          	lw	a5,-108(s0)
 800104e:	f6e42c23          	sw	a4,-136(s0)
 8001052:	f6f42e23          	sw	a5,-132(s0)
 8001056:	f8442783          	lw	a5,-124(s0)
 800105a:	f6f42a23          	sw	a5,-140(s0)
    if (hartid == 0) {
 800105e:	f7442783          	lw	a5,-140(s0)
 8001062:	e7a5                	bnez	a5,80010ca <eclic_mtip_handler+0x20a>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 8001064:	000307b7          	lui	a5,0x30
 8001068:	07a1                	addi	a5,a5,8
 800106a:	f6f42823          	sw	a5,-144(s0)
 800106e:	f7042783          	lw	a5,-144(s0)
 8001072:	f6f42623          	sw	a5,-148(s0)
 8001076:	57fd                	li	a5,-1
 8001078:	f6f42423          	sw	a5,-152(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800107c:	f6842783          	lw	a5,-152(s0)
 8001080:	f6c42703          	lw	a4,-148(s0)
 8001084:	c31c                	sw	a5,0(a4)
}
 8001086:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 8001088:	f7042783          	lw	a5,-144(s0)
 800108c:	0791                	addi	a5,a5,4
 800108e:	f7c42703          	lw	a4,-132(s0)
 8001092:	00075913          	srli	s2,a4,0x0
 8001096:	4981                	li	s3,0
 8001098:	874a                	mv	a4,s2
 800109a:	f6f42223          	sw	a5,-156(s0)
 800109e:	f6e42023          	sw	a4,-160(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010a2:	f6042783          	lw	a5,-160(s0)
 80010a6:	f6442703          	lw	a4,-156(s0)
 80010aa:	c31c                	sw	a5,0(a4)
}
 80010ac:	0001                	nop
        __SW(addr, (uint32_t)(value));
 80010ae:	f7842783          	lw	a5,-136(s0)
 80010b2:	f7042703          	lw	a4,-144(s0)
 80010b6:	f4e42e23          	sw	a4,-164(s0)
 80010ba:	f4f42c23          	sw	a5,-168(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010be:	f5842783          	lw	a5,-168(s0)
 80010c2:	f5c42703          	lw	a4,-164(s0)
 80010c6:	c31c                	sw	a5,0(a4)
}
 80010c8:	a885                	j	8001138 <eclic_mtip_handler+0x278>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 80010ca:	f7442783          	lw	a5,-140(s0)
 80010ce:	00379713          	slli	a4,a5,0x3
 80010d2:	000357b7          	lui	a5,0x35
 80010d6:	97ba                	add	a5,a5,a4
 80010d8:	f4f42a23          	sw	a5,-172(s0)
 80010dc:	f5442783          	lw	a5,-172(s0)
 80010e0:	f4f42823          	sw	a5,-176(s0)
 80010e4:	57fd                	li	a5,-1
 80010e6:	f4f42623          	sw	a5,-180(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010ea:	f4c42783          	lw	a5,-180(s0)
 80010ee:	f5042703          	lw	a4,-176(s0)
 80010f2:	c31c                	sw	a5,0(a4)
}
 80010f4:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 80010f6:	f5442783          	lw	a5,-172(s0)
 80010fa:	0791                	addi	a5,a5,4
 80010fc:	f7c42703          	lw	a4,-132(s0)
 8001100:	00075f13          	srli	t5,a4,0x0
 8001104:	4f81                	li	t6,0
 8001106:	877a                	mv	a4,t5
 8001108:	f4f42423          	sw	a5,-184(s0)
 800110c:	f4e42223          	sw	a4,-188(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001110:	f4442783          	lw	a5,-188(s0)
 8001114:	f4842703          	lw	a4,-184(s0)
 8001118:	c31c                	sw	a5,0(a4)
}
 800111a:	0001                	nop
        __SW(addr, (uint32_t)value);
 800111c:	f7842783          	lw	a5,-136(s0)
 8001120:	f5442703          	lw	a4,-172(s0)
 8001124:	f4e42023          	sw	a4,-192(s0)
 8001128:	f2f42e23          	sw	a5,-196(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800112c:	f3c42783          	lw	a5,-196(s0)
 8001130:	f4042703          	lw	a4,-192(s0)
 8001134:	c31c                	sw	a5,0(a4)
}
 8001136:	0001                	nop
}
 8001138:	0001                	nop
}
 800113a:	aa51                	j	80012ce <eclic_mtip_handler+0x40e>
 800113c:	4701                	li	a4,0
 800113e:	4781                	li	a5,0
 8001140:	f2e42823          	sw	a4,-208(s0)
 8001144:	f2f42a23          	sw	a5,-204(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8001148:	000307b7          	lui	a5,0x30
 800114c:	f2f42623          	sw	a5,-212(s0)
 8001150:	f2c42783          	lw	a5,-212(s0)
 8001154:	f2f42423          	sw	a5,-216(s0)
 8001158:	f2042223          	sw	zero,-220(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800115c:	f2442783          	lw	a5,-220(s0)
 8001160:	f2842703          	lw	a4,-216(s0)
 8001164:	c31c                	sw	a5,0(a4)
}
 8001166:	0001                	nop
    __SW(addr + 4, (uint32_t)(value >> 32));
 8001168:	f2c42783          	lw	a5,-212(s0)
 800116c:	0791                	addi	a5,a5,4
 800116e:	f3442703          	lw	a4,-204(s0)
 8001172:	00075e13          	srli	t3,a4,0x0
 8001176:	4e81                	li	t4,0
 8001178:	8772                	mv	a4,t3
 800117a:	f2f42023          	sw	a5,-224(s0)
 800117e:	f0e42e23          	sw	a4,-228(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001182:	f1c42783          	lw	a5,-228(s0)
 8001186:	f2042703          	lw	a4,-224(s0)
 800118a:	c31c                	sw	a5,0(a4)
}
 800118c:	0001                	nop
    __SW(addr, (uint32_t)(value));
 800118e:	f3042783          	lw	a5,-208(s0)
 8001192:	f2c42703          	lw	a4,-212(s0)
 8001196:	f0e42c23          	sw	a4,-232(s0)
 800119a:	f0f42a23          	sw	a5,-236(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800119e:	f1442783          	lw	a5,-236(s0)
 80011a2:	f1842703          	lw	a4,-232(s0)
 80011a6:	c31c                	sw	a5,0(a4)
}
 80011a8:	0001                	nop
}
 80011aa:	0001                	nop
 80011ac:	fd842703          	lw	a4,-40(s0)
 80011b0:	fdc42783          	lw	a5,-36(s0)
 80011b4:	f0e42423          	sw	a4,-248(s0)
 80011b8:	f0f42623          	sw	a5,-244(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80011bc:	f14027f3          	csrr	a5,mhartid
 80011c0:	f0f42223          	sw	a5,-252(s0)
 80011c4:	f0442783          	lw	a5,-252(s0)
 80011c8:	0ff7f793          	zext.b	a5,a5
 80011cc:	f0f42023          	sw	a5,-256(s0)
    return id;
 80011d0:	f0042783          	lw	a5,-256(s0)
    unsigned long hartid = __get_hart_id();
 80011d4:	eef42e23          	sw	a5,-260(s0)
 80011d8:	f0842703          	lw	a4,-248(s0)
 80011dc:	f0c42783          	lw	a5,-244(s0)
 80011e0:	eee42823          	sw	a4,-272(s0)
 80011e4:	eef42a23          	sw	a5,-268(s0)
 80011e8:	efc42783          	lw	a5,-260(s0)
 80011ec:	eef42623          	sw	a5,-276(s0)
    if (hartid == 0) {
 80011f0:	eec42783          	lw	a5,-276(s0)
 80011f4:	e7a5                	bnez	a5,800125c <eclic_mtip_handler+0x39c>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 80011f6:	000307b7          	lui	a5,0x30
 80011fa:	07a1                	addi	a5,a5,8
 80011fc:	eef42423          	sw	a5,-280(s0)
 8001200:	ee842783          	lw	a5,-280(s0)
 8001204:	eef42223          	sw	a5,-284(s0)
 8001208:	57fd                	li	a5,-1
 800120a:	eef42023          	sw	a5,-288(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800120e:	ee042783          	lw	a5,-288(s0)
 8001212:	ee442703          	lw	a4,-284(s0)
 8001216:	c31c                	sw	a5,0(a4)
}
 8001218:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 800121a:	ee842783          	lw	a5,-280(s0)
 800121e:	0791                	addi	a5,a5,4
 8001220:	ef442703          	lw	a4,-268(s0)
 8001224:	00075313          	srli	t1,a4,0x0
 8001228:	4381                	li	t2,0
 800122a:	871a                	mv	a4,t1
 800122c:	ecf42e23          	sw	a5,-292(s0)
 8001230:	ece42c23          	sw	a4,-296(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001234:	ed842783          	lw	a5,-296(s0)
 8001238:	edc42703          	lw	a4,-292(s0)
 800123c:	c31c                	sw	a5,0(a4)
}
 800123e:	0001                	nop
        __SW(addr, (uint32_t)(value));
 8001240:	ef042783          	lw	a5,-272(s0)
 8001244:	ee842703          	lw	a4,-280(s0)
 8001248:	ece42a23          	sw	a4,-300(s0)
 800124c:	ecf42823          	sw	a5,-304(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001250:	ed042783          	lw	a5,-304(s0)
 8001254:	ed442703          	lw	a4,-300(s0)
 8001258:	c31c                	sw	a5,0(a4)
}
 800125a:	a885                	j	80012ca <eclic_mtip_handler+0x40a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 800125c:	eec42783          	lw	a5,-276(s0)
 8001260:	00379713          	slli	a4,a5,0x3
 8001264:	000357b7          	lui	a5,0x35
 8001268:	97ba                	add	a5,a5,a4
 800126a:	ecf42623          	sw	a5,-308(s0)
 800126e:	ecc42783          	lw	a5,-308(s0)
 8001272:	ecf42423          	sw	a5,-312(s0)
 8001276:	57fd                	li	a5,-1
 8001278:	ecf42223          	sw	a5,-316(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800127c:	ec442783          	lw	a5,-316(s0)
 8001280:	ec842703          	lw	a4,-312(s0)
 8001284:	c31c                	sw	a5,0(a4)
}
 8001286:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 8001288:	ecc42783          	lw	a5,-308(s0)
 800128c:	0791                	addi	a5,a5,4
 800128e:	ef442703          	lw	a4,-268(s0)
 8001292:	00075813          	srli	a6,a4,0x0
 8001296:	4881                	li	a7,0
 8001298:	8742                	mv	a4,a6
 800129a:	ecf42023          	sw	a5,-320(s0)
 800129e:	eae42e23          	sw	a4,-324(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80012a2:	ebc42783          	lw	a5,-324(s0)
 80012a6:	ec042703          	lw	a4,-320(s0)
 80012aa:	c31c                	sw	a5,0(a4)
}
 80012ac:	0001                	nop
        __SW(addr, (uint32_t)value);
 80012ae:	ef042783          	lw	a5,-272(s0)
 80012b2:	ecc42703          	lw	a4,-308(s0)
 80012b6:	eae42c23          	sw	a4,-328(s0)
 80012ba:	eaf42a23          	sw	a5,-332(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80012be:	eb442783          	lw	a5,-332(s0)
 80012c2:	eb842703          	lw	a4,-328(s0)
 80012c6:	c31c                	sw	a5,0(a4)
}
 80012c8:	0001                	nop
}
 80012ca:	0001                	nop
}
 80012cc:	0001                	nop
    known. */
    portDISABLE_INTERRUPTS();
    {
        SysTick_Reload(SYSTICK_TICK_CONST);
        /* Increment the RTOS tick. */
        if (xTaskIncrementTick() != pdFALSE) {
 80012ce:	618020ef          	jal	ra,80038e6 <xTaskIncrementTick>
 80012d2:	87aa                	mv	a5,a0
 80012d4:	cfbd                	beqz	a5,8001352 <eclic_mtip_handler+0x492>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80012d6:	f14027f3          	csrr	a5,mhartid
 80012da:	eaf42623          	sw	a5,-340(s0)
 80012de:	eac42783          	lw	a5,-340(s0)
 80012e2:	0ff7f793          	zext.b	a5,a5
 80012e6:	eaf42423          	sw	a5,-344(s0)
    return id;
 80012ea:	ea842783          	lw	a5,-344(s0)
    unsigned long hartid = __get_hart_id();
 80012ee:	eaf42223          	sw	a5,-348(s0)
 80012f2:	ea442783          	lw	a5,-348(s0)
 80012f6:	eaf42023          	sw	a5,-352(s0)
    if (hartid == 0) {
 80012fa:	ea042783          	lw	a5,-352(s0)
 80012fe:	e385                	bnez	a5,800131e <eclic_mtip_handler+0x45e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8001300:	00030737          	lui	a4,0x30
 8001304:	6785                	lui	a5,0x1
 8001306:	97ba                	add	a5,a5,a4
 8001308:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800130c:	000306b7          	lui	a3,0x30
 8001310:	0017e713          	ori	a4,a5,1
 8001314:	6785                	lui	a5,0x1
 8001316:	97b6                	add	a5,a5,a3
 8001318:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800131c:	a03d                	j	800134a <eclic_mtip_handler+0x48a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800131e:	ea042783          	lw	a5,-352(s0)
 8001322:	00279713          	slli	a4,a5,0x2
 8001326:	000317b7          	lui	a5,0x31
 800132a:	97ba                	add	a5,a5,a4
 800132c:	e8f42e23          	sw	a5,-356(s0)
 8001330:	e9c42783          	lw	a5,-356(s0)
 8001334:	e8f42c23          	sw	a5,-360(s0)
 8001338:	4785                	li	a5,1
 800133a:	e8f42a23          	sw	a5,-364(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800133e:	e9442783          	lw	a5,-364(s0)
 8001342:	e9842703          	lw	a4,-360(s0)
 8001346:	c31c                	sw	a5,0(a4)
}
 8001348:	0001                	nop
}
 800134a:	0001                	nop
}
 800134c:	0001                	nop
            /* A context switch is required.  Context switching is performed in
            the SWI interrupt.  Pend the SWI interrupt. */
            portYIELD();
 800134e:	0ff0000f          	fence
 8001352:	e80409a3          	sb	zero,-365(s0)
 8001356:	e9344783          	lbu	a5,-365(s0)
 800135a:	e8f40923          	sb	a5,-366(s0)
    ECLIC->MTH = mth;
 800135e:	000207b7          	lui	a5,0x20
 8001362:	e9244703          	lbu	a4,-366(s0)
 8001366:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800136a:	0001                	nop
    __RWMB();
 800136c:	0ff0000f          	fence
}
 8001370:	0001                	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001372:	0001                	nop
 8001374:	17c12083          	lw	ra,380(sp)
 8001378:	17812403          	lw	s0,376(sp)
 800137c:	17412903          	lw	s2,372(sp)
 8001380:	17012983          	lw	s3,368(sp)
 8001384:	16c12a03          	lw	s4,364(sp)
 8001388:	16812a83          	lw	s5,360(sp)
 800138c:	6119                	addi	sp,sp,384
 800138e:	8082                	ret

08001390 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt(void)
{
 8001390:	7159                	addi	sp,sp,-112
 8001392:	d686                	sw	ra,108(sp)
 8001394:	d4a2                	sw	s0,104(sp)
 8001396:	1880                	addi	s0,sp,112
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / (configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ);
        FREERTOS_PORT_DEBUG("CountsForOneTick, SuppressedTicks and TimerCompensation: %u, %u, %u\n", \
                            (uint32_t)ulTimerCountsForOneTick, (uint32_t)xMaximumPossibleSuppressedTicks, (uint32_t)ulStoppedTimerCompensation);
    }
#endif /* configUSE_TICKLESS_IDLE */
    TickType_t ticks = SYSTICK_TICK_CONST;
 8001398:	14700713          	li	a4,327
 800139c:	4781                	li	a5,0
 800139e:	fee42423          	sw	a4,-24(s0)
 80013a2:	fef42623          	sw	a5,-20(s0)

    /* Make SWI and SysTick the lowest priority interrupts. */
    /* Stop and clear the SysTimer. SysTimer as Non-Vector Interrupt */
    SysTick_Config(ticks);
 80013a6:	fe842503          	lw	a0,-24(s0)
 80013aa:	fec42583          	lw	a1,-20(s0)
 80013ae:	af0ff0ef          	jal	ra,800069e <SysTick_Config>
 80013b2:	479d                	li	a5,7
 80013b4:	f8f42a23          	sw	a5,-108(s0)
    ECLIC->CTRL[IRQn].INTIE &= ~CLIC_INTIE_IE_Msk;
 80013b8:	00020737          	lui	a4,0x20
 80013bc:	f9442783          	lw	a5,-108(s0)
 80013c0:	40078793          	addi	a5,a5,1024
 80013c4:	078a                	slli	a5,a5,0x2
 80013c6:	97ba                	add	a5,a5,a4
 80013c8:	0017c783          	lbu	a5,1(a5)
 80013cc:	0ff7f793          	zext.b	a5,a5
 80013d0:	000206b7          	lui	a3,0x20
 80013d4:	9bf9                	andi	a5,a5,-2
 80013d6:	0ff7f713          	zext.b	a4,a5
 80013da:	f9442783          	lw	a5,-108(s0)
 80013de:	40078793          	addi	a5,a5,1024
 80013e2:	078a                	slli	a5,a5,0x2
 80013e4:	97b6                	add	a5,a5,a3
 80013e6:	00e780a3          	sb	a4,1(a5)
}
 80013ea:	0001                	nop
 80013ec:	479d                	li	a5,7
 80013ee:	faf42823          	sw	a5,-80(s0)
 80013f2:	fa0407a3          	sb	zero,-81(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 80013f6:	000207b7          	lui	a5,0x20
 80013fa:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80013fe:	0ff7f793          	zext.b	a5,a5
 8001402:	8385                	srli	a5,a5,0x1
 8001404:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8001406:	faf40723          	sb	a5,-82(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 800140a:	000207b7          	lui	a5,0x20
 800140e:	43dc                	lw	a5,4(a5)
 8001410:	83d5                	srli	a5,a5,0x15
 8001412:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001414:	faf406a3          	sb	a5,-83(s0)
    if (nlbits == 0) {
 8001418:	fae44783          	lbu	a5,-82(s0)
 800141c:	c7f1                	beqz	a5,80014e8 <vPortSetupTimerInterrupt+0x158>
    if (nlbits > intctlbits) {
 800141e:	fae44703          	lbu	a4,-82(s0)
 8001422:	fad44783          	lbu	a5,-83(s0)
 8001426:	00e7f663          	bgeu	a5,a4,8001432 <vPortSetupTimerInterrupt+0xa2>
        nlbits = intctlbits;
 800142a:	fad44783          	lbu	a5,-83(s0)
 800142e:	faf40723          	sb	a5,-82(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 8001432:	fae44783          	lbu	a5,-82(s0)
 8001436:	4705                	li	a4,1
 8001438:	00f717b3          	sll	a5,a4,a5
 800143c:	0ff7f793          	zext.b	a5,a5
 8001440:	17fd                	addi	a5,a5,-1
 8001442:	faf40623          	sb	a5,-84(s0)
    if (lvl_abs > maxlvl) {
 8001446:	faf44703          	lbu	a4,-81(s0)
 800144a:	fac44783          	lbu	a5,-84(s0)
 800144e:	00e7f663          	bgeu	a5,a4,800145a <vPortSetupTimerInterrupt+0xca>
        lvl_abs = maxlvl;
 8001452:	fac44783          	lbu	a5,-84(s0)
 8001456:	faf407a3          	sb	a5,-81(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 800145a:	faf44703          	lbu	a4,-81(s0)
 800145e:	fae44783          	lbu	a5,-82(s0)
 8001462:	46a1                	li	a3,8
 8001464:	40f687b3          	sub	a5,a3,a5
 8001468:	00f717b3          	sll	a5,a4,a5
 800146c:	faf405a3          	sb	a5,-85(s0)
 8001470:	fb042783          	lw	a5,-80(s0)
 8001474:	faf42223          	sw	a5,-92(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 8001478:	00020737          	lui	a4,0x20
 800147c:	fa442783          	lw	a5,-92(s0)
 8001480:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 8001484:	078a                	slli	a5,a5,0x2
 8001486:	97ba                	add	a5,a5,a4
 8001488:	0037c783          	lbu	a5,3(a5)
 800148c:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8001490:	faf401a3          	sb	a5,-93(s0)
    cur_ctrl = cur_ctrl << nlbits;
 8001494:	fa344703          	lbu	a4,-93(s0)
 8001498:	fae44783          	lbu	a5,-82(s0)
 800149c:	00f717b3          	sll	a5,a4,a5
 80014a0:	faf401a3          	sb	a5,-93(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 80014a4:	fa344703          	lbu	a4,-93(s0)
 80014a8:	fae44783          	lbu	a5,-82(s0)
 80014ac:	40f757b3          	sra	a5,a4,a5
 80014b0:	faf401a3          	sb	a5,-93(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 80014b4:	fab44703          	lbu	a4,-85(s0)
 80014b8:	fa344783          	lbu	a5,-93(s0)
 80014bc:	8fd9                	or	a5,a5,a4
 80014be:	0ff7f793          	zext.b	a5,a5
 80014c2:	fb042703          	lw	a4,-80(s0)
 80014c6:	f8e42e23          	sw	a4,-100(s0)
 80014ca:	f8f40da3          	sb	a5,-101(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 80014ce:	00020737          	lui	a4,0x20
 80014d2:	f9c42783          	lw	a5,-100(s0)
 80014d6:	40078793          	addi	a5,a5,1024
 80014da:	078a                	slli	a5,a5,0x2
 80014dc:	97ba                	add	a5,a5,a4
 80014de:	f9b44703          	lbu	a4,-101(s0)
 80014e2:	00e781a3          	sb	a4,3(a5)
}
 80014e6:	a011                	j	80014ea <vPortSetupTimerInterrupt+0x15a>
        return;
 80014e8:	0001                	nop
 80014ea:	479d                	li	a5,7
 80014ec:	faf42c23          	sw	a5,-72(s0)
 80014f0:	fa042a23          	sw	zero,-76(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80014f4:	00020737          	lui	a4,0x20
 80014f8:	fb842783          	lw	a5,-72(s0)
 80014fc:	40078793          	addi	a5,a5,1024
 8001500:	078a                	slli	a5,a5,0x2
 8001502:	97ba                	add	a5,a5,a4
 8001504:	0027c783          	lbu	a5,2(a5)
 8001508:	0ff7f793          	zext.b	a5,a5
 800150c:	000206b7          	lui	a3,0x20
 8001510:	9bf9                	andi	a5,a5,-2
 8001512:	0ff7f713          	zext.b	a4,a5
 8001516:	fb842783          	lw	a5,-72(s0)
 800151a:	40078793          	addi	a5,a5,1024
 800151e:	078a                	slli	a5,a5,0x2
 8001520:	97b6                	add	a5,a5,a3
 8001522:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 8001526:	00020737          	lui	a4,0x20
 800152a:	fb842783          	lw	a5,-72(s0)
 800152e:	40078793          	addi	a5,a5,1024
 8001532:	078a                	slli	a5,a5,0x2
 8001534:	97ba                	add	a5,a5,a4
 8001536:	0027c783          	lbu	a5,2(a5)
 800153a:	0ff7f713          	zext.b	a4,a5
 800153e:	fb442783          	lw	a5,-76(s0)
 8001542:	0ff7f793          	zext.b	a5,a5
 8001546:	000206b7          	lui	a3,0x20
 800154a:	8fd9                	or	a5,a5,a4
 800154c:	0ff7f713          	zext.b	a4,a5
 8001550:	fb842783          	lw	a5,-72(s0)
 8001554:	40078793          	addi	a5,a5,1024
 8001558:	078a                	slli	a5,a5,0x2
 800155a:	97b6                	add	a5,a5,a3
 800155c:	00e78123          	sb	a4,2(a5)
}
 8001560:	0001                	nop
 8001562:	479d                	li	a5,7
 8001564:	faf42e23          	sw	a5,-68(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 8001568:	00020737          	lui	a4,0x20
 800156c:	fbc42783          	lw	a5,-68(s0)
 8001570:	40078793          	addi	a5,a5,1024
 8001574:	078a                	slli	a5,a5,0x2
 8001576:	97ba                	add	a5,a5,a4
 8001578:	0017c783          	lbu	a5,1(a5)
 800157c:	0ff7f793          	zext.b	a5,a5
 8001580:	000206b7          	lui	a3,0x20
 8001584:	0017e793          	ori	a5,a5,1
 8001588:	0ff7f713          	zext.b	a4,a5
 800158c:	fbc42783          	lw	a5,-68(s0)
 8001590:	40078793          	addi	a5,a5,1024
 8001594:	078a                	slli	a5,a5,0x2
 8001596:	97b6                	add	a5,a5,a3
 8001598:	00e780a3          	sb	a4,1(a5)
}
 800159c:	0001                	nop
 800159e:	478d                	li	a5,3
 80015a0:	fcf42223          	sw	a5,-60(s0)
 80015a4:	4785                	li	a5,1
 80015a6:	fcf42023          	sw	a5,-64(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80015aa:	00020737          	lui	a4,0x20
 80015ae:	fc442783          	lw	a5,-60(s0)
 80015b2:	40078793          	addi	a5,a5,1024
 80015b6:	078a                	slli	a5,a5,0x2
 80015b8:	97ba                	add	a5,a5,a4
 80015ba:	0027c783          	lbu	a5,2(a5)
 80015be:	0ff7f793          	zext.b	a5,a5
 80015c2:	000206b7          	lui	a3,0x20
 80015c6:	9bf9                	andi	a5,a5,-2
 80015c8:	0ff7f713          	zext.b	a4,a5
 80015cc:	fc442783          	lw	a5,-60(s0)
 80015d0:	40078793          	addi	a5,a5,1024
 80015d4:	078a                	slli	a5,a5,0x2
 80015d6:	97b6                	add	a5,a5,a3
 80015d8:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 80015dc:	00020737          	lui	a4,0x20
 80015e0:	fc442783          	lw	a5,-60(s0)
 80015e4:	40078793          	addi	a5,a5,1024
 80015e8:	078a                	slli	a5,a5,0x2
 80015ea:	97ba                	add	a5,a5,a4
 80015ec:	0027c783          	lbu	a5,2(a5)
 80015f0:	0ff7f713          	zext.b	a4,a5
 80015f4:	fc042783          	lw	a5,-64(s0)
 80015f8:	0ff7f793          	zext.b	a5,a5
 80015fc:	000206b7          	lui	a3,0x20
 8001600:	8fd9                	or	a5,a5,a4
 8001602:	0ff7f713          	zext.b	a4,a5
 8001606:	fc442783          	lw	a5,-60(s0)
 800160a:	40078793          	addi	a5,a5,1024
 800160e:	078a                	slli	a5,a5,0x2
 8001610:	97b6                	add	a5,a5,a3
 8001612:	00e78123          	sb	a4,2(a5)
}
 8001616:	0001                	nop
 8001618:	478d                	li	a5,3
 800161a:	fef42023          	sw	a5,-32(s0)
 800161e:	fc040fa3          	sb	zero,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8001622:	000207b7          	lui	a5,0x20
 8001626:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800162a:	0ff7f793          	zext.b	a5,a5
 800162e:	8385                	srli	a5,a5,0x1
 8001630:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8001632:	fcf40f23          	sb	a5,-34(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8001636:	000207b7          	lui	a5,0x20
 800163a:	43dc                	lw	a5,4(a5)
 800163c:	83d5                	srli	a5,a5,0x15
 800163e:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001640:	fcf40ea3          	sb	a5,-35(s0)
    if (nlbits == 0) {
 8001644:	fde44783          	lbu	a5,-34(s0)
 8001648:	c7f1                	beqz	a5,8001714 <vPortSetupTimerInterrupt+0x384>
    if (nlbits > intctlbits) {
 800164a:	fde44703          	lbu	a4,-34(s0)
 800164e:	fdd44783          	lbu	a5,-35(s0)
 8001652:	00e7f663          	bgeu	a5,a4,800165e <vPortSetupTimerInterrupt+0x2ce>
        nlbits = intctlbits;
 8001656:	fdd44783          	lbu	a5,-35(s0)
 800165a:	fcf40f23          	sb	a5,-34(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 800165e:	fde44783          	lbu	a5,-34(s0)
 8001662:	4705                	li	a4,1
 8001664:	00f717b3          	sll	a5,a4,a5
 8001668:	0ff7f793          	zext.b	a5,a5
 800166c:	17fd                	addi	a5,a5,-1
 800166e:	fcf40e23          	sb	a5,-36(s0)
    if (lvl_abs > maxlvl) {
 8001672:	fdf44703          	lbu	a4,-33(s0)
 8001676:	fdc44783          	lbu	a5,-36(s0)
 800167a:	00e7f663          	bgeu	a5,a4,8001686 <vPortSetupTimerInterrupt+0x2f6>
        lvl_abs = maxlvl;
 800167e:	fdc44783          	lbu	a5,-36(s0)
 8001682:	fcf40fa3          	sb	a5,-33(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 8001686:	fdf44703          	lbu	a4,-33(s0)
 800168a:	fde44783          	lbu	a5,-34(s0)
 800168e:	46a1                	li	a3,8
 8001690:	40f687b3          	sub	a5,a3,a5
 8001694:	00f717b3          	sll	a5,a4,a5
 8001698:	fcf40da3          	sb	a5,-37(s0)
 800169c:	fe042783          	lw	a5,-32(s0)
 80016a0:	fcf42a23          	sw	a5,-44(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80016a4:	00020737          	lui	a4,0x20
 80016a8:	fd442783          	lw	a5,-44(s0)
 80016ac:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80016b0:	078a                	slli	a5,a5,0x2
 80016b2:	97ba                	add	a5,a5,a4
 80016b4:	0037c783          	lbu	a5,3(a5)
 80016b8:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80016bc:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl << nlbits;
 80016c0:	fd344703          	lbu	a4,-45(s0)
 80016c4:	fde44783          	lbu	a5,-34(s0)
 80016c8:	00f717b3          	sll	a5,a4,a5
 80016cc:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 80016d0:	fd344703          	lbu	a4,-45(s0)
 80016d4:	fde44783          	lbu	a5,-34(s0)
 80016d8:	40f757b3          	sra	a5,a4,a5
 80016dc:	fcf409a3          	sb	a5,-45(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 80016e0:	fdb44703          	lbu	a4,-37(s0)
 80016e4:	fd344783          	lbu	a5,-45(s0)
 80016e8:	8fd9                	or	a5,a5,a4
 80016ea:	0ff7f793          	zext.b	a5,a5
 80016ee:	fe042703          	lw	a4,-32(s0)
 80016f2:	fce42623          	sw	a4,-52(s0)
 80016f6:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 80016fa:	00020737          	lui	a4,0x20
 80016fe:	fcc42783          	lw	a5,-52(s0)
 8001702:	40078793          	addi	a5,a5,1024
 8001706:	078a                	slli	a5,a5,0x2
 8001708:	97ba                	add	a5,a5,a4
 800170a:	fcb44703          	lbu	a4,-53(s0)
 800170e:	00e781a3          	sb	a4,3(a5)
}
 8001712:	a011                	j	8001716 <vPortSetupTimerInterrupt+0x386>
        return;
 8001714:	0001                	nop
 8001716:	478d                	li	a5,3
 8001718:	fef42223          	sw	a5,-28(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 800171c:	00020737          	lui	a4,0x20
 8001720:	fe442783          	lw	a5,-28(s0)
 8001724:	40078793          	addi	a5,a5,1024
 8001728:	078a                	slli	a5,a5,0x2
 800172a:	97ba                	add	a5,a5,a4
 800172c:	0017c783          	lbu	a5,1(a5)
 8001730:	0ff7f793          	zext.b	a5,a5
 8001734:	000206b7          	lui	a3,0x20
 8001738:	0017e793          	ori	a5,a5,1
 800173c:	0ff7f713          	zext.b	a4,a5
 8001740:	fe442783          	lw	a5,-28(s0)
 8001744:	40078793          	addi	a5,a5,1024
 8001748:	078a                	slli	a5,a5,0x2
 800174a:	97b6                	add	a5,a5,a3
 800174c:	00e780a3          	sb	a4,1(a5)
}
 8001750:	0001                	nop

    /* Set SWI interrupt level to lowest level/priority, SysTimerSW as Vector Interrupt */
    ECLIC_SetShvIRQ(SysTimerSW_IRQn, ECLIC_VECTOR_INTERRUPT);
    ECLIC_SetLevelIRQ(SysTimerSW_IRQn, configKERNEL_INTERRUPT_PRIORITY);
    ECLIC_EnableIRQ(SysTimerSW_IRQn);
}
 8001752:	0001                	nop
 8001754:	50b6                	lw	ra,108(sp)
 8001756:	5426                	lw	s0,104(sp)
 8001758:	6165                	addi	sp,sp,112
 800175a:	8082                	ret

0800175c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

void vPortValidateInterruptPriority(void)
{
 800175c:	7179                	addi	sp,sp,-48
 800175e:	d622                	sw	s0,44(sp)
 8001760:	1800                	addi	s0,sp,48
    uint32_t ulCurrentInterrupt;
    uint8_t ucCurrentPriority;

    /* Obtain the number of the currently executing interrupt. */
    CSR_MCAUSE_Type mcause = (CSR_MCAUSE_Type)__RV_CSR_READ(CSR_MCAUSE);
 8001762:	342027f3          	csrr	a5,mcause
 8001766:	fef42623          	sw	a5,-20(s0)
 800176a:	fec42783          	lw	a5,-20(s0)
 800176e:	fcf42823          	sw	a5,-48(s0)
    /* Make sure current trap type is interrupt */
    configASSERT(mcause.b.interrupt == 1);
 8001772:	fd042703          	lw	a4,-48(s0)
 8001776:	800007b7          	lui	a5,0x80000
 800177a:	8ff9                	and	a5,a5,a4
 800177c:	e395                	bnez	a5,80017a0 <vPortValidateInterruptPriority+0x44>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800177e:	081177b7          	lui	a5,0x8117
 8001782:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001786:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 800178a:	000207b7          	lui	a5,0x20
 800178e:	fe644703          	lbu	a4,-26(s0)
 8001792:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001796:	0001                	nop
    __RWMB();
 8001798:	0ff0000f          	fence
}
 800179c:	0001                	nop
 800179e:	a001                	j	800179e <vPortValidateInterruptPriority+0x42>
    if (mcause.b.interrupt) {
 80017a0:	fd042703          	lw	a4,-48(s0)
 80017a4:	800007b7          	lui	a5,0x80000
 80017a8:	8ff9                	and	a5,a5,a4
 80017aa:	cff1                	beqz	a5,8001886 <vPortValidateInterruptPriority+0x12a>
        ulCurrentInterrupt = mcause.b.exccode;
 80017ac:	fd042783          	lw	a5,-48(s0)
 80017b0:	873e                	mv	a4,a5
 80017b2:	6785                	lui	a5,0x1
 80017b4:	17fd                	addi	a5,a5,-1
 80017b6:	8ff9                	and	a5,a5,a4
 80017b8:	0807c7b3          	zext.h	a5,a5
 80017bc:	fef42423          	sw	a5,-24(s0)
        /* Is the interrupt number a user defined interrupt? */
        if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
 80017c0:	fe842703          	lw	a4,-24(s0)
 80017c4:	47c5                	li	a5,17
 80017c6:	0ce7f063          	bgeu	a5,a4,8001886 <vPortValidateInterruptPriority+0x12a>
 80017ca:	fe842783          	lw	a5,-24(s0)
 80017ce:	fef42023          	sw	a5,-32(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 80017d2:	000207b7          	lui	a5,0x20
 80017d6:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80017da:	0ff7f793          	zext.b	a5,a5
 80017de:	8385                	srli	a5,a5,0x1
 80017e0:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_SetLevelIRQ
 */
__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ(IRQn_Type IRQn)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 80017e2:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80017e6:	000207b7          	lui	a5,0x20
 80017ea:	43dc                	lw	a5,4(a5)
 80017ec:	83d5                	srli	a5,a5,0x15
 80017ee:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 80017f0:	fcf40f23          	sb	a5,-34(s0)

    if (nlbits == 0) {
 80017f4:	fdf44783          	lbu	a5,-33(s0)
 80017f8:	e399                	bnez	a5,80017fe <vPortValidateInterruptPriority+0xa2>
        return 0;
 80017fa:	4781                	li	a5,0
 80017fc:	a891                	j	8001850 <vPortValidateInterruptPriority+0xf4>
    }

    if (nlbits > intctlbits) {
 80017fe:	fdf44703          	lbu	a4,-33(s0)
 8001802:	fde44783          	lbu	a5,-34(s0)
 8001806:	00e7f663          	bgeu	a5,a4,8001812 <vPortValidateInterruptPriority+0xb6>
        nlbits = intctlbits;
 800180a:	fde44783          	lbu	a5,-34(s0)
 800180e:	fcf40fa3          	sb	a5,-33(s0)
 8001812:	fe042783          	lw	a5,-32(s0)
 8001816:	fcf42c23          	sw	a5,-40(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 800181a:	00020737          	lui	a4,0x20
 800181e:	fd842783          	lw	a5,-40(s0)
 8001822:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 8001826:	078a                	slli	a5,a5,0x2
 8001828:	97ba                	add	a5,a5,a4
 800182a:	0037c783          	lbu	a5,3(a5)
 800182e:	0ff7f793          	zext.b	a5,a5
    }
    uint8_t intctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8001832:	fcf40ba3          	sb	a5,-41(s0)
    uint8_t lvl_abs = intctrl >> (ECLIC_MAX_NLBITS - nlbits);
 8001836:	fd744703          	lbu	a4,-41(s0)
 800183a:	fdf44783          	lbu	a5,-33(s0)
 800183e:	46a1                	li	a3,8
 8001840:	40f687b3          	sub	a5,a3,a5
 8001844:	40f757b3          	sra	a5,a4,a5
 8001848:	fcf40b23          	sb	a5,-42(s0)
    return lvl_abs;
 800184c:	fd644783          	lbu	a5,-42(s0)
            /* Look up the interrupt's priority. */
            ucCurrentPriority = __ECLIC_GetLevelIRQ(ulCurrentInterrupt);
 8001850:	fef403a3          	sb	a5,-25(s0)
            FreeRTOS maintains separate thread and ISR API functions to ensure
            interrupt entry is as fast and simple as possible.

            The following links provide detailed information:
            http://www.freertos.org/FAQHelp.html */
            configASSERT(ucCurrentPriority <= ucMaxSysCallPriority);
 8001854:	081197b7          	lui	a5,0x8119
 8001858:	f507c783          	lbu	a5,-176(a5) # 8118f50 <ucMaxSysCallPriority>
 800185c:	fe744703          	lbu	a4,-25(s0)
 8001860:	02e7f363          	bgeu	a5,a4,8001886 <vPortValidateInterruptPriority+0x12a>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001864:	081177b7          	lui	a5,0x8117
 8001868:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800186c:	fcf40aa3          	sb	a5,-43(s0)
    ECLIC->MTH = mth;
 8001870:	000207b7          	lui	a5,0x20
 8001874:	fd544703          	lbu	a4,-43(s0)
 8001878:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800187c:	0001                	nop
    __RWMB();
 800187e:	0ff0000f          	fence
}
 8001882:	0001                	nop
 8001884:	a001                	j	8001884 <vPortValidateInterruptPriority+0x128>
        }
    }
}
 8001886:	0001                	nop
 8001888:	5432                	lw	s0,44(sp)
 800188a:	6145                	addi	sp,sp,48
 800188c:	8082                	ret

0800188e <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800188e:	7139                	addi	sp,sp,-64
 8001890:	de06                	sw	ra,60(sp)
 8001892:	dc22                	sw	s0,56(sp)
 8001894:	0080                	addi	s0,sp,64
 8001896:	fca42623          	sw	a0,-52(s0)
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800189a:	fe042223          	sw	zero,-28(s0)

	vTaskSuspendAll();
 800189e:	5cd010ef          	jal	ra,800366a <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80018a2:	081197b7          	lui	a5,0x8119
 80018a6:	f5c7a783          	lw	a5,-164(a5) # 8118f5c <pxEnd>
 80018aa:	e391                	bnez	a5,80018ae <pvPortMalloc+0x20>
		{
			prvHeapInit();
 80018ac:	2e11                	jal	8001bc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80018ae:	081197b7          	lui	a5,0x8119
 80018b2:	f707a703          	lw	a4,-144(a5) # 8118f70 <xBlockAllocatedBit>
 80018b6:	fcc42783          	lw	a5,-52(s0)
 80018ba:	8ff9                	and	a5,a5,a4
 80018bc:	1a079b63          	bnez	a5,8001a72 <pvPortMalloc+0x1e4>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80018c0:	fcc42783          	lw	a5,-52(s0)
 80018c4:	c7b1                	beqz	a5,8001910 <pvPortMalloc+0x82>
			{
				xWantedSize += xHeapStructSize;
 80018c6:	47a1                	li	a5,8
 80018c8:	fcc42703          	lw	a4,-52(s0)
 80018cc:	97ba                	add	a5,a5,a4
 80018ce:	fcf42623          	sw	a5,-52(s0)

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80018d2:	fcc42783          	lw	a5,-52(s0)
 80018d6:	8b9d                	andi	a5,a5,7
 80018d8:	cf85                	beqz	a5,8001910 <pvPortMalloc+0x82>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80018da:	fcc42783          	lw	a5,-52(s0)
 80018de:	9be1                	andi	a5,a5,-8
 80018e0:	07a1                	addi	a5,a5,8
 80018e2:	fcf42623          	sw	a5,-52(s0)
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80018e6:	fcc42783          	lw	a5,-52(s0)
 80018ea:	8b9d                	andi	a5,a5,7
 80018ec:	c395                	beqz	a5,8001910 <pvPortMalloc+0x82>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80018ee:	081177b7          	lui	a5,0x8117
 80018f2:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80018f6:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 80018fa:	000207b7          	lui	a5,0x20
 80018fe:	fdf44703          	lbu	a4,-33(s0)
 8001902:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001906:	0001                	nop
    __RWMB();
 8001908:	0ff0000f          	fence
}
 800190c:	0001                	nop
 800190e:	a001                	j	800190e <pvPortMalloc+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001910:	fcc42783          	lw	a5,-52(s0)
 8001914:	14078f63          	beqz	a5,8001a72 <pvPortMalloc+0x1e4>
 8001918:	081197b7          	lui	a5,0x8119
 800191c:	f607a783          	lw	a5,-160(a5) # 8118f60 <xFreeBytesRemaining>
 8001920:	fcc42703          	lw	a4,-52(s0)
 8001924:	14e7e763          	bltu	a5,a4,8001a72 <pvPortMalloc+0x1e4>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001928:	081197b7          	lui	a5,0x8119
 800192c:	f5478793          	addi	a5,a5,-172 # 8118f54 <xStart>
 8001930:	fef42423          	sw	a5,-24(s0)
				pxBlock = xStart.pxNextFreeBlock;
 8001934:	081197b7          	lui	a5,0x8119
 8001938:	f5478793          	addi	a5,a5,-172 # 8118f54 <xStart>
 800193c:	439c                	lw	a5,0(a5)
 800193e:	fef42623          	sw	a5,-20(s0)
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001942:	a811                	j	8001956 <pvPortMalloc+0xc8>
				{
					pxPreviousBlock = pxBlock;
 8001944:	fec42783          	lw	a5,-20(s0)
 8001948:	fef42423          	sw	a5,-24(s0)
					pxBlock = pxBlock->pxNextFreeBlock;
 800194c:	fec42783          	lw	a5,-20(s0)
 8001950:	439c                	lw	a5,0(a5)
 8001952:	fef42623          	sw	a5,-20(s0)
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001956:	fec42783          	lw	a5,-20(s0)
 800195a:	43dc                	lw	a5,4(a5)
 800195c:	fcc42703          	lw	a4,-52(s0)
 8001960:	00e7f663          	bgeu	a5,a4,800196c <pvPortMalloc+0xde>
 8001964:	fec42783          	lw	a5,-20(s0)
 8001968:	439c                	lw	a5,0(a5)
 800196a:	ffe9                	bnez	a5,8001944 <pvPortMalloc+0xb6>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800196c:	081197b7          	lui	a5,0x8119
 8001970:	f5c7a783          	lw	a5,-164(a5) # 8118f5c <pxEnd>
 8001974:	fec42703          	lw	a4,-20(s0)
 8001978:	0ef70d63          	beq	a4,a5,8001a72 <pvPortMalloc+0x1e4>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800197c:	fe842783          	lw	a5,-24(s0)
 8001980:	4398                	lw	a4,0(a5)
 8001982:	47a1                	li	a5,8
 8001984:	97ba                	add	a5,a5,a4
 8001986:	fef42223          	sw	a5,-28(s0)

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800198a:	fec42783          	lw	a5,-20(s0)
 800198e:	4398                	lw	a4,0(a5)
 8001990:	fe842783          	lw	a5,-24(s0)
 8001994:	c398                	sw	a4,0(a5)

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001996:	fec42783          	lw	a5,-20(s0)
 800199a:	43d8                	lw	a4,4(a5)
 800199c:	fcc42783          	lw	a5,-52(s0)
 80019a0:	8f1d                	sub	a4,a4,a5
 80019a2:	47a1                	li	a5,8
 80019a4:	0786                	slli	a5,a5,0x1
 80019a6:	04e7ff63          	bgeu	a5,a4,8001a04 <pvPortMalloc+0x176>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80019aa:	fec42703          	lw	a4,-20(s0)
 80019ae:	fcc42783          	lw	a5,-52(s0)
 80019b2:	97ba                	add	a5,a5,a4
 80019b4:	fef42023          	sw	a5,-32(s0)
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80019b8:	fe042783          	lw	a5,-32(s0)
 80019bc:	8b9d                	andi	a5,a5,7
 80019be:	c395                	beqz	a5,80019e2 <pvPortMalloc+0x154>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80019c0:	081177b7          	lui	a5,0x8117
 80019c4:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80019c8:	fcf40f23          	sb	a5,-34(s0)
    ECLIC->MTH = mth;
 80019cc:	000207b7          	lui	a5,0x20
 80019d0:	fde44703          	lbu	a4,-34(s0)
 80019d4:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80019d8:	0001                	nop
    __RWMB();
 80019da:	0ff0000f          	fence
}
 80019de:	0001                	nop
 80019e0:	a001                	j	80019e0 <pvPortMalloc+0x152>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80019e2:	fec42783          	lw	a5,-20(s0)
 80019e6:	43d8                	lw	a4,4(a5)
 80019e8:	fcc42783          	lw	a5,-52(s0)
 80019ec:	8f1d                	sub	a4,a4,a5
 80019ee:	fe042783          	lw	a5,-32(s0)
 80019f2:	c3d8                	sw	a4,4(a5)
						pxBlock->xBlockSize = xWantedSize;
 80019f4:	fec42783          	lw	a5,-20(s0)
 80019f8:	fcc42703          	lw	a4,-52(s0)
 80019fc:	c3d8                	sw	a4,4(a5)

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80019fe:	fe042503          	lw	a0,-32(s0)
 8001a02:	2cc1                	jal	8001cd2 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a04:	081197b7          	lui	a5,0x8119
 8001a08:	f607a703          	lw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>
 8001a0c:	fec42783          	lw	a5,-20(s0)
 8001a10:	43dc                	lw	a5,4(a5)
 8001a12:	8f1d                	sub	a4,a4,a5
 8001a14:	081197b7          	lui	a5,0x8119
 8001a18:	f6e7a023          	sw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a1c:	081197b7          	lui	a5,0x8119
 8001a20:	f607a703          	lw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>
 8001a24:	081197b7          	lui	a5,0x8119
 8001a28:	f647a783          	lw	a5,-156(a5) # 8118f64 <xMinimumEverFreeBytesRemaining>
 8001a2c:	00f77a63          	bgeu	a4,a5,8001a40 <pvPortMalloc+0x1b2>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a30:	081197b7          	lui	a5,0x8119
 8001a34:	f607a703          	lw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>
 8001a38:	081197b7          	lui	a5,0x8119
 8001a3c:	f6e7a223          	sw	a4,-156(a5) # 8118f64 <xMinimumEverFreeBytesRemaining>
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a40:	fec42783          	lw	a5,-20(s0)
 8001a44:	43d8                	lw	a4,4(a5)
 8001a46:	081197b7          	lui	a5,0x8119
 8001a4a:	f707a783          	lw	a5,-144(a5) # 8118f70 <xBlockAllocatedBit>
 8001a4e:	8f5d                	or	a4,a4,a5
 8001a50:	fec42783          	lw	a5,-20(s0)
 8001a54:	c3d8                	sw	a4,4(a5)
					pxBlock->pxNextFreeBlock = NULL;
 8001a56:	fec42783          	lw	a5,-20(s0)
 8001a5a:	0007a023          	sw	zero,0(a5)
					xNumberOfSuccessfulAllocations++;
 8001a5e:	081197b7          	lui	a5,0x8119
 8001a62:	f687a783          	lw	a5,-152(a5) # 8118f68 <xNumberOfSuccessfulAllocations>
 8001a66:	00178713          	addi	a4,a5,1
 8001a6a:	081197b7          	lui	a5,0x8119
 8001a6e:	f6e7a423          	sw	a4,-152(a5) # 8118f68 <xNumberOfSuccessfulAllocations>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001a72:	41b010ef          	jal	ra,800368c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8001a76:	fe442783          	lw	a5,-28(s0)
 8001a7a:	e399                	bnez	a5,8001a80 <pvPortMalloc+0x1f2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8001a7c:	4ff080ef          	jal	ra,800a77a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a80:	fe442783          	lw	a5,-28(s0)
 8001a84:	8b9d                	andi	a5,a5,7
 8001a86:	c395                	beqz	a5,8001aaa <pvPortMalloc+0x21c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001a88:	081177b7          	lui	a5,0x8117
 8001a8c:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001a90:	fcf40ea3          	sb	a5,-35(s0)
    ECLIC->MTH = mth;
 8001a94:	000207b7          	lui	a5,0x20
 8001a98:	fdd44703          	lbu	a4,-35(s0)
 8001a9c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001aa0:	0001                	nop
    __RWMB();
 8001aa2:	0ff0000f          	fence
}
 8001aa6:	0001                	nop
 8001aa8:	a001                	j	8001aa8 <pvPortMalloc+0x21a>
	return pvReturn;
 8001aaa:	fe442783          	lw	a5,-28(s0)
}
 8001aae:	853e                	mv	a0,a5
 8001ab0:	50f2                	lw	ra,60(sp)
 8001ab2:	5462                	lw	s0,56(sp)
 8001ab4:	6121                	addi	sp,sp,64
 8001ab6:	8082                	ret

08001ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001ab8:	7179                	addi	sp,sp,-48
 8001aba:	d606                	sw	ra,44(sp)
 8001abc:	d422                	sw	s0,40(sp)
 8001abe:	1800                	addi	s0,sp,48
 8001ac0:	fca42e23          	sw	a0,-36(s0)
uint8_t *puc = ( uint8_t * ) pv;
 8001ac4:	fdc42783          	lw	a5,-36(s0)
 8001ac8:	fef42623          	sw	a5,-20(s0)
BlockLink_t *pxLink;

	if( pv != NULL )
 8001acc:	fdc42783          	lw	a5,-36(s0)
 8001ad0:	c3fd                	beqz	a5,8001bb6 <vPortFree+0xfe>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001ad2:	47a1                	li	a5,8
 8001ad4:	40f007b3          	neg	a5,a5
 8001ad8:	fec42703          	lw	a4,-20(s0)
 8001adc:	97ba                	add	a5,a5,a4
 8001ade:	fef42623          	sw	a5,-20(s0)

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001ae2:	fec42783          	lw	a5,-20(s0)
 8001ae6:	fef42423          	sw	a5,-24(s0)

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001aea:	fe842783          	lw	a5,-24(s0)
 8001aee:	43d8                	lw	a4,4(a5)
 8001af0:	081197b7          	lui	a5,0x8119
 8001af4:	f707a783          	lw	a5,-144(a5) # 8118f70 <xBlockAllocatedBit>
 8001af8:	8ff9                	and	a5,a5,a4
 8001afa:	e395                	bnez	a5,8001b1e <vPortFree+0x66>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001afc:	081177b7          	lui	a5,0x8117
 8001b00:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001b04:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8001b08:	000207b7          	lui	a5,0x20
 8001b0c:	fe744703          	lbu	a4,-25(s0)
 8001b10:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001b14:	0001                	nop
    __RWMB();
 8001b16:	0ff0000f          	fence
}
 8001b1a:	0001                	nop
 8001b1c:	a001                	j	8001b1c <vPortFree+0x64>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001b1e:	fe842783          	lw	a5,-24(s0)
 8001b22:	439c                	lw	a5,0(a5)
 8001b24:	c395                	beqz	a5,8001b48 <vPortFree+0x90>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001b26:	081177b7          	lui	a5,0x8117
 8001b2a:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001b2e:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 8001b32:	000207b7          	lui	a5,0x20
 8001b36:	fe644703          	lbu	a4,-26(s0)
 8001b3a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001b3e:	0001                	nop
    __RWMB();
 8001b40:	0ff0000f          	fence
}
 8001b44:	0001                	nop
 8001b46:	a001                	j	8001b46 <vPortFree+0x8e>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001b48:	fe842783          	lw	a5,-24(s0)
 8001b4c:	43d8                	lw	a4,4(a5)
 8001b4e:	081197b7          	lui	a5,0x8119
 8001b52:	f707a783          	lw	a5,-144(a5) # 8118f70 <xBlockAllocatedBit>
 8001b56:	8ff9                	and	a5,a5,a4
 8001b58:	cfb9                	beqz	a5,8001bb6 <vPortFree+0xfe>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001b5a:	fe842783          	lw	a5,-24(s0)
 8001b5e:	439c                	lw	a5,0(a5)
 8001b60:	ebb9                	bnez	a5,8001bb6 <vPortFree+0xfe>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001b62:	fe842783          	lw	a5,-24(s0)
 8001b66:	43d8                	lw	a4,4(a5)
 8001b68:	081197b7          	lui	a5,0x8119
 8001b6c:	f707a783          	lw	a5,-144(a5) # 8118f70 <xBlockAllocatedBit>
 8001b70:	fff7c793          	not	a5,a5
 8001b74:	8f7d                	and	a4,a4,a5
 8001b76:	fe842783          	lw	a5,-24(s0)
 8001b7a:	c3d8                	sw	a4,4(a5)

				vTaskSuspendAll();
 8001b7c:	2ef010ef          	jal	ra,800366a <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001b80:	fe842783          	lw	a5,-24(s0)
 8001b84:	43d8                	lw	a4,4(a5)
 8001b86:	081197b7          	lui	a5,0x8119
 8001b8a:	f607a783          	lw	a5,-160(a5) # 8118f60 <xFreeBytesRemaining>
 8001b8e:	973e                	add	a4,a4,a5
 8001b90:	081197b7          	lui	a5,0x8119
 8001b94:	f6e7a023          	sw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b98:	fe842503          	lw	a0,-24(s0)
 8001b9c:	2a1d                	jal	8001cd2 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8001b9e:	081197b7          	lui	a5,0x8119
 8001ba2:	f6c7a783          	lw	a5,-148(a5) # 8118f6c <xNumberOfSuccessfulFrees>
 8001ba6:	00178713          	addi	a4,a5,1
 8001baa:	081197b7          	lui	a5,0x8119
 8001bae:	f6e7a623          	sw	a4,-148(a5) # 8118f6c <xNumberOfSuccessfulFrees>
				}
				( void ) xTaskResumeAll();
 8001bb2:	2db010ef          	jal	ra,800368c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001bb6:	0001                	nop
 8001bb8:	50b2                	lw	ra,44(sp)
 8001bba:	5422                	lw	s0,40(sp)
 8001bbc:	6145                	addi	sp,sp,48
 8001bbe:	8082                	ret

08001bc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001bc0:	1101                	addi	sp,sp,-32
 8001bc2:	ce22                	sw	s0,28(sp)
 8001bc4:	1000                	addi	s0,sp,32
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001bc6:	67a1                	lui	a5,0x8
 8001bc8:	80078793          	addi	a5,a5,-2048 # 7800 <__HEAP_SIZE+0x7000>
 8001bcc:	fef42423          	sw	a5,-24(s0)

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001bd0:	081197b7          	lui	a5,0x8119
 8001bd4:	0e078793          	addi	a5,a5,224 # 81190e0 <ucHeap>
 8001bd8:	fef42623          	sw	a5,-20(s0)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001bdc:	fec42783          	lw	a5,-20(s0)
 8001be0:	8b9d                	andi	a5,a5,7
 8001be2:	c79d                	beqz	a5,8001c10 <prvHeapInit+0x50>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001be4:	fec42783          	lw	a5,-20(s0)
 8001be8:	079d                	addi	a5,a5,7
 8001bea:	fef42623          	sw	a5,-20(s0)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001bee:	fec42783          	lw	a5,-20(s0)
 8001bf2:	9be1                	andi	a5,a5,-8
 8001bf4:	fef42623          	sw	a5,-20(s0)
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001bf8:	fe842703          	lw	a4,-24(s0)
 8001bfc:	fec42783          	lw	a5,-20(s0)
 8001c00:	8f1d                	sub	a4,a4,a5
 8001c02:	081197b7          	lui	a5,0x8119
 8001c06:	0e078793          	addi	a5,a5,224 # 81190e0 <ucHeap>
 8001c0a:	97ba                	add	a5,a5,a4
 8001c0c:	fef42423          	sw	a5,-24(s0)
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001c10:	fec42783          	lw	a5,-20(s0)
 8001c14:	fef42223          	sw	a5,-28(s0)

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001c18:	081197b7          	lui	a5,0x8119
 8001c1c:	f5478793          	addi	a5,a5,-172 # 8118f54 <xStart>
 8001c20:	fe442703          	lw	a4,-28(s0)
 8001c24:	c398                	sw	a4,0(a5)
	xStart.xBlockSize = ( size_t ) 0;
 8001c26:	081197b7          	lui	a5,0x8119
 8001c2a:	f5478793          	addi	a5,a5,-172 # 8118f54 <xStart>
 8001c2e:	0007a223          	sw	zero,4(a5)

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001c32:	fe442783          	lw	a5,-28(s0)
 8001c36:	fe842703          	lw	a4,-24(s0)
 8001c3a:	97ba                	add	a5,a5,a4
 8001c3c:	fef42623          	sw	a5,-20(s0)
	uxAddress -= xHeapStructSize;
 8001c40:	47a1                	li	a5,8
 8001c42:	fec42703          	lw	a4,-20(s0)
 8001c46:	40f707b3          	sub	a5,a4,a5
 8001c4a:	fef42623          	sw	a5,-20(s0)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001c4e:	fec42783          	lw	a5,-20(s0)
 8001c52:	9be1                	andi	a5,a5,-8
 8001c54:	fef42623          	sw	a5,-20(s0)
	pxEnd = ( void * ) uxAddress;
 8001c58:	fec42703          	lw	a4,-20(s0)
 8001c5c:	081197b7          	lui	a5,0x8119
 8001c60:	f4e7ae23          	sw	a4,-164(a5) # 8118f5c <pxEnd>
	pxEnd->xBlockSize = 0;
 8001c64:	081197b7          	lui	a5,0x8119
 8001c68:	f5c7a783          	lw	a5,-164(a5) # 8118f5c <pxEnd>
 8001c6c:	0007a223          	sw	zero,4(a5)
	pxEnd->pxNextFreeBlock = NULL;
 8001c70:	081197b7          	lui	a5,0x8119
 8001c74:	f5c7a783          	lw	a5,-164(a5) # 8118f5c <pxEnd>
 8001c78:	0007a023          	sw	zero,0(a5)

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001c7c:	fe442783          	lw	a5,-28(s0)
 8001c80:	fef42023          	sw	a5,-32(s0)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001c84:	fe042783          	lw	a5,-32(s0)
 8001c88:	fec42703          	lw	a4,-20(s0)
 8001c8c:	8f1d                	sub	a4,a4,a5
 8001c8e:	fe042783          	lw	a5,-32(s0)
 8001c92:	c3d8                	sw	a4,4(a5)
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001c94:	081197b7          	lui	a5,0x8119
 8001c98:	f5c7a703          	lw	a4,-164(a5) # 8118f5c <pxEnd>
 8001c9c:	fe042783          	lw	a5,-32(s0)
 8001ca0:	c398                	sw	a4,0(a5)

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ca2:	fe042783          	lw	a5,-32(s0)
 8001ca6:	43d8                	lw	a4,4(a5)
 8001ca8:	081197b7          	lui	a5,0x8119
 8001cac:	f6e7a223          	sw	a4,-156(a5) # 8118f64 <xMinimumEverFreeBytesRemaining>
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001cb0:	fe042783          	lw	a5,-32(s0)
 8001cb4:	43d8                	lw	a4,4(a5)
 8001cb6:	081197b7          	lui	a5,0x8119
 8001cba:	f6e7a023          	sw	a4,-160(a5) # 8118f60 <xFreeBytesRemaining>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001cbe:	081197b7          	lui	a5,0x8119
 8001cc2:	80000737          	lui	a4,0x80000
 8001cc6:	f6e7a823          	sw	a4,-144(a5) # 8118f70 <xBlockAllocatedBit>
}
 8001cca:	0001                	nop
 8001ccc:	4472                	lw	s0,28(sp)
 8001cce:	6105                	addi	sp,sp,32
 8001cd0:	8082                	ret

08001cd2 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001cd2:	7179                	addi	sp,sp,-48
 8001cd4:	d622                	sw	s0,44(sp)
 8001cd6:	1800                	addi	s0,sp,48
 8001cd8:	fca42e23          	sw	a0,-36(s0)
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001cdc:	081197b7          	lui	a5,0x8119
 8001ce0:	f5478793          	addi	a5,a5,-172 # 8118f54 <xStart>
 8001ce4:	fef42623          	sw	a5,-20(s0)
 8001ce8:	a031                	j	8001cf4 <prvInsertBlockIntoFreeList+0x22>
 8001cea:	fec42783          	lw	a5,-20(s0)
 8001cee:	439c                	lw	a5,0(a5)
 8001cf0:	fef42623          	sw	a5,-20(s0)
 8001cf4:	fec42783          	lw	a5,-20(s0)
 8001cf8:	439c                	lw	a5,0(a5)
 8001cfa:	fdc42703          	lw	a4,-36(s0)
 8001cfe:	fee7e6e3          	bltu	a5,a4,8001cea <prvInsertBlockIntoFreeList+0x18>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001d02:	fec42783          	lw	a5,-20(s0)
 8001d06:	fef42423          	sw	a5,-24(s0)
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001d0a:	fec42783          	lw	a5,-20(s0)
 8001d0e:	43dc                	lw	a5,4(a5)
 8001d10:	fe842703          	lw	a4,-24(s0)
 8001d14:	97ba                	add	a5,a5,a4
 8001d16:	fdc42703          	lw	a4,-36(s0)
 8001d1a:	02f71063          	bne	a4,a5,8001d3a <prvInsertBlockIntoFreeList+0x68>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001d1e:	fec42783          	lw	a5,-20(s0)
 8001d22:	43d8                	lw	a4,4(a5)
 8001d24:	fdc42783          	lw	a5,-36(s0)
 8001d28:	43dc                	lw	a5,4(a5)
 8001d2a:	973e                	add	a4,a4,a5
 8001d2c:	fec42783          	lw	a5,-20(s0)
 8001d30:	c3d8                	sw	a4,4(a5)
		pxBlockToInsert = pxIterator;
 8001d32:	fec42783          	lw	a5,-20(s0)
 8001d36:	fcf42e23          	sw	a5,-36(s0)
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001d3a:	fdc42783          	lw	a5,-36(s0)
 8001d3e:	fef42423          	sw	a5,-24(s0)
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001d42:	fdc42783          	lw	a5,-36(s0)
 8001d46:	43dc                	lw	a5,4(a5)
 8001d48:	fe842703          	lw	a4,-24(s0)
 8001d4c:	973e                	add	a4,a4,a5
 8001d4e:	fec42783          	lw	a5,-20(s0)
 8001d52:	439c                	lw	a5,0(a5)
 8001d54:	04f71663          	bne	a4,a5,8001da0 <prvInsertBlockIntoFreeList+0xce>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001d58:	fec42783          	lw	a5,-20(s0)
 8001d5c:	4398                	lw	a4,0(a5)
 8001d5e:	081197b7          	lui	a5,0x8119
 8001d62:	f5c7a783          	lw	a5,-164(a5) # 8118f5c <pxEnd>
 8001d66:	02f70563          	beq	a4,a5,8001d90 <prvInsertBlockIntoFreeList+0xbe>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001d6a:	fdc42783          	lw	a5,-36(s0)
 8001d6e:	43d8                	lw	a4,4(a5)
 8001d70:	fec42783          	lw	a5,-20(s0)
 8001d74:	439c                	lw	a5,0(a5)
 8001d76:	43dc                	lw	a5,4(a5)
 8001d78:	973e                	add	a4,a4,a5
 8001d7a:	fdc42783          	lw	a5,-36(s0)
 8001d7e:	c3d8                	sw	a4,4(a5)
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001d80:	fec42783          	lw	a5,-20(s0)
 8001d84:	439c                	lw	a5,0(a5)
 8001d86:	4398                	lw	a4,0(a5)
 8001d88:	fdc42783          	lw	a5,-36(s0)
 8001d8c:	c398                	sw	a4,0(a5)
 8001d8e:	a839                	j	8001dac <prvInsertBlockIntoFreeList+0xda>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001d90:	081197b7          	lui	a5,0x8119
 8001d94:	f5c7a703          	lw	a4,-164(a5) # 8118f5c <pxEnd>
 8001d98:	fdc42783          	lw	a5,-36(s0)
 8001d9c:	c398                	sw	a4,0(a5)
 8001d9e:	a039                	j	8001dac <prvInsertBlockIntoFreeList+0xda>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001da0:	fec42783          	lw	a5,-20(s0)
 8001da4:	4398                	lw	a4,0(a5)
 8001da6:	fdc42783          	lw	a5,-36(s0)
 8001daa:	c398                	sw	a4,0(a5)

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001dac:	fec42703          	lw	a4,-20(s0)
 8001db0:	fdc42783          	lw	a5,-36(s0)
 8001db4:	00f70763          	beq	a4,a5,8001dc2 <prvInsertBlockIntoFreeList+0xf0>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001db8:	fec42783          	lw	a5,-20(s0)
 8001dbc:	fdc42703          	lw	a4,-36(s0)
 8001dc0:	c398                	sw	a4,0(a5)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001dc2:	0001                	nop
 8001dc4:	5432                	lw	s0,44(sp)
 8001dc6:	6145                	addi	sp,sp,48
 8001dc8:	8082                	ret

08001dca <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001dca:	715d                	addi	sp,sp,-80
 8001dcc:	c686                	sw	ra,76(sp)
 8001dce:	c4a2                	sw	s0,72(sp)
 8001dd0:	0880                	addi	s0,sp,80
 8001dd2:	faa42e23          	sw	a0,-68(s0)
 8001dd6:	fab42c23          	sw	a1,-72(s0)
Queue_t * const pxQueue = xQueue;
 8001dda:	fbc42783          	lw	a5,-68(s0)
 8001dde:	fef42623          	sw	a5,-20(s0)

	configASSERT( pxQueue );
 8001de2:	fec42783          	lw	a5,-20(s0)
 8001de6:	e395                	bnez	a5,8001e0a <xQueueGenericReset+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001de8:	081177b7          	lui	a5,0x8117
 8001dec:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001df0:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8001df4:	000207b7          	lui	a5,0x20
 8001df8:	feb44703          	lbu	a4,-21(s0)
 8001dfc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001e00:	0001                	nop
    __RWMB();
 8001e02:	0ff0000f          	fence
}
 8001e06:	0001                	nop
 8001e08:	a001                	j	8001e08 <xQueueGenericReset+0x3e>

	taskENTER_CRITICAL();
 8001e0a:	ee9fe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e0e:	fec42783          	lw	a5,-20(s0)
 8001e12:	4398                	lw	a4,0(a5)
 8001e14:	fec42783          	lw	a5,-20(s0)
 8001e18:	43f4                	lw	a3,68(a5)
 8001e1a:	fec42783          	lw	a5,-20(s0)
 8001e1e:	47bc                	lw	a5,72(a5)
 8001e20:	02f687b3          	mul	a5,a3,a5
 8001e24:	973e                	add	a4,a4,a5
 8001e26:	fec42783          	lw	a5,-20(s0)
 8001e2a:	c798                	sw	a4,8(a5)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e2c:	fec42783          	lw	a5,-20(s0)
 8001e30:	0407a023          	sw	zero,64(a5)
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e34:	fec42783          	lw	a5,-20(s0)
 8001e38:	4398                	lw	a4,0(a5)
 8001e3a:	fec42783          	lw	a5,-20(s0)
 8001e3e:	c3d8                	sw	a4,4(a5)
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e40:	fec42783          	lw	a5,-20(s0)
 8001e44:	4398                	lw	a4,0(a5)
 8001e46:	fec42783          	lw	a5,-20(s0)
 8001e4a:	43fc                	lw	a5,68(a5)
 8001e4c:	fff78693          	addi	a3,a5,-1
 8001e50:	fec42783          	lw	a5,-20(s0)
 8001e54:	47bc                	lw	a5,72(a5)
 8001e56:	02f687b3          	mul	a5,a3,a5
 8001e5a:	973e                	add	a4,a4,a5
 8001e5c:	fec42783          	lw	a5,-20(s0)
 8001e60:	c7d8                	sw	a4,12(a5)
		pxQueue->cRxLock = queueUNLOCKED;
 8001e62:	fec42783          	lw	a5,-20(s0)
 8001e66:	577d                	li	a4,-1
 8001e68:	04e78623          	sb	a4,76(a5)
		pxQueue->cTxLock = queueUNLOCKED;
 8001e6c:	fec42783          	lw	a5,-20(s0)
 8001e70:	577d                	li	a4,-1
 8001e72:	04e786a3          	sb	a4,77(a5)

		if( xNewQueue == pdFALSE )
 8001e76:	fb842783          	lw	a5,-72(s0)
 8001e7a:	efc1                	bnez	a5,8001f12 <xQueueGenericReset+0x148>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e7c:	fec42783          	lw	a5,-20(s0)
 8001e80:	4b9c                	lw	a5,16(a5)
 8001e82:	c7cd                	beqz	a5,8001f2c <xQueueGenericReset+0x162>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e84:	fec42783          	lw	a5,-20(s0)
 8001e88:	07c1                	addi	a5,a5,16
 8001e8a:	853e                	mv	a0,a5
 8001e8c:	6d5010ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 8001e90:	87aa                	mv	a5,a0
 8001e92:	cfc9                	beqz	a5,8001f2c <xQueueGenericReset+0x162>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8001e94:	f14027f3          	csrr	a5,mhartid
 8001e98:	fef42223          	sw	a5,-28(s0)
 8001e9c:	fe442783          	lw	a5,-28(s0)
 8001ea0:	0ff7f793          	zext.b	a5,a5
 8001ea4:	fef42023          	sw	a5,-32(s0)
    return id;
 8001ea8:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8001eac:	fcf42e23          	sw	a5,-36(s0)
 8001eb0:	fdc42783          	lw	a5,-36(s0)
 8001eb4:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8001eb8:	fd842783          	lw	a5,-40(s0)
 8001ebc:	e385                	bnez	a5,8001edc <xQueueGenericReset+0x112>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8001ebe:	00030737          	lui	a4,0x30
 8001ec2:	6785                	lui	a5,0x1
 8001ec4:	97ba                	add	a5,a5,a4
 8001ec6:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8001eca:	000306b7          	lui	a3,0x30
 8001ece:	0017e713          	ori	a4,a5,1
 8001ed2:	6785                	lui	a5,0x1
 8001ed4:	97b6                	add	a5,a5,a3
 8001ed6:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8001eda:	a03d                	j	8001f08 <xQueueGenericReset+0x13e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8001edc:	fd842783          	lw	a5,-40(s0)
 8001ee0:	00279713          	slli	a4,a5,0x2
 8001ee4:	000317b7          	lui	a5,0x31
 8001ee8:	97ba                	add	a5,a5,a4
 8001eea:	fcf42a23          	sw	a5,-44(s0)
 8001eee:	fd442783          	lw	a5,-44(s0)
 8001ef2:	fcf42823          	sw	a5,-48(s0)
 8001ef6:	4785                	li	a5,1
 8001ef8:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001efc:	fcc42783          	lw	a5,-52(s0)
 8001f00:	fd042703          	lw	a4,-48(s0)
 8001f04:	c31c                	sw	a5,0(a4)
}
 8001f06:	0001                	nop
}
 8001f08:	0001                	nop
}
 8001f0a:	0001                	nop
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001f0c:	0ff0000f          	fence
 8001f10:	a831                	j	8001f2c <xQueueGenericReset+0x162>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001f12:	fec42783          	lw	a5,-20(s0)
 8001f16:	07c1                	addi	a5,a5,16
 8001f18:	853e                	mv	a0,a5
 8001f1a:	d7afe0ef          	jal	ra,8000494 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001f1e:	fec42783          	lw	a5,-20(s0)
 8001f22:	02878793          	addi	a5,a5,40 # 31028 <__HEAP_SIZE+0x30828>
 8001f26:	853e                	mv	a0,a5
 8001f28:	d6cfe0ef          	jal	ra,8000494 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001f2c:	e51fe0ef          	jal	ra,8000d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001f30:	4785                	li	a5,1
}
 8001f32:	853e                	mv	a0,a5
 8001f34:	40b6                	lw	ra,76(sp)
 8001f36:	4426                	lw	s0,72(sp)
 8001f38:	6161                	addi	sp,sp,80
 8001f3a:	8082                	ret

08001f3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001f3c:	7179                	addi	sp,sp,-48
 8001f3e:	d606                	sw	ra,44(sp)
 8001f40:	d422                	sw	s0,40(sp)
 8001f42:	1800                	addi	s0,sp,48
 8001f44:	fca42e23          	sw	a0,-36(s0)
 8001f48:	fcb42c23          	sw	a1,-40(s0)
 8001f4c:	87b2                	mv	a5,a2
 8001f4e:	fcf40ba3          	sb	a5,-41(s0)
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001f52:	fdc42783          	lw	a5,-36(s0)
 8001f56:	e395                	bnez	a5,8001f7a <xQueueGenericCreate+0x3e>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001f58:	081177b7          	lui	a5,0x8117
 8001f5c:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8001f60:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 8001f64:	000207b7          	lui	a5,0x20
 8001f68:	fe344703          	lbu	a4,-29(s0)
 8001f6c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001f70:	0001                	nop
    __RWMB();
 8001f72:	0ff0000f          	fence
}
 8001f76:	0001                	nop
 8001f78:	a001                	j	8001f78 <xQueueGenericCreate+0x3c>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f7a:	fdc42703          	lw	a4,-36(s0)
 8001f7e:	fd842783          	lw	a5,-40(s0)
 8001f82:	02f707b3          	mul	a5,a4,a5
 8001f86:	fef42623          	sw	a5,-20(s0)
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001f8a:	fec42783          	lw	a5,-20(s0)
 8001f8e:	05078793          	addi	a5,a5,80
 8001f92:	853e                	mv	a0,a5
 8001f94:	38ed                	jal	800188e <pvPortMalloc>
 8001f96:	fea42423          	sw	a0,-24(s0)

		if( pxNewQueue != NULL )
 8001f9a:	fe842783          	lw	a5,-24(s0)
 8001f9e:	c79d                	beqz	a5,8001fcc <xQueueGenericCreate+0x90>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001fa0:	fe842783          	lw	a5,-24(s0)
 8001fa4:	fef42223          	sw	a5,-28(s0)
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001fa8:	fe442783          	lw	a5,-28(s0)
 8001fac:	05078793          	addi	a5,a5,80
 8001fb0:	fef42223          	sw	a5,-28(s0)
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001fb4:	fd744783          	lbu	a5,-41(s0)
 8001fb8:	fe842703          	lw	a4,-24(s0)
 8001fbc:	86be                	mv	a3,a5
 8001fbe:	fe442603          	lw	a2,-28(s0)
 8001fc2:	fd842583          	lw	a1,-40(s0)
 8001fc6:	fdc42503          	lw	a0,-36(s0)
 8001fca:	2801                	jal	8001fda <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001fcc:	fe842783          	lw	a5,-24(s0)
	}
 8001fd0:	853e                	mv	a0,a5
 8001fd2:	50b2                	lw	ra,44(sp)
 8001fd4:	5422                	lw	s0,40(sp)
 8001fd6:	6145                	addi	sp,sp,48
 8001fd8:	8082                	ret

08001fda <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001fda:	7179                	addi	sp,sp,-48
 8001fdc:	d606                	sw	ra,44(sp)
 8001fde:	d422                	sw	s0,40(sp)
 8001fe0:	1800                	addi	s0,sp,48
 8001fe2:	fea42623          	sw	a0,-20(s0)
 8001fe6:	feb42423          	sw	a1,-24(s0)
 8001fea:	fec42223          	sw	a2,-28(s0)
 8001fee:	87b6                	mv	a5,a3
 8001ff0:	fce42e23          	sw	a4,-36(s0)
 8001ff4:	fef401a3          	sb	a5,-29(s0)
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001ff8:	fe842783          	lw	a5,-24(s0)
 8001ffc:	e799                	bnez	a5,800200a <prvInitialiseNewQueue+0x30>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001ffe:	fdc42783          	lw	a5,-36(s0)
 8002002:	fdc42703          	lw	a4,-36(s0)
 8002006:	c398                	sw	a4,0(a5)
 8002008:	a031                	j	8002014 <prvInitialiseNewQueue+0x3a>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800200a:	fdc42783          	lw	a5,-36(s0)
 800200e:	fe442703          	lw	a4,-28(s0)
 8002012:	c398                	sw	a4,0(a5)
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002014:	fdc42783          	lw	a5,-36(s0)
 8002018:	fec42703          	lw	a4,-20(s0)
 800201c:	c3f8                	sw	a4,68(a5)
	pxNewQueue->uxItemSize = uxItemSize;
 800201e:	fdc42783          	lw	a5,-36(s0)
 8002022:	fe842703          	lw	a4,-24(s0)
 8002026:	c7b8                	sw	a4,72(a5)
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002028:	4585                	li	a1,1
 800202a:	fdc42503          	lw	a0,-36(s0)
 800202e:	3b71                	jal	8001dca <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002030:	0001                	nop
 8002032:	50b2                	lw	ra,44(sp)
 8002034:	5422                	lw	s0,40(sp)
 8002036:	6145                	addi	sp,sp,48
 8002038:	8082                	ret

0800203a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800203a:	1101                	addi	sp,sp,-32
 800203c:	ce06                	sw	ra,28(sp)
 800203e:	cc22                	sw	s0,24(sp)
 8002040:	1000                	addi	s0,sp,32
 8002042:	fea42623          	sw	a0,-20(s0)
		if( pxNewQueue != NULL )
 8002046:	fec42783          	lw	a5,-20(s0)
 800204a:	c785                	beqz	a5,8002072 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800204c:	fec42783          	lw	a5,-20(s0)
 8002050:	0007a423          	sw	zero,8(a5)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002054:	fec42783          	lw	a5,-20(s0)
 8002058:	0007a023          	sw	zero,0(a5)

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800205c:	fec42783          	lw	a5,-20(s0)
 8002060:	0007a623          	sw	zero,12(a5)

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002064:	4701                	li	a4,0
 8002066:	4601                	li	a2,0
 8002068:	4681                	li	a3,0
 800206a:	4581                	li	a1,0
 800206c:	fec42503          	lw	a0,-20(s0)
 8002070:	20b1                	jal	80020bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002072:	0001                	nop
 8002074:	40f2                	lw	ra,28(sp)
 8002076:	4462                	lw	s0,24(sp)
 8002078:	6105                	addi	sp,sp,32
 800207a:	8082                	ret

0800207c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800207c:	7179                	addi	sp,sp,-48
 800207e:	d606                	sw	ra,44(sp)
 8002080:	d422                	sw	s0,40(sp)
 8002082:	1800                	addi	s0,sp,48
 8002084:	87aa                	mv	a5,a0
 8002086:	fcf40fa3          	sb	a5,-33(s0)
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800208a:	4785                	li	a5,1
 800208c:	fef42623          	sw	a5,-20(s0)
 8002090:	fe042423          	sw	zero,-24(s0)

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002094:	fdf44783          	lbu	a5,-33(s0)
 8002098:	863e                	mv	a2,a5
 800209a:	fe842583          	lw	a1,-24(s0)
 800209e:	fec42503          	lw	a0,-20(s0)
 80020a2:	3d69                	jal	8001f3c <xQueueGenericCreate>
 80020a4:	fea42223          	sw	a0,-28(s0)
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80020a8:	fe442503          	lw	a0,-28(s0)
 80020ac:	3779                	jal	800203a <prvInitialiseMutex>

		return xNewQueue;
 80020ae:	fe442783          	lw	a5,-28(s0)
	}
 80020b2:	853e                	mv	a0,a5
 80020b4:	50b2                	lw	ra,44(sp)
 80020b6:	5422                	lw	s0,40(sp)
 80020b8:	6145                	addi	sp,sp,48
 80020ba:	8082                	ret

080020bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80020bc:	7171                	addi	sp,sp,-176
 80020be:	d706                	sw	ra,172(sp)
 80020c0:	d522                	sw	s0,168(sp)
 80020c2:	1900                	addi	s0,sp,176
 80020c4:	f6a42623          	sw	a0,-148(s0)
 80020c8:	f6b42423          	sw	a1,-152(s0)
 80020cc:	f6c42023          	sw	a2,-160(s0)
 80020d0:	f6d42223          	sw	a3,-156(s0)
 80020d4:	f4e42e23          	sw	a4,-164(s0)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80020d8:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80020dc:	f6c42783          	lw	a5,-148(s0)
 80020e0:	fef42423          	sw	a5,-24(s0)

	configASSERT( pxQueue );
 80020e4:	fe842783          	lw	a5,-24(s0)
 80020e8:	e395                	bnez	a5,800210c <xQueueGenericSend+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80020ea:	081177b7          	lui	a5,0x8117
 80020ee:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80020f2:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 80020f6:	000207b7          	lui	a5,0x20
 80020fa:	fe344703          	lbu	a4,-29(s0)
 80020fe:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002102:	0001                	nop
    __RWMB();
 8002104:	0ff0000f          	fence
}
 8002108:	0001                	nop
 800210a:	a001                	j	800210a <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800210c:	f6842783          	lw	a5,-152(s0)
 8002110:	e789                	bnez	a5,800211a <xQueueGenericSend+0x5e>
 8002112:	fe842783          	lw	a5,-24(s0)
 8002116:	47bc                	lw	a5,72(a5)
 8002118:	e399                	bnez	a5,800211e <xQueueGenericSend+0x62>
 800211a:	4785                	li	a5,1
 800211c:	a011                	j	8002120 <xQueueGenericSend+0x64>
 800211e:	4781                	li	a5,0
 8002120:	e395                	bnez	a5,8002144 <xQueueGenericSend+0x88>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002122:	081177b7          	lui	a5,0x8117
 8002126:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800212a:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 800212e:	000207b7          	lui	a5,0x20
 8002132:	fe244703          	lbu	a4,-30(s0)
 8002136:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800213a:	0001                	nop
    __RWMB();
 800213c:	0ff0000f          	fence
}
 8002140:	0001                	nop
 8002142:	a001                	j	8002142 <xQueueGenericSend+0x86>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002144:	f5c42703          	lw	a4,-164(s0)
 8002148:	4789                	li	a5,2
 800214a:	00f71863          	bne	a4,a5,800215a <xQueueGenericSend+0x9e>
 800214e:	fe842783          	lw	a5,-24(s0)
 8002152:	43f8                	lw	a4,68(a5)
 8002154:	4785                	li	a5,1
 8002156:	00f71463          	bne	a4,a5,800215e <xQueueGenericSend+0xa2>
 800215a:	4785                	li	a5,1
 800215c:	a011                	j	8002160 <xQueueGenericSend+0xa4>
 800215e:	4781                	li	a5,0
 8002160:	e395                	bnez	a5,8002184 <xQueueGenericSend+0xc8>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002162:	081177b7          	lui	a5,0x8117
 8002166:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800216a:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 800216e:	000207b7          	lui	a5,0x20
 8002172:	fe144703          	lbu	a4,-31(s0)
 8002176:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800217a:	0001                	nop
    __RWMB();
 800217c:	0ff0000f          	fence
}
 8002180:	0001                	nop
 8002182:	a001                	j	8002182 <xQueueGenericSend+0xc6>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002184:	04a020ef          	jal	ra,80041ce <xTaskGetSchedulerState>
 8002188:	87aa                	mv	a5,a0
 800218a:	eb81                	bnez	a5,800219a <xQueueGenericSend+0xde>
 800218c:	f6042603          	lw	a2,-160(s0)
 8002190:	f6442683          	lw	a3,-156(s0)
 8002194:	87b2                	mv	a5,a2
 8002196:	8fd5                	or	a5,a5,a3
 8002198:	e399                	bnez	a5,800219e <xQueueGenericSend+0xe2>
 800219a:	4785                	li	a5,1
 800219c:	a011                	j	80021a0 <xQueueGenericSend+0xe4>
 800219e:	4781                	li	a5,0
 80021a0:	e395                	bnez	a5,80021c4 <xQueueGenericSend+0x108>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80021a2:	081177b7          	lui	a5,0x8117
 80021a6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80021aa:	fef40023          	sb	a5,-32(s0)
    ECLIC->MTH = mth;
 80021ae:	000207b7          	lui	a5,0x20
 80021b2:	fe044703          	lbu	a4,-32(s0)
 80021b6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80021ba:	0001                	nop
    __RWMB();
 80021bc:	0ff0000f          	fence
}
 80021c0:	0001                	nop
 80021c2:	a001                	j	80021c2 <xQueueGenericSend+0x106>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80021c4:	b2ffe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80021c8:	fe842783          	lw	a5,-24(s0)
 80021cc:	43b8                	lw	a4,64(a5)
 80021ce:	fe842783          	lw	a5,-24(s0)
 80021d2:	43fc                	lw	a5,68(a5)
 80021d4:	00f76763          	bltu	a4,a5,80021e2 <xQueueGenericSend+0x126>
 80021d8:	f5c42703          	lw	a4,-164(s0)
 80021dc:	4789                	li	a5,2
 80021de:	12f71e63          	bne	a4,a5,800231a <xQueueGenericSend+0x25e>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80021e2:	f5c42603          	lw	a2,-164(s0)
 80021e6:	f6842583          	lw	a1,-152(s0)
 80021ea:	fe842503          	lw	a0,-24(s0)
 80021ee:	2dd000ef          	jal	ra,8002cca <prvCopyDataToQueue>
 80021f2:	fea42223          	sw	a0,-28(s0)

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021f6:	fe842783          	lw	a5,-24(s0)
 80021fa:	579c                	lw	a5,40(a5)
 80021fc:	cbd1                	beqz	a5,8002290 <xQueueGenericSend+0x1d4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021fe:	fe842783          	lw	a5,-24(s0)
 8002202:	02878793          	addi	a5,a5,40
 8002206:	853e                	mv	a0,a5
 8002208:	359010ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 800220c:	87aa                	mv	a5,a0
 800220e:	10078263          	beqz	a5,8002312 <xQueueGenericSend+0x256>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002212:	f14027f3          	csrr	a5,mhartid
 8002216:	fcf42e23          	sw	a5,-36(s0)
 800221a:	fdc42783          	lw	a5,-36(s0)
 800221e:	0ff7f793          	zext.b	a5,a5
 8002222:	fcf42c23          	sw	a5,-40(s0)
    return id;
 8002226:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 800222a:	fcf42a23          	sw	a5,-44(s0)
 800222e:	fd442783          	lw	a5,-44(s0)
 8002232:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 8002236:	fd042783          	lw	a5,-48(s0)
 800223a:	e385                	bnez	a5,800225a <xQueueGenericSend+0x19e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 800223c:	00030737          	lui	a4,0x30
 8002240:	6785                	lui	a5,0x1
 8002242:	97ba                	add	a5,a5,a4
 8002244:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002248:	000306b7          	lui	a3,0x30
 800224c:	0017e713          	ori	a4,a5,1
 8002250:	6785                	lui	a5,0x1
 8002252:	97b6                	add	a5,a5,a3
 8002254:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002258:	a03d                	j	8002286 <xQueueGenericSend+0x1ca>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800225a:	fd042783          	lw	a5,-48(s0)
 800225e:	00279713          	slli	a4,a5,0x2
 8002262:	000317b7          	lui	a5,0x31
 8002266:	97ba                	add	a5,a5,a4
 8002268:	fcf42623          	sw	a5,-52(s0)
 800226c:	fcc42783          	lw	a5,-52(s0)
 8002270:	fcf42423          	sw	a5,-56(s0)
 8002274:	4785                	li	a5,1
 8002276:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800227a:	fc442783          	lw	a5,-60(s0)
 800227e:	fc842703          	lw	a4,-56(s0)
 8002282:	c31c                	sw	a5,0(a4)
}
 8002284:	0001                	nop
}
 8002286:	0001                	nop
}
 8002288:	0001                	nop
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800228a:	0ff0000f          	fence
 800228e:	a051                	j	8002312 <xQueueGenericSend+0x256>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002290:	fe442783          	lw	a5,-28(s0)
 8002294:	cfbd                	beqz	a5,8002312 <xQueueGenericSend+0x256>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002296:	f14027f3          	csrr	a5,mhartid
 800229a:	fcf42023          	sw	a5,-64(s0)
 800229e:	fc042783          	lw	a5,-64(s0)
 80022a2:	0ff7f793          	zext.b	a5,a5
 80022a6:	faf42e23          	sw	a5,-68(s0)
    return id;
 80022aa:	fbc42783          	lw	a5,-68(s0)
    unsigned long hartid = __get_hart_id();
 80022ae:	faf42c23          	sw	a5,-72(s0)
 80022b2:	fb842783          	lw	a5,-72(s0)
 80022b6:	faf42a23          	sw	a5,-76(s0)
    if (hartid == 0) {
 80022ba:	fb442783          	lw	a5,-76(s0)
 80022be:	e385                	bnez	a5,80022de <xQueueGenericSend+0x222>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80022c0:	00030737          	lui	a4,0x30
 80022c4:	6785                	lui	a5,0x1
 80022c6:	97ba                	add	a5,a5,a4
 80022c8:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80022cc:	000306b7          	lui	a3,0x30
 80022d0:	0017e713          	ori	a4,a5,1
 80022d4:	6785                	lui	a5,0x1
 80022d6:	97b6                	add	a5,a5,a3
 80022d8:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80022dc:	a03d                	j	800230a <xQueueGenericSend+0x24e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80022de:	fb442783          	lw	a5,-76(s0)
 80022e2:	00279713          	slli	a4,a5,0x2
 80022e6:	000317b7          	lui	a5,0x31
 80022ea:	97ba                	add	a5,a5,a4
 80022ec:	faf42823          	sw	a5,-80(s0)
 80022f0:	fb042783          	lw	a5,-80(s0)
 80022f4:	faf42623          	sw	a5,-84(s0)
 80022f8:	4785                	li	a5,1
 80022fa:	faf42423          	sw	a5,-88(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80022fe:	fa842783          	lw	a5,-88(s0)
 8002302:	fac42703          	lw	a4,-84(s0)
 8002306:	c31c                	sw	a5,0(a4)
}
 8002308:	0001                	nop
}
 800230a:	0001                	nop
}
 800230c:	0001                	nop
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800230e:	0ff0000f          	fence
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002312:	a6bfe0ef          	jal	ra,8000d7c <vPortExitCritical>
				return pdPASS;
 8002316:	4785                	li	a5,1
 8002318:	aaa1                	j	8002470 <xQueueGenericSend+0x3b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800231a:	f6042603          	lw	a2,-160(s0)
 800231e:	f6442683          	lw	a3,-156(s0)
 8002322:	87b2                	mv	a5,a2
 8002324:	8fd5                	or	a5,a5,a3
 8002326:	e789                	bnez	a5,8002330 <xQueueGenericSend+0x274>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002328:	a55fe0ef          	jal	ra,8000d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800232c:	4781                	li	a5,0
 800232e:	a289                	j	8002470 <xQueueGenericSend+0x3b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002330:	fec42783          	lw	a5,-20(s0)
 8002334:	eb89                	bnez	a5,8002346 <xQueueGenericSend+0x28a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002336:	f7840793          	addi	a5,s0,-136
 800233a:	853e                	mv	a0,a5
 800233c:	31d010ef          	jal	ra,8003e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002340:	4785                	li	a5,1
 8002342:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002346:	a37fe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800234a:	320010ef          	jal	ra,800366a <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800234e:	9a5fe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
 8002352:	fe842783          	lw	a5,-24(s0)
 8002356:	04c7c783          	lbu	a5,76(a5) # 3104c <__HEAP_SIZE+0x3084c>
 800235a:	07e2                	slli	a5,a5,0x18
 800235c:	87e1                	srai	a5,a5,0x18
 800235e:	577d                	li	a4,-1
 8002360:	00e79663          	bne	a5,a4,800236c <xQueueGenericSend+0x2b0>
 8002364:	fe842783          	lw	a5,-24(s0)
 8002368:	04078623          	sb	zero,76(a5)
 800236c:	fe842783          	lw	a5,-24(s0)
 8002370:	04d7c783          	lbu	a5,77(a5)
 8002374:	07e2                	slli	a5,a5,0x18
 8002376:	87e1                	srai	a5,a5,0x18
 8002378:	577d                	li	a4,-1
 800237a:	00e79663          	bne	a5,a4,8002386 <xQueueGenericSend+0x2ca>
 800237e:	fe842783          	lw	a5,-24(s0)
 8002382:	040786a3          	sb	zero,77(a5)
 8002386:	9f7fe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800238a:	f6040713          	addi	a4,s0,-160
 800238e:	f7840793          	addi	a5,s0,-136
 8002392:	85ba                	mv	a1,a4
 8002394:	853e                	mv	a0,a5
 8002396:	2f7010ef          	jal	ra,8003e8c <xTaskCheckForTimeOut>
 800239a:	87aa                	mv	a5,a0
 800239c:	e3f9                	bnez	a5,8002462 <xQueueGenericSend+0x3a6>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800239e:	fe842503          	lw	a0,-24(s0)
 80023a2:	3bf000ef          	jal	ra,8002f60 <prvIsQueueFull>
 80023a6:	87aa                	mv	a5,a0
 80023a8:	c7d5                	beqz	a5,8002454 <xQueueGenericSend+0x398>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80023aa:	fe842783          	lw	a5,-24(s0)
 80023ae:	01078693          	addi	a3,a5,16
 80023b2:	f6042703          	lw	a4,-160(s0)
 80023b6:	f6442783          	lw	a5,-156(s0)
 80023ba:	85ba                	mv	a1,a4
 80023bc:	863e                	mv	a2,a5
 80023be:	8536                	mv	a0,a3
 80023c0:	0b5010ef          	jal	ra,8003c74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80023c4:	fe842503          	lw	a0,-24(s0)
 80023c8:	297000ef          	jal	ra,8002e5e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80023cc:	2c0010ef          	jal	ra,800368c <xTaskResumeAll>
 80023d0:	87aa                	mv	a5,a0
 80023d2:	de0799e3          	bnez	a5,80021c4 <xQueueGenericSend+0x108>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80023d6:	f14027f3          	csrr	a5,mhartid
 80023da:	faf42223          	sw	a5,-92(s0)
 80023de:	fa442783          	lw	a5,-92(s0)
 80023e2:	0ff7f793          	zext.b	a5,a5
 80023e6:	faf42023          	sw	a5,-96(s0)
    return id;
 80023ea:	fa042783          	lw	a5,-96(s0)
    unsigned long hartid = __get_hart_id();
 80023ee:	f8f42e23          	sw	a5,-100(s0)
 80023f2:	f9c42783          	lw	a5,-100(s0)
 80023f6:	f8f42c23          	sw	a5,-104(s0)
    if (hartid == 0) {
 80023fa:	f9842783          	lw	a5,-104(s0)
 80023fe:	e385                	bnez	a5,800241e <xQueueGenericSend+0x362>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002400:	00030737          	lui	a4,0x30
 8002404:	6785                	lui	a5,0x1
 8002406:	97ba                	add	a5,a5,a4
 8002408:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800240c:	000306b7          	lui	a3,0x30
 8002410:	0017e713          	ori	a4,a5,1
 8002414:	6785                	lui	a5,0x1
 8002416:	97b6                	add	a5,a5,a3
 8002418:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800241c:	a03d                	j	800244a <xQueueGenericSend+0x38e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800241e:	f9842783          	lw	a5,-104(s0)
 8002422:	00279713          	slli	a4,a5,0x2
 8002426:	000317b7          	lui	a5,0x31
 800242a:	97ba                	add	a5,a5,a4
 800242c:	f8f42a23          	sw	a5,-108(s0)
 8002430:	f9442783          	lw	a5,-108(s0)
 8002434:	f8f42823          	sw	a5,-112(s0)
 8002438:	4785                	li	a5,1
 800243a:	f8f42623          	sw	a5,-116(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800243e:	f8c42783          	lw	a5,-116(s0)
 8002442:	f9042703          	lw	a4,-112(s0)
 8002446:	c31c                	sw	a5,0(a4)
}
 8002448:	0001                	nop
}
 800244a:	0001                	nop
}
 800244c:	0001                	nop
				{
					portYIELD_WITHIN_API();
 800244e:	0ff0000f          	fence
 8002452:	bb8d                	j	80021c4 <xQueueGenericSend+0x108>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002454:	fe842503          	lw	a0,-24(s0)
 8002458:	207000ef          	jal	ra,8002e5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800245c:	230010ef          	jal	ra,800368c <xTaskResumeAll>
 8002460:	b395                	j	80021c4 <xQueueGenericSend+0x108>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002462:	fe842503          	lw	a0,-24(s0)
 8002466:	1f9000ef          	jal	ra,8002e5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800246a:	222010ef          	jal	ra,800368c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800246e:	4781                	li	a5,0
		}
	} /*lint -restore */
}
 8002470:	853e                	mv	a0,a5
 8002472:	50ba                	lw	ra,172(sp)
 8002474:	542a                	lw	s0,168(sp)
 8002476:	614d                	addi	sp,sp,176
 8002478:	8082                	ret

0800247a <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800247a:	7139                	addi	sp,sp,-64
 800247c:	de06                	sw	ra,60(sp)
 800247e:	dc22                	sw	s0,56(sp)
 8002480:	0080                	addi	s0,sp,64
 8002482:	fca42623          	sw	a0,-52(s0)
 8002486:	fcb42423          	sw	a1,-56(s0)
 800248a:	fcc42223          	sw	a2,-60(s0)
 800248e:	fcd42023          	sw	a3,-64(s0)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002492:	fcc42783          	lw	a5,-52(s0)
 8002496:	fef42423          	sw	a5,-24(s0)

	configASSERT( pxQueue );
 800249a:	fe842783          	lw	a5,-24(s0)
 800249e:	e395                	bnez	a5,80024c2 <xQueueGenericSendFromISR+0x48>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80024a0:	081177b7          	lui	a5,0x8117
 80024a4:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80024a8:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 80024ac:	000207b7          	lui	a5,0x20
 80024b0:	fdb44703          	lbu	a4,-37(s0)
 80024b4:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80024b8:	0001                	nop
    __RWMB();
 80024ba:	0ff0000f          	fence
}
 80024be:	0001                	nop
 80024c0:	a001                	j	80024c0 <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024c2:	fc842783          	lw	a5,-56(s0)
 80024c6:	e789                	bnez	a5,80024d0 <xQueueGenericSendFromISR+0x56>
 80024c8:	fe842783          	lw	a5,-24(s0)
 80024cc:	47bc                	lw	a5,72(a5)
 80024ce:	e399                	bnez	a5,80024d4 <xQueueGenericSendFromISR+0x5a>
 80024d0:	4785                	li	a5,1
 80024d2:	a011                	j	80024d6 <xQueueGenericSendFromISR+0x5c>
 80024d4:	4781                	li	a5,0
 80024d6:	e395                	bnez	a5,80024fa <xQueueGenericSendFromISR+0x80>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80024d8:	081177b7          	lui	a5,0x8117
 80024dc:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80024e0:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 80024e4:	000207b7          	lui	a5,0x20
 80024e8:	fda44703          	lbu	a4,-38(s0)
 80024ec:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80024f0:	0001                	nop
    __RWMB();
 80024f2:	0ff0000f          	fence
}
 80024f6:	0001                	nop
 80024f8:	a001                	j	80024f8 <xQueueGenericSendFromISR+0x7e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024fa:	fc042703          	lw	a4,-64(s0)
 80024fe:	4789                	li	a5,2
 8002500:	00f71863          	bne	a4,a5,8002510 <xQueueGenericSendFromISR+0x96>
 8002504:	fe842783          	lw	a5,-24(s0)
 8002508:	43f8                	lw	a4,68(a5)
 800250a:	4785                	li	a5,1
 800250c:	00f71463          	bne	a4,a5,8002514 <xQueueGenericSendFromISR+0x9a>
 8002510:	4785                	li	a5,1
 8002512:	a011                	j	8002516 <xQueueGenericSendFromISR+0x9c>
 8002514:	4781                	li	a5,0
 8002516:	e395                	bnez	a5,800253a <xQueueGenericSendFromISR+0xc0>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002518:	081177b7          	lui	a5,0x8117
 800251c:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002520:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 8002524:	000207b7          	lui	a5,0x20
 8002528:	fd944703          	lbu	a4,-39(s0)
 800252c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002530:	0001                	nop
    __RWMB();
 8002532:	0ff0000f          	fence
}
 8002536:	0001                	nop
 8002538:	a001                	j	8002538 <xQueueGenericSendFromISR+0xbe>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800253a:	a22ff0ef          	jal	ra,800175c <vPortValidateInterruptPriority>
    return (ECLIC->MTH);
 800253e:	000207b7          	lui	a5,0x20
 8002542:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8002546:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 800254a:	fcf40c23          	sb	a5,-40(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 800254e:	081177b7          	lui	a5,0x8117
 8002552:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002556:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->MTH = mth;
 800255a:	000207b7          	lui	a5,0x20
 800255e:	fd744703          	lbu	a4,-41(s0)
 8002562:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002566:	0001                	nop
    __RWMB();
 8002568:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 800256c:	fd844783          	lbu	a5,-40(s0)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002570:	fef42223          	sw	a5,-28(s0)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002574:	fe842783          	lw	a5,-24(s0)
 8002578:	43b8                	lw	a4,64(a5)
 800257a:	fe842783          	lw	a5,-24(s0)
 800257e:	43fc                	lw	a5,68(a5)
 8002580:	00f76763          	bltu	a4,a5,800258e <xQueueGenericSendFromISR+0x114>
 8002584:	fc042703          	lw	a4,-64(s0)
 8002588:	4789                	li	a5,2
 800258a:	08f71063          	bne	a4,a5,800260a <xQueueGenericSendFromISR+0x190>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800258e:	fe842783          	lw	a5,-24(s0)
 8002592:	04d7c783          	lbu	a5,77(a5)
 8002596:	fef401a3          	sb	a5,-29(s0)
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800259a:	fe842783          	lw	a5,-24(s0)
 800259e:	43bc                	lw	a5,64(a5)
 80025a0:	fcf42e23          	sw	a5,-36(s0)
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025a4:	fc042603          	lw	a2,-64(s0)
 80025a8:	fc842583          	lw	a1,-56(s0)
 80025ac:	fe842503          	lw	a0,-24(s0)
 80025b0:	71a000ef          	jal	ra,8002cca <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80025b4:	fe344783          	lbu	a5,-29(s0)
 80025b8:	07e2                	slli	a5,a5,0x18
 80025ba:	87e1                	srai	a5,a5,0x18
 80025bc:	577d                	li	a4,-1
 80025be:	02e79763          	bne	a5,a4,80025ec <xQueueGenericSendFromISR+0x172>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025c2:	fe842783          	lw	a5,-24(s0)
 80025c6:	579c                	lw	a5,40(a5)
 80025c8:	cf8d                	beqz	a5,8002602 <xQueueGenericSendFromISR+0x188>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025ca:	fe842783          	lw	a5,-24(s0)
 80025ce:	02878793          	addi	a5,a5,40
 80025d2:	853e                	mv	a0,a5
 80025d4:	78c010ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 80025d8:	87aa                	mv	a5,a0
 80025da:	c785                	beqz	a5,8002602 <xQueueGenericSendFromISR+0x188>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80025dc:	fc442783          	lw	a5,-60(s0)
 80025e0:	c38d                	beqz	a5,8002602 <xQueueGenericSendFromISR+0x188>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80025e2:	fc442783          	lw	a5,-60(s0)
 80025e6:	4705                	li	a4,1
 80025e8:	c398                	sw	a4,0(a5)
 80025ea:	a821                	j	8002602 <xQueueGenericSendFromISR+0x188>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80025ec:	fe344783          	lbu	a5,-29(s0)
 80025f0:	0785                	addi	a5,a5,1
 80025f2:	0ff7f793          	zext.b	a5,a5
 80025f6:	07e2                	slli	a5,a5,0x18
 80025f8:	87e1                	srai	a5,a5,0x18
 80025fa:	fe842703          	lw	a4,-24(s0)
 80025fe:	04f706a3          	sb	a5,77(a4) # 3004d <__HEAP_SIZE+0x2f84d>
			}

			xReturn = pdPASS;
 8002602:	4785                	li	a5,1
 8002604:	fef42623          	sw	a5,-20(s0)
		{
 8002608:	a019                	j	800260e <xQueueGenericSendFromISR+0x194>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800260a:	fe042623          	sw	zero,-20(s0)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800260e:	fe442783          	lw	a5,-28(s0)
 8002612:	0ff7f793          	zext.b	a5,a5
 8002616:	fcf40b23          	sb	a5,-42(s0)
 800261a:	fd644783          	lbu	a5,-42(s0)
 800261e:	fcf40aa3          	sb	a5,-43(s0)
    ECLIC->MTH = mth;
 8002622:	000207b7          	lui	a5,0x20
 8002626:	fd544703          	lbu	a4,-43(s0)
 800262a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800262e:	0001                	nop
    __RWMB();
 8002630:	0ff0000f          	fence
}
 8002634:	0001                	nop

	return xReturn;
 8002636:	fec42783          	lw	a5,-20(s0)
}
 800263a:	853e                	mv	a0,a5
 800263c:	50f2                	lw	ra,60(sp)
 800263e:	5462                	lw	s0,56(sp)
 8002640:	6121                	addi	sp,sp,64
 8002642:	8082                	ret

08002644 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002644:	7119                	addi	sp,sp,-128
 8002646:	de86                	sw	ra,124(sp)
 8002648:	dca2                	sw	s0,120(sp)
 800264a:	0100                	addi	s0,sp,128
 800264c:	f8a42623          	sw	a0,-116(s0)
 8002650:	f8b42423          	sw	a1,-120(s0)
 8002654:	f8c42023          	sw	a2,-128(s0)
 8002658:	f8d42223          	sw	a3,-124(s0)
BaseType_t xEntryTimeSet = pdFALSE;
 800265c:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002660:	f8c42783          	lw	a5,-116(s0)
 8002664:	fef42423          	sw	a5,-24(s0)

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002668:	fe842783          	lw	a5,-24(s0)
 800266c:	e395                	bnez	a5,8002690 <xQueueReceive+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800266e:	081177b7          	lui	a5,0x8117
 8002672:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002676:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 800267a:	000207b7          	lui	a5,0x20
 800267e:	fe344703          	lbu	a4,-29(s0)
 8002682:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002686:	0001                	nop
    __RWMB();
 8002688:	0ff0000f          	fence
}
 800268c:	0001                	nop
 800268e:	a001                	j	800268e <xQueueReceive+0x4a>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer). */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002690:	f8842783          	lw	a5,-120(s0)
 8002694:	e789                	bnez	a5,800269e <xQueueReceive+0x5a>
 8002696:	fe842783          	lw	a5,-24(s0)
 800269a:	47bc                	lw	a5,72(a5)
 800269c:	e399                	bnez	a5,80026a2 <xQueueReceive+0x5e>
 800269e:	4785                	li	a5,1
 80026a0:	a011                	j	80026a4 <xQueueReceive+0x60>
 80026a2:	4781                	li	a5,0
 80026a4:	e395                	bnez	a5,80026c8 <xQueueReceive+0x84>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80026a6:	081177b7          	lui	a5,0x8117
 80026aa:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80026ae:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 80026b2:	000207b7          	lui	a5,0x20
 80026b6:	fe244703          	lbu	a4,-30(s0)
 80026ba:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80026be:	0001                	nop
    __RWMB();
 80026c0:	0ff0000f          	fence
}
 80026c4:	0001                	nop
 80026c6:	a001                	j	80026c6 <xQueueReceive+0x82>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80026c8:	307010ef          	jal	ra,80041ce <xTaskGetSchedulerState>
 80026cc:	87aa                	mv	a5,a0
 80026ce:	eb81                	bnez	a5,80026de <xQueueReceive+0x9a>
 80026d0:	f8042603          	lw	a2,-128(s0)
 80026d4:	f8442683          	lw	a3,-124(s0)
 80026d8:	87b2                	mv	a5,a2
 80026da:	8fd5                	or	a5,a5,a3
 80026dc:	e399                	bnez	a5,80026e2 <xQueueReceive+0x9e>
 80026de:	4785                	li	a5,1
 80026e0:	a011                	j	80026e4 <xQueueReceive+0xa0>
 80026e2:	4781                	li	a5,0
 80026e4:	e395                	bnez	a5,8002708 <xQueueReceive+0xc4>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80026e6:	081177b7          	lui	a5,0x8117
 80026ea:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80026ee:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 80026f2:	000207b7          	lui	a5,0x20
 80026f6:	fe144703          	lbu	a4,-31(s0)
 80026fa:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80026fe:	0001                	nop
    __RWMB();
 8002700:	0ff0000f          	fence
}
 8002704:	0001                	nop
 8002706:	a001                	j	8002706 <xQueueReceive+0xc2>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002708:	deafe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800270c:	fe842783          	lw	a5,-24(s0)
 8002710:	43bc                	lw	a5,64(a5)
 8002712:	fef42223          	sw	a5,-28(s0)

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002716:	fe442783          	lw	a5,-28(s0)
 800271a:	cbdd                	beqz	a5,80027d0 <xQueueReceive+0x18c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800271c:	f8842583          	lw	a1,-120(s0)
 8002720:	fe842503          	lw	a0,-24(s0)
 8002724:	2dc1                	jal	8002df4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002726:	fe442783          	lw	a5,-28(s0)
 800272a:	fff78713          	addi	a4,a5,-1
 800272e:	fe842783          	lw	a5,-24(s0)
 8002732:	c3b8                	sw	a4,64(a5)

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002734:	fe842783          	lw	a5,-24(s0)
 8002738:	4b9c                	lw	a5,16(a5)
 800273a:	c7d9                	beqz	a5,80027c8 <xQueueReceive+0x184>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800273c:	fe842783          	lw	a5,-24(s0)
 8002740:	07c1                	addi	a5,a5,16
 8002742:	853e                	mv	a0,a5
 8002744:	61c010ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 8002748:	87aa                	mv	a5,a0
 800274a:	cfbd                	beqz	a5,80027c8 <xQueueReceive+0x184>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800274c:	f14027f3          	csrr	a5,mhartid
 8002750:	fcf42e23          	sw	a5,-36(s0)
 8002754:	fdc42783          	lw	a5,-36(s0)
 8002758:	0ff7f793          	zext.b	a5,a5
 800275c:	fcf42c23          	sw	a5,-40(s0)
    return id;
 8002760:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 8002764:	fcf42a23          	sw	a5,-44(s0)
 8002768:	fd442783          	lw	a5,-44(s0)
 800276c:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 8002770:	fd042783          	lw	a5,-48(s0)
 8002774:	e385                	bnez	a5,8002794 <xQueueReceive+0x150>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002776:	00030737          	lui	a4,0x30
 800277a:	6785                	lui	a5,0x1
 800277c:	97ba                	add	a5,a5,a4
 800277e:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002782:	000306b7          	lui	a3,0x30
 8002786:	0017e713          	ori	a4,a5,1
 800278a:	6785                	lui	a5,0x1
 800278c:	97b6                	add	a5,a5,a3
 800278e:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002792:	a03d                	j	80027c0 <xQueueReceive+0x17c>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8002794:	fd042783          	lw	a5,-48(s0)
 8002798:	00279713          	slli	a4,a5,0x2
 800279c:	000317b7          	lui	a5,0x31
 80027a0:	97ba                	add	a5,a5,a4
 80027a2:	fcf42623          	sw	a5,-52(s0)
 80027a6:	fcc42783          	lw	a5,-52(s0)
 80027aa:	fcf42423          	sw	a5,-56(s0)
 80027ae:	4785                	li	a5,1
 80027b0:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80027b4:	fc442783          	lw	a5,-60(s0)
 80027b8:	fc842703          	lw	a4,-56(s0)
 80027bc:	c31c                	sw	a5,0(a4)
}
 80027be:	0001                	nop
}
 80027c0:	0001                	nop
}
 80027c2:	0001                	nop
					{
						queueYIELD_IF_USING_PREEMPTION();
 80027c4:	0ff0000f          	fence
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80027c8:	db4fe0ef          	jal	ra,8000d7c <vPortExitCritical>
				return pdPASS;
 80027cc:	4785                	li	a5,1
 80027ce:	aab9                	j	800292c <xQueueReceive+0x2e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80027d0:	f8042603          	lw	a2,-128(s0)
 80027d4:	f8442683          	lw	a3,-124(s0)
 80027d8:	87b2                	mv	a5,a2
 80027da:	8fd5                	or	a5,a5,a3
 80027dc:	e789                	bnez	a5,80027e6 <xQueueReceive+0x1a2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80027de:	d9efe0ef          	jal	ra,8000d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80027e2:	4781                	li	a5,0
 80027e4:	a2a1                	j	800292c <xQueueReceive+0x2e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80027e6:	fec42783          	lw	a5,-20(s0)
 80027ea:	eb89                	bnez	a5,80027fc <xQueueReceive+0x1b8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027ec:	f9840793          	addi	a5,s0,-104
 80027f0:	853e                	mv	a0,a5
 80027f2:	666010ef          	jal	ra,8003e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027f6:	4785                	li	a5,1
 80027f8:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027fc:	d80fe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002800:	66b000ef          	jal	ra,800366a <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002804:	ceefe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
 8002808:	fe842783          	lw	a5,-24(s0)
 800280c:	04c7c783          	lbu	a5,76(a5) # 3104c <__HEAP_SIZE+0x3084c>
 8002810:	07e2                	slli	a5,a5,0x18
 8002812:	87e1                	srai	a5,a5,0x18
 8002814:	577d                	li	a4,-1
 8002816:	00e79663          	bne	a5,a4,8002822 <xQueueReceive+0x1de>
 800281a:	fe842783          	lw	a5,-24(s0)
 800281e:	04078623          	sb	zero,76(a5)
 8002822:	fe842783          	lw	a5,-24(s0)
 8002826:	04d7c783          	lbu	a5,77(a5)
 800282a:	07e2                	slli	a5,a5,0x18
 800282c:	87e1                	srai	a5,a5,0x18
 800282e:	577d                	li	a4,-1
 8002830:	00e79663          	bne	a5,a4,800283c <xQueueReceive+0x1f8>
 8002834:	fe842783          	lw	a5,-24(s0)
 8002838:	040786a3          	sb	zero,77(a5)
 800283c:	d40fe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002840:	f8040713          	addi	a4,s0,-128
 8002844:	f9840793          	addi	a5,s0,-104
 8002848:	85ba                	mv	a1,a4
 800284a:	853e                	mv	a0,a5
 800284c:	640010ef          	jal	ra,8003e8c <xTaskCheckForTimeOut>
 8002850:	87aa                	mv	a5,a0
 8002852:	e3e9                	bnez	a5,8002914 <xQueueReceive+0x2d0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002854:	fe842503          	lw	a0,-24(s0)
 8002858:	6d2000ef          	jal	ra,8002f2a <prvIsQueueEmpty>
 800285c:	87aa                	mv	a5,a0
 800285e:	c7cd                	beqz	a5,8002908 <xQueueReceive+0x2c4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002860:	fe842783          	lw	a5,-24(s0)
 8002864:	02878693          	addi	a3,a5,40
 8002868:	f8042703          	lw	a4,-128(s0)
 800286c:	f8442783          	lw	a5,-124(s0)
 8002870:	85ba                	mv	a1,a4
 8002872:	863e                	mv	a2,a5
 8002874:	8536                	mv	a0,a3
 8002876:	3fe010ef          	jal	ra,8003c74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800287a:	fe842503          	lw	a0,-24(s0)
 800287e:	23c5                	jal	8002e5e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002880:	60d000ef          	jal	ra,800368c <xTaskResumeAll>
 8002884:	87aa                	mv	a5,a0
 8002886:	e80791e3          	bnez	a5,8002708 <xQueueReceive+0xc4>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800288a:	f14027f3          	csrr	a5,mhartid
 800288e:	fcf42023          	sw	a5,-64(s0)
 8002892:	fc042783          	lw	a5,-64(s0)
 8002896:	0ff7f793          	zext.b	a5,a5
 800289a:	faf42e23          	sw	a5,-68(s0)
    return id;
 800289e:	fbc42783          	lw	a5,-68(s0)
    unsigned long hartid = __get_hart_id();
 80028a2:	faf42c23          	sw	a5,-72(s0)
 80028a6:	fb842783          	lw	a5,-72(s0)
 80028aa:	faf42a23          	sw	a5,-76(s0)
    if (hartid == 0) {
 80028ae:	fb442783          	lw	a5,-76(s0)
 80028b2:	e385                	bnez	a5,80028d2 <xQueueReceive+0x28e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80028b4:	00030737          	lui	a4,0x30
 80028b8:	6785                	lui	a5,0x1
 80028ba:	97ba                	add	a5,a5,a4
 80028bc:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80028c0:	000306b7          	lui	a3,0x30
 80028c4:	0017e713          	ori	a4,a5,1
 80028c8:	6785                	lui	a5,0x1
 80028ca:	97b6                	add	a5,a5,a3
 80028cc:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80028d0:	a03d                	j	80028fe <xQueueReceive+0x2ba>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80028d2:	fb442783          	lw	a5,-76(s0)
 80028d6:	00279713          	slli	a4,a5,0x2
 80028da:	000317b7          	lui	a5,0x31
 80028de:	97ba                	add	a5,a5,a4
 80028e0:	faf42823          	sw	a5,-80(s0)
 80028e4:	fb042783          	lw	a5,-80(s0)
 80028e8:	faf42623          	sw	a5,-84(s0)
 80028ec:	4785                	li	a5,1
 80028ee:	faf42423          	sw	a5,-88(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80028f2:	fa842783          	lw	a5,-88(s0)
 80028f6:	fac42703          	lw	a4,-84(s0)
 80028fa:	c31c                	sw	a5,0(a4)
}
 80028fc:	0001                	nop
}
 80028fe:	0001                	nop
}
 8002900:	0001                	nop
				{
					portYIELD_WITHIN_API();
 8002902:	0ff0000f          	fence
 8002906:	b509                	j	8002708 <xQueueReceive+0xc4>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002908:	fe842503          	lw	a0,-24(s0)
 800290c:	2b89                	jal	8002e5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800290e:	57f000ef          	jal	ra,800368c <xTaskResumeAll>
 8002912:	bbdd                	j	8002708 <xQueueReceive+0xc4>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002914:	fe842503          	lw	a0,-24(s0)
 8002918:	2399                	jal	8002e5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800291a:	573000ef          	jal	ra,800368c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800291e:	fe842503          	lw	a0,-24(s0)
 8002922:	2521                	jal	8002f2a <prvIsQueueEmpty>
 8002924:	87aa                	mv	a5,a0
 8002926:	de0781e3          	beqz	a5,8002708 <xQueueReceive+0xc4>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800292a:	4781                	li	a5,0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800292c:	853e                	mv	a0,a5
 800292e:	50f6                	lw	ra,124(sp)
 8002930:	5466                	lw	s0,120(sp)
 8002932:	6109                	addi	sp,sp,128
 8002934:	8082                	ret

08002936 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002936:	7175                	addi	sp,sp,-144
 8002938:	c706                	sw	ra,140(sp)
 800293a:	c522                	sw	s0,136(sp)
 800293c:	0900                	addi	s0,sp,144
 800293e:	f6a42e23          	sw	a0,-132(s0)
 8002942:	f6b42823          	sw	a1,-144(s0)
 8002946:	f6c42a23          	sw	a2,-140(s0)
BaseType_t xEntryTimeSet = pdFALSE;
 800294a:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800294e:	f7c42783          	lw	a5,-132(s0)
 8002952:	fef42223          	sw	a5,-28(s0)

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002956:	fe042423          	sw	zero,-24(s0)
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800295a:	fe442783          	lw	a5,-28(s0)
 800295e:	e395                	bnez	a5,8002982 <xQueueSemaphoreTake+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002960:	081177b7          	lui	a5,0x8117
 8002964:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002968:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 800296c:	000207b7          	lui	a5,0x20
 8002970:	fdb44703          	lbu	a4,-37(s0)
 8002974:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002978:	0001                	nop
    __RWMB();
 800297a:	0ff0000f          	fence
}
 800297e:	0001                	nop
 8002980:	a001                	j	8002980 <xQueueSemaphoreTake+0x4a>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002982:	fe442783          	lw	a5,-28(s0)
 8002986:	47bc                	lw	a5,72(a5)
 8002988:	c395                	beqz	a5,80029ac <xQueueSemaphoreTake+0x76>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800298a:	081177b7          	lui	a5,0x8117
 800298e:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002992:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 8002996:	000207b7          	lui	a5,0x20
 800299a:	fda44703          	lbu	a4,-38(s0)
 800299e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80029a2:	0001                	nop
    __RWMB();
 80029a4:	0ff0000f          	fence
}
 80029a8:	0001                	nop
 80029aa:	a001                	j	80029aa <xQueueSemaphoreTake+0x74>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029ac:	023010ef          	jal	ra,80041ce <xTaskGetSchedulerState>
 80029b0:	87aa                	mv	a5,a0
 80029b2:	eb81                	bnez	a5,80029c2 <xQueueSemaphoreTake+0x8c>
 80029b4:	f7042603          	lw	a2,-144(s0)
 80029b8:	f7442683          	lw	a3,-140(s0)
 80029bc:	87b2                	mv	a5,a2
 80029be:	8fd5                	or	a5,a5,a3
 80029c0:	e399                	bnez	a5,80029c6 <xQueueSemaphoreTake+0x90>
 80029c2:	4785                	li	a5,1
 80029c4:	a011                	j	80029c8 <xQueueSemaphoreTake+0x92>
 80029c6:	4781                	li	a5,0
 80029c8:	e395                	bnez	a5,80029ec <xQueueSemaphoreTake+0xb6>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80029ca:	081177b7          	lui	a5,0x8117
 80029ce:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80029d2:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 80029d6:	000207b7          	lui	a5,0x20
 80029da:	fd944703          	lbu	a4,-39(s0)
 80029de:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80029e2:	0001                	nop
    __RWMB();
 80029e4:	0ff0000f          	fence
}
 80029e8:	0001                	nop
 80029ea:	a001                	j	80029ea <xQueueSemaphoreTake+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80029ec:	b06fe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80029f0:	fe442783          	lw	a5,-28(s0)
 80029f4:	43bc                	lw	a5,64(a5)
 80029f6:	fef42023          	sw	a5,-32(s0)

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80029fa:	fe042783          	lw	a5,-32(s0)
 80029fe:	c3e1                	beqz	a5,8002abe <xQueueSemaphoreTake+0x188>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002a00:	fe042783          	lw	a5,-32(s0)
 8002a04:	fff78713          	addi	a4,a5,-1
 8002a08:	fe442783          	lw	a5,-28(s0)
 8002a0c:	c3b8                	sw	a4,64(a5)

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002a0e:	fe442783          	lw	a5,-28(s0)
 8002a12:	439c                	lw	a5,0(a5)
 8002a14:	e799                	bnez	a5,8002a22 <xQueueSemaphoreTake+0xec>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002a16:	411010ef          	jal	ra,8004626 <pvTaskIncrementMutexHeldCount>
 8002a1a:	872a                	mv	a4,a0
 8002a1c:	fe442783          	lw	a5,-28(s0)
 8002a20:	c798                	sw	a4,8(a5)
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a22:	fe442783          	lw	a5,-28(s0)
 8002a26:	4b9c                	lw	a5,16(a5)
 8002a28:	c7d9                	beqz	a5,8002ab6 <xQueueSemaphoreTake+0x180>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a2a:	fe442783          	lw	a5,-28(s0)
 8002a2e:	07c1                	addi	a5,a5,16
 8002a30:	853e                	mv	a0,a5
 8002a32:	32e010ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 8002a36:	87aa                	mv	a5,a0
 8002a38:	cfbd                	beqz	a5,8002ab6 <xQueueSemaphoreTake+0x180>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002a3a:	f14027f3          	csrr	a5,mhartid
 8002a3e:	fcf42a23          	sw	a5,-44(s0)
 8002a42:	fd442783          	lw	a5,-44(s0)
 8002a46:	0ff7f793          	zext.b	a5,a5
 8002a4a:	fcf42823          	sw	a5,-48(s0)
    return id;
 8002a4e:	fd042783          	lw	a5,-48(s0)
    unsigned long hartid = __get_hart_id();
 8002a52:	fcf42623          	sw	a5,-52(s0)
 8002a56:	fcc42783          	lw	a5,-52(s0)
 8002a5a:	fcf42423          	sw	a5,-56(s0)
    if (hartid == 0) {
 8002a5e:	fc842783          	lw	a5,-56(s0)
 8002a62:	e385                	bnez	a5,8002a82 <xQueueSemaphoreTake+0x14c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002a64:	00030737          	lui	a4,0x30
 8002a68:	6785                	lui	a5,0x1
 8002a6a:	97ba                	add	a5,a5,a4
 8002a6c:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002a70:	000306b7          	lui	a3,0x30
 8002a74:	0017e713          	ori	a4,a5,1
 8002a78:	6785                	lui	a5,0x1
 8002a7a:	97b6                	add	a5,a5,a3
 8002a7c:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002a80:	a03d                	j	8002aae <xQueueSemaphoreTake+0x178>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8002a82:	fc842783          	lw	a5,-56(s0)
 8002a86:	00279713          	slli	a4,a5,0x2
 8002a8a:	000317b7          	lui	a5,0x31
 8002a8e:	97ba                	add	a5,a5,a4
 8002a90:	fcf42223          	sw	a5,-60(s0)
 8002a94:	fc442783          	lw	a5,-60(s0)
 8002a98:	fcf42023          	sw	a5,-64(s0)
 8002a9c:	4785                	li	a5,1
 8002a9e:	faf42e23          	sw	a5,-68(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8002aa2:	fbc42783          	lw	a5,-68(s0)
 8002aa6:	fc042703          	lw	a4,-64(s0)
 8002aaa:	c31c                	sw	a5,0(a4)
}
 8002aac:	0001                	nop
}
 8002aae:	0001                	nop
}
 8002ab0:	0001                	nop
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ab2:	0ff0000f          	fence
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ab6:	ac6fe0ef          	jal	ra,8000d7c <vPortExitCritical>
				return pdPASS;
 8002aba:	4785                	li	a5,1
 8002abc:	a2f9                	j	8002c8a <xQueueSemaphoreTake+0x354>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002abe:	f7042603          	lw	a2,-144(s0)
 8002ac2:	f7442683          	lw	a3,-140(s0)
 8002ac6:	87b2                	mv	a5,a2
 8002ac8:	8fd5                	or	a5,a5,a3
 8002aca:	eb8d                	bnez	a5,8002afc <xQueueSemaphoreTake+0x1c6>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002acc:	fe842783          	lw	a5,-24(s0)
 8002ad0:	c395                	beqz	a5,8002af4 <xQueueSemaphoreTake+0x1be>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002ad2:	081177b7          	lui	a5,0x8117
 8002ad6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8002ada:	faf40da3          	sb	a5,-69(s0)
    ECLIC->MTH = mth;
 8002ade:	000207b7          	lui	a5,0x20
 8002ae2:	fbb44703          	lbu	a4,-69(s0)
 8002ae6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002aea:	0001                	nop
    __RWMB();
 8002aec:	0ff0000f          	fence
}
 8002af0:	0001                	nop
 8002af2:	a001                	j	8002af2 <xQueueSemaphoreTake+0x1bc>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002af4:	a88fe0ef          	jal	ra,8000d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002af8:	4781                	li	a5,0
 8002afa:	aa41                	j	8002c8a <xQueueSemaphoreTake+0x354>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002afc:	fec42783          	lw	a5,-20(s0)
 8002b00:	eb89                	bnez	a5,8002b12 <xQueueSemaphoreTake+0x1dc>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b02:	f8840793          	addi	a5,s0,-120
 8002b06:	853e                	mv	a0,a5
 8002b08:	350010ef          	jal	ra,8003e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b0c:	4785                	li	a5,1
 8002b0e:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b12:	a6afe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b16:	355000ef          	jal	ra,800366a <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b1a:	9d8fe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
 8002b1e:	fe442783          	lw	a5,-28(s0)
 8002b22:	04c7c783          	lbu	a5,76(a5)
 8002b26:	07e2                	slli	a5,a5,0x18
 8002b28:	87e1                	srai	a5,a5,0x18
 8002b2a:	577d                	li	a4,-1
 8002b2c:	00e79663          	bne	a5,a4,8002b38 <xQueueSemaphoreTake+0x202>
 8002b30:	fe442783          	lw	a5,-28(s0)
 8002b34:	04078623          	sb	zero,76(a5)
 8002b38:	fe442783          	lw	a5,-28(s0)
 8002b3c:	04d7c783          	lbu	a5,77(a5)
 8002b40:	07e2                	slli	a5,a5,0x18
 8002b42:	87e1                	srai	a5,a5,0x18
 8002b44:	577d                	li	a4,-1
 8002b46:	00e79663          	bne	a5,a4,8002b52 <xQueueSemaphoreTake+0x21c>
 8002b4a:	fe442783          	lw	a5,-28(s0)
 8002b4e:	040786a3          	sb	zero,77(a5)
 8002b52:	a2afe0ef          	jal	ra,8000d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b56:	f7040713          	addi	a4,s0,-144
 8002b5a:	f8840793          	addi	a5,s0,-120
 8002b5e:	85ba                	mv	a1,a4
 8002b60:	853e                	mv	a0,a5
 8002b62:	32a010ef          	jal	ra,8003e8c <xTaskCheckForTimeOut>
 8002b66:	87aa                	mv	a5,a0
 8002b68:	0e079163          	bnez	a5,8002c4a <xQueueSemaphoreTake+0x314>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b6c:	fe442503          	lw	a0,-28(s0)
 8002b70:	2e6d                	jal	8002f2a <prvIsQueueEmpty>
 8002b72:	87aa                	mv	a5,a0
 8002b74:	c7e9                	beqz	a5,8002c3e <xQueueSemaphoreTake+0x308>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b76:	fe442783          	lw	a5,-28(s0)
 8002b7a:	439c                	lw	a5,0(a5)
 8002b7c:	ef89                	bnez	a5,8002b96 <xQueueSemaphoreTake+0x260>
					{
						taskENTER_CRITICAL();
 8002b7e:	974fe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b82:	fe442783          	lw	a5,-28(s0)
 8002b86:	479c                	lw	a5,8(a5)
 8002b88:	853e                	mv	a0,a5
 8002b8a:	67e010ef          	jal	ra,8004208 <xTaskPriorityInherit>
 8002b8e:	fea42423          	sw	a0,-24(s0)
						}
						taskEXIT_CRITICAL();
 8002b92:	9eafe0ef          	jal	ra,8000d7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b96:	fe442783          	lw	a5,-28(s0)
 8002b9a:	02878693          	addi	a3,a5,40
 8002b9e:	f7042703          	lw	a4,-144(s0)
 8002ba2:	f7442783          	lw	a5,-140(s0)
 8002ba6:	85ba                	mv	a1,a4
 8002ba8:	863e                	mv	a2,a5
 8002baa:	8536                	mv	a0,a3
 8002bac:	0c8010ef          	jal	ra,8003c74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002bb0:	fe442503          	lw	a0,-28(s0)
 8002bb4:	246d                	jal	8002e5e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002bb6:	2d7000ef          	jal	ra,800368c <xTaskResumeAll>
 8002bba:	87aa                	mv	a5,a0
 8002bbc:	e20798e3          	bnez	a5,80029ec <xQueueSemaphoreTake+0xb6>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002bc0:	f14027f3          	csrr	a5,mhartid
 8002bc4:	faf42a23          	sw	a5,-76(s0)
 8002bc8:	fb442783          	lw	a5,-76(s0)
 8002bcc:	0ff7f793          	zext.b	a5,a5
 8002bd0:	faf42823          	sw	a5,-80(s0)
    return id;
 8002bd4:	fb042783          	lw	a5,-80(s0)
    unsigned long hartid = __get_hart_id();
 8002bd8:	faf42623          	sw	a5,-84(s0)
 8002bdc:	fac42783          	lw	a5,-84(s0)
 8002be0:	faf42423          	sw	a5,-88(s0)
    if (hartid == 0) {
 8002be4:	fa842783          	lw	a5,-88(s0)
 8002be8:	e385                	bnez	a5,8002c08 <xQueueSemaphoreTake+0x2d2>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002bea:	00030737          	lui	a4,0x30
 8002bee:	6785                	lui	a5,0x1
 8002bf0:	97ba                	add	a5,a5,a4
 8002bf2:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002bf6:	000306b7          	lui	a3,0x30
 8002bfa:	0017e713          	ori	a4,a5,1
 8002bfe:	6785                	lui	a5,0x1
 8002c00:	97b6                	add	a5,a5,a3
 8002c02:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002c06:	a03d                	j	8002c34 <xQueueSemaphoreTake+0x2fe>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8002c08:	fa842783          	lw	a5,-88(s0)
 8002c0c:	00279713          	slli	a4,a5,0x2
 8002c10:	000317b7          	lui	a5,0x31
 8002c14:	97ba                	add	a5,a5,a4
 8002c16:	faf42223          	sw	a5,-92(s0)
 8002c1a:	fa442783          	lw	a5,-92(s0)
 8002c1e:	faf42023          	sw	a5,-96(s0)
 8002c22:	4785                	li	a5,1
 8002c24:	f8f42e23          	sw	a5,-100(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8002c28:	f9c42783          	lw	a5,-100(s0)
 8002c2c:	fa042703          	lw	a4,-96(s0)
 8002c30:	c31c                	sw	a5,0(a4)
}
 8002c32:	0001                	nop
}
 8002c34:	0001                	nop
}
 8002c36:	0001                	nop
				{
					portYIELD_WITHIN_API();
 8002c38:	0ff0000f          	fence
 8002c3c:	bb45                	j	80029ec <xQueueSemaphoreTake+0xb6>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002c3e:	fe442503          	lw	a0,-28(s0)
 8002c42:	2c31                	jal	8002e5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c44:	249000ef          	jal	ra,800368c <xTaskResumeAll>
 8002c48:	b355                	j	80029ec <xQueueSemaphoreTake+0xb6>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002c4a:	fe442503          	lw	a0,-28(s0)
 8002c4e:	2c01                	jal	8002e5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c50:	23d000ef          	jal	ra,800368c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c54:	fe442503          	lw	a0,-28(s0)
 8002c58:	2cc9                	jal	8002f2a <prvIsQueueEmpty>
 8002c5a:	87aa                	mv	a5,a0
 8002c5c:	d80788e3          	beqz	a5,80029ec <xQueueSemaphoreTake+0xb6>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002c60:	fe842783          	lw	a5,-24(s0)
 8002c64:	c395                	beqz	a5,8002c88 <xQueueSemaphoreTake+0x352>
					{
						taskENTER_CRITICAL();
 8002c66:	88cfe0ef          	jal	ra,8000cf2 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002c6a:	fe442503          	lw	a0,-28(s0)
 8002c6e:	201d                	jal	8002c94 <prvGetDisinheritPriorityAfterTimeout>
 8002c70:	fca42e23          	sw	a0,-36(s0)
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002c74:	fe442783          	lw	a5,-28(s0)
 8002c78:	479c                	lw	a5,8(a5)
 8002c7a:	fdc42583          	lw	a1,-36(s0)
 8002c7e:	853e                	mv	a0,a5
 8002c80:	015010ef          	jal	ra,8004494 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002c84:	8f8fe0ef          	jal	ra,8000d7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002c88:	4781                	li	a5,0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002c8a:	853e                	mv	a0,a5
 8002c8c:	40ba                	lw	ra,140(sp)
 8002c8e:	442a                	lw	s0,136(sp)
 8002c90:	6149                	addi	sp,sp,144
 8002c92:	8082                	ret

08002c94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002c94:	7179                	addi	sp,sp,-48
 8002c96:	d622                	sw	s0,44(sp)
 8002c98:	1800                	addi	s0,sp,48
 8002c9a:	fca42e23          	sw	a0,-36(s0)
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002c9e:	fdc42783          	lw	a5,-36(s0)
 8002ca2:	579c                	lw	a5,40(a5)
 8002ca4:	cb99                	beqz	a5,8002cba <prvGetDisinheritPriorityAfterTimeout+0x26>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002ca6:	fdc42783          	lw	a5,-36(s0)
 8002caa:	5f9c                	lw	a5,56(a5)
 8002cac:	4398                	lw	a4,0(a5)
 8002cae:	43dc                	lw	a5,4(a5)
 8002cb0:	47a1                	li	a5,8
 8002cb2:	8f99                	sub	a5,a5,a4
 8002cb4:	fef42623          	sw	a5,-20(s0)
 8002cb8:	a019                	j	8002cbe <prvGetDisinheritPriorityAfterTimeout+0x2a>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002cba:	fe042623          	sw	zero,-20(s0)
		}

		return uxHighestPriorityOfWaitingTasks;
 8002cbe:	fec42783          	lw	a5,-20(s0)
	}
 8002cc2:	853e                	mv	a0,a5
 8002cc4:	5432                	lw	s0,44(sp)
 8002cc6:	6145                	addi	sp,sp,48
 8002cc8:	8082                	ret

08002cca <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002cca:	7179                	addi	sp,sp,-48
 8002ccc:	d606                	sw	ra,44(sp)
 8002cce:	d422                	sw	s0,40(sp)
 8002cd0:	1800                	addi	s0,sp,48
 8002cd2:	fca42e23          	sw	a0,-36(s0)
 8002cd6:	fcb42c23          	sw	a1,-40(s0)
 8002cda:	fcc42a23          	sw	a2,-44(s0)
BaseType_t xReturn = pdFALSE;
 8002cde:	fe042623          	sw	zero,-20(s0)
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ce2:	fdc42783          	lw	a5,-36(s0)
 8002ce6:	43bc                	lw	a5,64(a5)
 8002ce8:	fef42423          	sw	a5,-24(s0)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002cec:	fdc42783          	lw	a5,-36(s0)
 8002cf0:	47bc                	lw	a5,72(a5)
 8002cf2:	e395                	bnez	a5,8002d16 <prvCopyDataToQueue+0x4c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cf4:	fdc42783          	lw	a5,-36(s0)
 8002cf8:	439c                	lw	a5,0(a5)
 8002cfa:	eff9                	bnez	a5,8002dd8 <prvCopyDataToQueue+0x10e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cfc:	fdc42783          	lw	a5,-36(s0)
 8002d00:	479c                	lw	a5,8(a5)
 8002d02:	853e                	mv	a0,a5
 8002d04:	646010ef          	jal	ra,800434a <xTaskPriorityDisinherit>
 8002d08:	fea42623          	sw	a0,-20(s0)
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002d0c:	fdc42783          	lw	a5,-36(s0)
 8002d10:	0007a423          	sw	zero,8(a5) # 31008 <__HEAP_SIZE+0x30808>
 8002d14:	a0d1                	j	8002dd8 <prvCopyDataToQueue+0x10e>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002d16:	fd442783          	lw	a5,-44(s0)
 8002d1a:	e7b1                	bnez	a5,8002d66 <prvCopyDataToQueue+0x9c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002d1c:	fdc42783          	lw	a5,-36(s0)
 8002d20:	43d8                	lw	a4,4(a5)
 8002d22:	fdc42783          	lw	a5,-36(s0)
 8002d26:	47bc                	lw	a5,72(a5)
 8002d28:	863e                	mv	a2,a5
 8002d2a:	fd842583          	lw	a1,-40(s0)
 8002d2e:	853a                	mv	a0,a4
 8002d30:	440130ef          	jal	ra,8016170 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d34:	fdc42783          	lw	a5,-36(s0)
 8002d38:	43d8                	lw	a4,4(a5)
 8002d3a:	fdc42783          	lw	a5,-36(s0)
 8002d3e:	47bc                	lw	a5,72(a5)
 8002d40:	973e                	add	a4,a4,a5
 8002d42:	fdc42783          	lw	a5,-36(s0)
 8002d46:	c3d8                	sw	a4,4(a5)
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d48:	fdc42783          	lw	a5,-36(s0)
 8002d4c:	43d8                	lw	a4,4(a5)
 8002d4e:	fdc42783          	lw	a5,-36(s0)
 8002d52:	479c                	lw	a5,8(a5)
 8002d54:	08f76263          	bltu	a4,a5,8002dd8 <prvCopyDataToQueue+0x10e>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d58:	fdc42783          	lw	a5,-36(s0)
 8002d5c:	4398                	lw	a4,0(a5)
 8002d5e:	fdc42783          	lw	a5,-36(s0)
 8002d62:	c3d8                	sw	a4,4(a5)
 8002d64:	a895                	j	8002dd8 <prvCopyDataToQueue+0x10e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d66:	fdc42783          	lw	a5,-36(s0)
 8002d6a:	47d8                	lw	a4,12(a5)
 8002d6c:	fdc42783          	lw	a5,-36(s0)
 8002d70:	47bc                	lw	a5,72(a5)
 8002d72:	863e                	mv	a2,a5
 8002d74:	fd842583          	lw	a1,-40(s0)
 8002d78:	853a                	mv	a0,a4
 8002d7a:	3f6130ef          	jal	ra,8016170 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d7e:	fdc42783          	lw	a5,-36(s0)
 8002d82:	47d8                	lw	a4,12(a5)
 8002d84:	fdc42783          	lw	a5,-36(s0)
 8002d88:	47bc                	lw	a5,72(a5)
 8002d8a:	40f007b3          	neg	a5,a5
 8002d8e:	973e                	add	a4,a4,a5
 8002d90:	fdc42783          	lw	a5,-36(s0)
 8002d94:	c7d8                	sw	a4,12(a5)
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d96:	fdc42783          	lw	a5,-36(s0)
 8002d9a:	47d8                	lw	a4,12(a5)
 8002d9c:	fdc42783          	lw	a5,-36(s0)
 8002da0:	439c                	lw	a5,0(a5)
 8002da2:	00f77e63          	bgeu	a4,a5,8002dbe <prvCopyDataToQueue+0xf4>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002da6:	fdc42783          	lw	a5,-36(s0)
 8002daa:	4798                	lw	a4,8(a5)
 8002dac:	fdc42783          	lw	a5,-36(s0)
 8002db0:	47bc                	lw	a5,72(a5)
 8002db2:	40f007b3          	neg	a5,a5
 8002db6:	973e                	add	a4,a4,a5
 8002db8:	fdc42783          	lw	a5,-36(s0)
 8002dbc:	c7d8                	sw	a4,12(a5)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002dbe:	fd442703          	lw	a4,-44(s0)
 8002dc2:	4789                	li	a5,2
 8002dc4:	00f71a63          	bne	a4,a5,8002dd8 <prvCopyDataToQueue+0x10e>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dc8:	fe842783          	lw	a5,-24(s0)
 8002dcc:	c791                	beqz	a5,8002dd8 <prvCopyDataToQueue+0x10e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002dce:	fe842783          	lw	a5,-24(s0)
 8002dd2:	17fd                	addi	a5,a5,-1
 8002dd4:	fef42423          	sw	a5,-24(s0)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002dd8:	fe842783          	lw	a5,-24(s0)
 8002ddc:	00178713          	addi	a4,a5,1
 8002de0:	fdc42783          	lw	a5,-36(s0)
 8002de4:	c3b8                	sw	a4,64(a5)

	return xReturn;
 8002de6:	fec42783          	lw	a5,-20(s0)
}
 8002dea:	853e                	mv	a0,a5
 8002dec:	50b2                	lw	ra,44(sp)
 8002dee:	5422                	lw	s0,40(sp)
 8002df0:	6145                	addi	sp,sp,48
 8002df2:	8082                	ret

08002df4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002df4:	1101                	addi	sp,sp,-32
 8002df6:	ce06                	sw	ra,28(sp)
 8002df8:	cc22                	sw	s0,24(sp)
 8002dfa:	1000                	addi	s0,sp,32
 8002dfc:	fea42623          	sw	a0,-20(s0)
 8002e00:	feb42423          	sw	a1,-24(s0)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e04:	fec42783          	lw	a5,-20(s0)
 8002e08:	47bc                	lw	a5,72(a5)
 8002e0a:	c7a9                	beqz	a5,8002e54 <prvCopyDataFromQueue+0x60>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e0c:	fec42783          	lw	a5,-20(s0)
 8002e10:	47d8                	lw	a4,12(a5)
 8002e12:	fec42783          	lw	a5,-20(s0)
 8002e16:	47bc                	lw	a5,72(a5)
 8002e18:	973e                	add	a4,a4,a5
 8002e1a:	fec42783          	lw	a5,-20(s0)
 8002e1e:	c7d8                	sw	a4,12(a5)
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e20:	fec42783          	lw	a5,-20(s0)
 8002e24:	47d8                	lw	a4,12(a5)
 8002e26:	fec42783          	lw	a5,-20(s0)
 8002e2a:	479c                	lw	a5,8(a5)
 8002e2c:	00f76863          	bltu	a4,a5,8002e3c <prvCopyDataFromQueue+0x48>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002e30:	fec42783          	lw	a5,-20(s0)
 8002e34:	4398                	lw	a4,0(a5)
 8002e36:	fec42783          	lw	a5,-20(s0)
 8002e3a:	c7d8                	sw	a4,12(a5)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e3c:	fec42783          	lw	a5,-20(s0)
 8002e40:	47d8                	lw	a4,12(a5)
 8002e42:	fec42783          	lw	a5,-20(s0)
 8002e46:	47bc                	lw	a5,72(a5)
 8002e48:	863e                	mv	a2,a5
 8002e4a:	85ba                	mv	a1,a4
 8002e4c:	fe842503          	lw	a0,-24(s0)
 8002e50:	320130ef          	jal	ra,8016170 <memcpy>
	}
}
 8002e54:	0001                	nop
 8002e56:	40f2                	lw	ra,28(sp)
 8002e58:	4462                	lw	s0,24(sp)
 8002e5a:	6105                	addi	sp,sp,32
 8002e5c:	8082                	ret

08002e5e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e5e:	7179                	addi	sp,sp,-48
 8002e60:	d606                	sw	ra,44(sp)
 8002e62:	d422                	sw	s0,40(sp)
 8002e64:	1800                	addi	s0,sp,48
 8002e66:	fca42e23          	sw	a0,-36(s0)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002e6a:	e89fd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002e6e:	fdc42783          	lw	a5,-36(s0)
 8002e72:	04d7c783          	lbu	a5,77(a5)
 8002e76:	fef407a3          	sb	a5,-17(s0)

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e7a:	a03d                	j	8002ea8 <prvUnlockQueue+0x4a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e7c:	fdc42783          	lw	a5,-36(s0)
 8002e80:	579c                	lw	a5,40(a5)
 8002e82:	cb95                	beqz	a5,8002eb6 <prvUnlockQueue+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e84:	fdc42783          	lw	a5,-36(s0)
 8002e88:	02878793          	addi	a5,a5,40
 8002e8c:	853e                	mv	a0,a5
 8002e8e:	6d3000ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 8002e92:	87aa                	mv	a5,a0
 8002e94:	c399                	beqz	a5,8002e9a <prvUnlockQueue+0x3c>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002e96:	17e010ef          	jal	ra,8004014 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002e9a:	fef44783          	lbu	a5,-17(s0)
 8002e9e:	17fd                	addi	a5,a5,-1
 8002ea0:	0ff7f793          	zext.b	a5,a5
 8002ea4:	fef407a3          	sb	a5,-17(s0)
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ea8:	fef44783          	lbu	a5,-17(s0)
 8002eac:	07e2                	slli	a5,a5,0x18
 8002eae:	87e1                	srai	a5,a5,0x18
 8002eb0:	fcf046e3          	bgtz	a5,8002e7c <prvUnlockQueue+0x1e>
 8002eb4:	a011                	j	8002eb8 <prvUnlockQueue+0x5a>
					break;
 8002eb6:	0001                	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002eb8:	fdc42783          	lw	a5,-36(s0)
 8002ebc:	577d                	li	a4,-1
 8002ebe:	04e786a3          	sb	a4,77(a5)
	}
	taskEXIT_CRITICAL();
 8002ec2:	ebbfd0ef          	jal	ra,8000d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002ec6:	e2dfd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002eca:	fdc42783          	lw	a5,-36(s0)
 8002ece:	04c7c783          	lbu	a5,76(a5)
 8002ed2:	fef40723          	sb	a5,-18(s0)

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ed6:	a035                	j	8002f02 <prvUnlockQueue+0xa4>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ed8:	fdc42783          	lw	a5,-36(s0)
 8002edc:	4b9c                	lw	a5,16(a5)
 8002ede:	cb8d                	beqz	a5,8002f10 <prvUnlockQueue+0xb2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ee0:	fdc42783          	lw	a5,-36(s0)
 8002ee4:	07c1                	addi	a5,a5,16
 8002ee6:	853e                	mv	a0,a5
 8002ee8:	679000ef          	jal	ra,8003d60 <xTaskRemoveFromEventList>
 8002eec:	87aa                	mv	a5,a0
 8002eee:	c399                	beqz	a5,8002ef4 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 8002ef0:	124010ef          	jal	ra,8004014 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002ef4:	fee44783          	lbu	a5,-18(s0)
 8002ef8:	17fd                	addi	a5,a5,-1
 8002efa:	0ff7f793          	zext.b	a5,a5
 8002efe:	fef40723          	sb	a5,-18(s0)
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f02:	fee44783          	lbu	a5,-18(s0)
 8002f06:	07e2                	slli	a5,a5,0x18
 8002f08:	87e1                	srai	a5,a5,0x18
 8002f0a:	fcf047e3          	bgtz	a5,8002ed8 <prvUnlockQueue+0x7a>
 8002f0e:	a011                	j	8002f12 <prvUnlockQueue+0xb4>
			}
			else
			{
				break;
 8002f10:	0001                	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002f12:	fdc42783          	lw	a5,-36(s0)
 8002f16:	577d                	li	a4,-1
 8002f18:	04e78623          	sb	a4,76(a5)
	}
	taskEXIT_CRITICAL();
 8002f1c:	e61fd0ef          	jal	ra,8000d7c <vPortExitCritical>
}
 8002f20:	0001                	nop
 8002f22:	50b2                	lw	ra,44(sp)
 8002f24:	5422                	lw	s0,40(sp)
 8002f26:	6145                	addi	sp,sp,48
 8002f28:	8082                	ret

08002f2a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002f2a:	7179                	addi	sp,sp,-48
 8002f2c:	d606                	sw	ra,44(sp)
 8002f2e:	d422                	sw	s0,40(sp)
 8002f30:	1800                	addi	s0,sp,48
 8002f32:	fca42e23          	sw	a0,-36(s0)
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f36:	dbdfd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002f3a:	fdc42783          	lw	a5,-36(s0)
 8002f3e:	43bc                	lw	a5,64(a5)
 8002f40:	e789                	bnez	a5,8002f4a <prvIsQueueEmpty+0x20>
		{
			xReturn = pdTRUE;
 8002f42:	4785                	li	a5,1
 8002f44:	fef42623          	sw	a5,-20(s0)
 8002f48:	a019                	j	8002f4e <prvIsQueueEmpty+0x24>
		}
		else
		{
			xReturn = pdFALSE;
 8002f4a:	fe042623          	sw	zero,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8002f4e:	e2ffd0ef          	jal	ra,8000d7c <vPortExitCritical>

	return xReturn;
 8002f52:	fec42783          	lw	a5,-20(s0)
}
 8002f56:	853e                	mv	a0,a5
 8002f58:	50b2                	lw	ra,44(sp)
 8002f5a:	5422                	lw	s0,40(sp)
 8002f5c:	6145                	addi	sp,sp,48
 8002f5e:	8082                	ret

08002f60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002f60:	7179                	addi	sp,sp,-48
 8002f62:	d606                	sw	ra,44(sp)
 8002f64:	d422                	sw	s0,40(sp)
 8002f66:	1800                	addi	s0,sp,48
 8002f68:	fca42e23          	sw	a0,-36(s0)
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f6c:	d87fd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f70:	fdc42783          	lw	a5,-36(s0)
 8002f74:	43b8                	lw	a4,64(a5)
 8002f76:	fdc42783          	lw	a5,-36(s0)
 8002f7a:	43fc                	lw	a5,68(a5)
 8002f7c:	00f71663          	bne	a4,a5,8002f88 <prvIsQueueFull+0x28>
		{
			xReturn = pdTRUE;
 8002f80:	4785                	li	a5,1
 8002f82:	fef42623          	sw	a5,-20(s0)
 8002f86:	a019                	j	8002f8c <prvIsQueueFull+0x2c>
		}
		else
		{
			xReturn = pdFALSE;
 8002f88:	fe042623          	sw	zero,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8002f8c:	df1fd0ef          	jal	ra,8000d7c <vPortExitCritical>

	return xReturn;
 8002f90:	fec42783          	lw	a5,-20(s0)
}
 8002f94:	853e                	mv	a0,a5
 8002f96:	50b2                	lw	ra,44(sp)
 8002f98:	5422                	lw	s0,40(sp)
 8002f9a:	6145                	addi	sp,sp,48
 8002f9c:	8082                	ret

08002f9e <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002f9e:	7179                	addi	sp,sp,-48
 8002fa0:	d622                	sw	s0,44(sp)
 8002fa2:	1800                	addi	s0,sp,48
 8002fa4:	fca42e23          	sw	a0,-36(s0)
 8002fa8:	fcb42c23          	sw	a1,-40(s0)
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002fac:	fe042623          	sw	zero,-20(s0)
 8002fb0:	a0b9                	j	8002ffe <vQueueAddToRegistry+0x60>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002fb2:	081217b7          	lui	a5,0x8121
 8002fb6:	8e078713          	addi	a4,a5,-1824 # 81208e0 <xQueueRegistry>
 8002fba:	fec42783          	lw	a5,-20(s0)
 8002fbe:	078e                	slli	a5,a5,0x3
 8002fc0:	97ba                	add	a5,a5,a4
 8002fc2:	439c                	lw	a5,0(a5)
 8002fc4:	eb85                	bnez	a5,8002ff4 <vQueueAddToRegistry+0x56>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002fc6:	081217b7          	lui	a5,0x8121
 8002fca:	8e078713          	addi	a4,a5,-1824 # 81208e0 <xQueueRegistry>
 8002fce:	fec42783          	lw	a5,-20(s0)
 8002fd2:	078e                	slli	a5,a5,0x3
 8002fd4:	97ba                	add	a5,a5,a4
 8002fd6:	fd842703          	lw	a4,-40(s0)
 8002fda:	c398                	sw	a4,0(a5)
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002fdc:	081217b7          	lui	a5,0x8121
 8002fe0:	8e078713          	addi	a4,a5,-1824 # 81208e0 <xQueueRegistry>
 8002fe4:	fec42783          	lw	a5,-20(s0)
 8002fe8:	078e                	slli	a5,a5,0x3
 8002fea:	97ba                	add	a5,a5,a4
 8002fec:	fdc42703          	lw	a4,-36(s0)
 8002ff0:	c3d8                	sw	a4,4(a5)

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002ff2:	a821                	j	800300a <vQueueAddToRegistry+0x6c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ff4:	fec42783          	lw	a5,-20(s0)
 8002ff8:	0785                	addi	a5,a5,1
 8002ffa:	fef42623          	sw	a5,-20(s0)
 8002ffe:	fec42703          	lw	a4,-20(s0)
 8003002:	47a5                	li	a5,9
 8003004:	fae7f7e3          	bgeu	a5,a4,8002fb2 <vQueueAddToRegistry+0x14>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003008:	0001                	nop
 800300a:	0001                	nop
 800300c:	5432                	lw	s0,44(sp)
 800300e:	6145                	addi	sp,sp,48
 8003010:	8082                	ret

08003012 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003012:	7179                	addi	sp,sp,-48
 8003014:	d606                	sw	ra,44(sp)
 8003016:	d422                	sw	s0,40(sp)
 8003018:	1800                	addi	s0,sp,48
 800301a:	fca42e23          	sw	a0,-36(s0)
 800301e:	fcb42823          	sw	a1,-48(s0)
 8003022:	fcc42a23          	sw	a2,-44(s0)
 8003026:	fcd42c23          	sw	a3,-40(s0)
	Queue_t * const pxQueue = xQueue;
 800302a:	fdc42783          	lw	a5,-36(s0)
 800302e:	fef42623          	sw	a5,-20(s0)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003032:	cc1fd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
 8003036:	fec42783          	lw	a5,-20(s0)
 800303a:	04c7c783          	lbu	a5,76(a5)
 800303e:	07e2                	slli	a5,a5,0x18
 8003040:	87e1                	srai	a5,a5,0x18
 8003042:	577d                	li	a4,-1
 8003044:	00e79663          	bne	a5,a4,8003050 <vQueueWaitForMessageRestricted+0x3e>
 8003048:	fec42783          	lw	a5,-20(s0)
 800304c:	04078623          	sb	zero,76(a5)
 8003050:	fec42783          	lw	a5,-20(s0)
 8003054:	04d7c783          	lbu	a5,77(a5)
 8003058:	07e2                	slli	a5,a5,0x18
 800305a:	87e1                	srai	a5,a5,0x18
 800305c:	577d                	li	a4,-1
 800305e:	00e79663          	bne	a5,a4,800306a <vQueueWaitForMessageRestricted+0x58>
 8003062:	fec42783          	lw	a5,-20(s0)
 8003066:	040786a3          	sb	zero,77(a5)
 800306a:	d13fd0ef          	jal	ra,8000d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800306e:	fec42783          	lw	a5,-20(s0)
 8003072:	43bc                	lw	a5,64(a5)
 8003074:	ef91                	bnez	a5,8003090 <vQueueWaitForMessageRestricted+0x7e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003076:	fec42783          	lw	a5,-20(s0)
 800307a:	02878793          	addi	a5,a5,40
 800307e:	fd842683          	lw	a3,-40(s0)
 8003082:	fd042583          	lw	a1,-48(s0)
 8003086:	fd442603          	lw	a2,-44(s0)
 800308a:	853e                	mv	a0,a5
 800308c:	453000ef          	jal	ra,8003cde <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003090:	fec42503          	lw	a0,-20(s0)
 8003094:	33e9                	jal	8002e5e <prvUnlockQueue>
	}
 8003096:	0001                	nop
 8003098:	50b2                	lw	ra,44(sp)
 800309a:	5422                	lw	s0,40(sp)
 800309c:	6145                	addi	sp,sp,48
 800309e:	8082                	ret

080030a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80030a0:	7139                	addi	sp,sp,-64
 80030a2:	de06                	sw	ra,60(sp)
 80030a4:	dc22                	sw	s0,56(sp)
 80030a6:	0080                	addi	s0,sp,64
 80030a8:	fca42e23          	sw	a0,-36(s0)
 80030ac:	fcb42c23          	sw	a1,-40(s0)
 80030b0:	fcd42823          	sw	a3,-48(s0)
 80030b4:	fce42623          	sw	a4,-52(s0)
 80030b8:	fcf42423          	sw	a5,-56(s0)
 80030bc:	87b2                	mv	a5,a2
 80030be:	fcf41b23          	sh	a5,-42(s0)
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80030c2:	fd645783          	lhu	a5,-42(s0)
 80030c6:	078a                	slli	a5,a5,0x2
 80030c8:	853e                	mv	a0,a5
 80030ca:	fc4fe0ef          	jal	ra,800188e <pvPortMalloc>
 80030ce:	fea42223          	sw	a0,-28(s0)

			if( pxStack != NULL )
 80030d2:	fe442783          	lw	a5,-28(s0)
 80030d6:	c78d                	beqz	a5,8003100 <xTaskCreate+0x60>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80030d8:	07800513          	li	a0,120
 80030dc:	fb2fe0ef          	jal	ra,800188e <pvPortMalloc>
 80030e0:	fea42623          	sw	a0,-20(s0)

				if( pxNewTCB != NULL )
 80030e4:	fec42783          	lw	a5,-20(s0)
 80030e8:	c799                	beqz	a5,80030f6 <xTaskCreate+0x56>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80030ea:	fec42783          	lw	a5,-20(s0)
 80030ee:	fe442703          	lw	a4,-28(s0)
 80030f2:	dfd8                	sw	a4,60(a5)
 80030f4:	a801                	j	8003104 <xTaskCreate+0x64>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80030f6:	fe442503          	lw	a0,-28(s0)
 80030fa:	9bffe0ef          	jal	ra,8001ab8 <vPortFree>
 80030fe:	a019                	j	8003104 <xTaskCreate+0x64>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003100:	fe042623          	sw	zero,-20(s0)
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003104:	fec42783          	lw	a5,-20(s0)
 8003108:	cb85                	beqz	a5,8003138 <xTaskCreate+0x98>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800310a:	fd645603          	lhu	a2,-42(s0)
 800310e:	4881                	li	a7,0
 8003110:	fec42803          	lw	a6,-20(s0)
 8003114:	fc842783          	lw	a5,-56(s0)
 8003118:	fcc42703          	lw	a4,-52(s0)
 800311c:	fd042683          	lw	a3,-48(s0)
 8003120:	fd842583          	lw	a1,-40(s0)
 8003124:	fdc42503          	lw	a0,-36(s0)
 8003128:	2015                	jal	800314c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800312a:	fec42503          	lw	a0,-20(s0)
 800312e:	2429                	jal	8003338 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003130:	4785                	li	a5,1
 8003132:	fef42423          	sw	a5,-24(s0)
 8003136:	a021                	j	800313e <xTaskCreate+0x9e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003138:	57fd                	li	a5,-1
 800313a:	fef42423          	sw	a5,-24(s0)
		}

		return xReturn;
 800313e:	fe842783          	lw	a5,-24(s0)
	}
 8003142:	853e                	mv	a0,a5
 8003144:	50f2                	lw	ra,60(sp)
 8003146:	5462                	lw	s0,56(sp)
 8003148:	6121                	addi	sp,sp,64
 800314a:	8082                	ret

0800314c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800314c:	7139                	addi	sp,sp,-64
 800314e:	de06                	sw	ra,60(sp)
 8003150:	dc22                	sw	s0,56(sp)
 8003152:	da4a                	sw	s2,52(sp)
 8003154:	d84e                	sw	s3,48(sp)
 8003156:	0080                	addi	s0,sp,64
 8003158:	fca42e23          	sw	a0,-36(s0)
 800315c:	fcb42c23          	sw	a1,-40(s0)
 8003160:	fcc42a23          	sw	a2,-44(s0)
 8003164:	fcd42823          	sw	a3,-48(s0)
 8003168:	fce42623          	sw	a4,-52(s0)
 800316c:	fcf42423          	sw	a5,-56(s0)
 8003170:	fd042223          	sw	a6,-60(s0)
 8003174:	fd142023          	sw	a7,-64(s0)

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003178:	fc442783          	lw	a5,-60(s0)
 800317c:	5fd8                	lw	a4,60(a5)
 800317e:	fd442783          	lw	a5,-44(s0)
 8003182:	078a                	slli	a5,a5,0x2
 8003184:	863e                	mv	a2,a5
 8003186:	0a500593          	li	a1,165
 800318a:	853a                	mv	a0,a4
 800318c:	0c0130ef          	jal	ra,801624c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003190:	fc442783          	lw	a5,-60(s0)
 8003194:	5fd8                	lw	a4,60(a5)
 8003196:	fd442683          	lw	a3,-44(s0)
 800319a:	400007b7          	lui	a5,0x40000
 800319e:	17fd                	addi	a5,a5,-1
 80031a0:	97b6                	add	a5,a5,a3
 80031a2:	078a                	slli	a5,a5,0x2
 80031a4:	97ba                	add	a5,a5,a4
 80031a6:	fef42423          	sw	a5,-24(s0)
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80031aa:	fe842783          	lw	a5,-24(s0)
 80031ae:	9be1                	andi	a5,a5,-8
 80031b0:	fef42423          	sw	a5,-24(s0)

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80031b4:	fe842783          	lw	a5,-24(s0)
 80031b8:	8b9d                	andi	a5,a5,7
 80031ba:	c395                	beqz	a5,80031de <prvInitialiseNewTask+0x92>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80031bc:	081177b7          	lui	a5,0x8117
 80031c0:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80031c4:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 80031c8:	000207b7          	lui	a5,0x20
 80031cc:	fe744703          	lbu	a4,-25(s0)
 80031d0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80031d4:	0001                	nop
    __RWMB();
 80031d6:	0ff0000f          	fence
}
 80031da:	0001                	nop
 80031dc:	a001                	j	80031dc <prvInitialiseNewTask+0x90>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80031de:	fd842783          	lw	a5,-40(s0)
 80031e2:	cbb9                	beqz	a5,8003238 <prvInitialiseNewTask+0xec>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031e4:	fe042623          	sw	zero,-20(s0)
 80031e8:	a825                	j	8003220 <prvInitialiseNewTask+0xd4>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80031ea:	fd842703          	lw	a4,-40(s0)
 80031ee:	fec42783          	lw	a5,-20(s0)
 80031f2:	97ba                	add	a5,a5,a4
 80031f4:	0007c703          	lbu	a4,0(a5)
 80031f8:	fc442683          	lw	a3,-60(s0)
 80031fc:	fec42783          	lw	a5,-20(s0)
 8003200:	97b6                	add	a5,a5,a3
 8003202:	04e78023          	sb	a4,64(a5)

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003206:	fd842703          	lw	a4,-40(s0)
 800320a:	fec42783          	lw	a5,-20(s0)
 800320e:	97ba                	add	a5,a5,a4
 8003210:	0007c783          	lbu	a5,0(a5)
 8003214:	cf81                	beqz	a5,800322c <prvInitialiseNewTask+0xe0>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003216:	fec42783          	lw	a5,-20(s0)
 800321a:	0785                	addi	a5,a5,1
 800321c:	fef42623          	sw	a5,-20(s0)
 8003220:	fec42703          	lw	a4,-20(s0)
 8003224:	47bd                	li	a5,15
 8003226:	fce7f2e3          	bgeu	a5,a4,80031ea <prvInitialiseNewTask+0x9e>
 800322a:	a011                	j	800322e <prvInitialiseNewTask+0xe2>
			{
				break;
 800322c:	0001                	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800322e:	fc442783          	lw	a5,-60(s0)
 8003232:	040787a3          	sb	zero,79(a5)
 8003236:	a029                	j	8003240 <prvInitialiseNewTask+0xf4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003238:	fc442783          	lw	a5,-60(s0)
 800323c:	04078023          	sb	zero,64(a5)
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003240:	fcc42703          	lw	a4,-52(s0)
 8003244:	479d                	li	a5,7
 8003246:	00e7f563          	bgeu	a5,a4,8003250 <prvInitialiseNewTask+0x104>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800324a:	479d                	li	a5,7
 800324c:	fcf42623          	sw	a5,-52(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003250:	fc442783          	lw	a5,-60(s0)
 8003254:	fcc42703          	lw	a4,-52(s0)
 8003258:	df98                	sw	a4,56(a5)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800325a:	fc442783          	lw	a5,-60(s0)
 800325e:	fcc42703          	lw	a4,-52(s0)
 8003262:	cbb8                	sw	a4,80(a5)
		pxNewTCB->uxMutexesHeld = 0;
 8003264:	fc442783          	lw	a5,-60(s0)
 8003268:	0407aa23          	sw	zero,84(a5)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800326c:	fc442783          	lw	a5,-60(s0)
 8003270:	07a1                	addi	a5,a5,8
 8003272:	853e                	mv	a0,a5
 8003274:	a70fd0ef          	jal	ra,80004e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003278:	fc442783          	lw	a5,-60(s0)
 800327c:	02078793          	addi	a5,a5,32
 8003280:	853e                	mv	a0,a5
 8003282:	a62fd0ef          	jal	ra,80004e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003286:	fc442783          	lw	a5,-60(s0)
 800328a:	fc442703          	lw	a4,-60(s0)
 800328e:	cf98                	sw	a4,24(a5)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003290:	fcc42783          	lw	a5,-52(s0)
 8003294:	893e                	mv	s2,a5
 8003296:	4981                	li	s3,0
 8003298:	4721                	li	a4,8
 800329a:	4781                	li	a5,0
 800329c:	41270633          	sub	a2,a4,s2
 80032a0:	85b2                	mv	a1,a2
 80032a2:	00b735b3          	sltu	a1,a4,a1
 80032a6:	413786b3          	sub	a3,a5,s3
 80032aa:	40b687b3          	sub	a5,a3,a1
 80032ae:	86be                	mv	a3,a5
 80032b0:	8732                	mv	a4,a2
 80032b2:	87b6                	mv	a5,a3
 80032b4:	fc442683          	lw	a3,-60(s0)
 80032b8:	d298                	sw	a4,32(a3)
 80032ba:	d2dc                	sw	a5,36(a3)
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80032bc:	fc442783          	lw	a5,-60(s0)
 80032c0:	fc442703          	lw	a4,-60(s0)
 80032c4:	db98                	sw	a4,48(a5)
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 80032c6:	fe042623          	sw	zero,-20(s0)
 80032ca:	a839                	j	80032e8 <prvInitialiseNewTask+0x19c>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 80032cc:	fc442703          	lw	a4,-60(s0)
 80032d0:	fec42783          	lw	a5,-20(s0)
 80032d4:	07d1                	addi	a5,a5,20
 80032d6:	078a                	slli	a5,a5,0x2
 80032d8:	97ba                	add	a5,a5,a4
 80032da:	0007a423          	sw	zero,8(a5)
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 80032de:	fec42783          	lw	a5,-20(s0)
 80032e2:	0785                	addi	a5,a5,1
 80032e4:	fef42623          	sw	a5,-20(s0)
 80032e8:	fec42703          	lw	a4,-20(s0)
 80032ec:	4791                	li	a5,4
 80032ee:	fce7ffe3          	bgeu	a5,a4,80032cc <prvInitialiseNewTask+0x180>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80032f2:	fc442783          	lw	a5,-60(s0)
 80032f6:	0607a623          	sw	zero,108(a5)
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80032fa:	fc442783          	lw	a5,-60(s0)
 80032fe:	06078823          	sb	zero,112(a5)
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003302:	fd042603          	lw	a2,-48(s0)
 8003306:	fdc42583          	lw	a1,-36(s0)
 800330a:	fe842503          	lw	a0,-24(s0)
 800330e:	f50fd0ef          	jal	ra,8000a5e <pxPortInitialiseStack>
 8003312:	872a                	mv	a4,a0
 8003314:	fc442783          	lw	a5,-60(s0)
 8003318:	c398                	sw	a4,0(a5)
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800331a:	fc842783          	lw	a5,-56(s0)
 800331e:	c791                	beqz	a5,800332a <prvInitialiseNewTask+0x1de>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003320:	fc842783          	lw	a5,-56(s0)
 8003324:	fc442703          	lw	a4,-60(s0)
 8003328:	c398                	sw	a4,0(a5)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800332a:	0001                	nop
 800332c:	50f2                	lw	ra,60(sp)
 800332e:	5462                	lw	s0,56(sp)
 8003330:	5952                	lw	s2,52(sp)
 8003332:	59c2                	lw	s3,48(sp)
 8003334:	6121                	addi	sp,sp,64
 8003336:	8082                	ret

08003338 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003338:	7139                	addi	sp,sp,-64
 800333a:	de06                	sw	ra,60(sp)
 800333c:	dc22                	sw	s0,56(sp)
 800333e:	0080                	addi	s0,sp,64
 8003340:	fca42623          	sw	a0,-52(s0)
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003344:	9affd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003348:	081197b7          	lui	a5,0x8119
 800334c:	f847a783          	lw	a5,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
 8003350:	00178713          	addi	a4,a5,1
 8003354:	081197b7          	lui	a5,0x8119
 8003358:	f8e7a223          	sw	a4,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
		if( pxCurrentTCB == NULL )
 800335c:	081197b7          	lui	a5,0x8119
 8003360:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003364:	e38d                	bnez	a5,8003386 <prvAddNewTaskToReadyList+0x4e>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003366:	081197b7          	lui	a5,0x8119
 800336a:	fcc42703          	lw	a4,-52(s0)
 800336e:	f6e7aa23          	sw	a4,-140(a5) # 8118f74 <pxCurrentTCB>

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003372:	081197b7          	lui	a5,0x8119
 8003376:	f847a703          	lw	a4,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
 800337a:	4785                	li	a5,1
 800337c:	02f71a63          	bne	a4,a5,80033b0 <prvAddNewTaskToReadyList+0x78>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003380:	4c1000ef          	jal	ra,8004040 <prvInitialiseTaskLists>
 8003384:	a035                	j	80033b0 <prvAddNewTaskToReadyList+0x78>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003386:	081197b7          	lui	a5,0x8119
 800338a:	f947a783          	lw	a5,-108(a5) # 8118f94 <xSchedulerRunning>
 800338e:	e38d                	bnez	a5,80033b0 <prvAddNewTaskToReadyList+0x78>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003390:	081197b7          	lui	a5,0x8119
 8003394:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003398:	5f98                	lw	a4,56(a5)
 800339a:	fcc42783          	lw	a5,-52(s0)
 800339e:	5f9c                	lw	a5,56(a5)
 80033a0:	00e7e863          	bltu	a5,a4,80033b0 <prvAddNewTaskToReadyList+0x78>
				{
					pxCurrentTCB = pxNewTCB;
 80033a4:	081197b7          	lui	a5,0x8119
 80033a8:	fcc42703          	lw	a4,-52(s0)
 80033ac:	f6e7aa23          	sw	a4,-140(a5) # 8118f74 <pxCurrentTCB>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80033b0:	081197b7          	lui	a5,0x8119
 80033b4:	fa87a783          	lw	a5,-88(a5) # 8118fa8 <uxTaskNumber>
 80033b8:	00178713          	addi	a4,a5,1
 80033bc:	081197b7          	lui	a5,0x8119
 80033c0:	fae7a423          	sw	a4,-88(a5) # 8118fa8 <uxTaskNumber>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80033c4:	fcc42783          	lw	a5,-52(s0)
 80033c8:	5f98                	lw	a4,56(a5)
 80033ca:	081197b7          	lui	a5,0x8119
 80033ce:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 80033d2:	00e7f963          	bgeu	a5,a4,80033e4 <prvAddNewTaskToReadyList+0xac>
 80033d6:	fcc42783          	lw	a5,-52(s0)
 80033da:	5f98                	lw	a4,56(a5)
 80033dc:	081197b7          	lui	a5,0x8119
 80033e0:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 80033e4:	fcc42783          	lw	a5,-52(s0)
 80033e8:	5f98                	lw	a4,56(a5)
 80033ea:	47e1                	li	a5,24
 80033ec:	02f70733          	mul	a4,a4,a5
 80033f0:	081217b7          	lui	a5,0x8121
 80033f4:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 80033f8:	973e                	add	a4,a4,a5
 80033fa:	fcc42783          	lw	a5,-52(s0)
 80033fe:	07a1                	addi	a5,a5,8
 8003400:	85be                	mv	a1,a5
 8003402:	853a                	mv	a0,a4
 8003404:	8fafd0ef          	jal	ra,80004fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003408:	975fd0ef          	jal	ra,8000d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800340c:	081197b7          	lui	a5,0x8119
 8003410:	f947a783          	lw	a5,-108(a5) # 8118f94 <xSchedulerRunning>
 8003414:	cbc9                	beqz	a5,80034a6 <prvAddNewTaskToReadyList+0x16e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003416:	081197b7          	lui	a5,0x8119
 800341a:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 800341e:	5f98                	lw	a4,56(a5)
 8003420:	fcc42783          	lw	a5,-52(s0)
 8003424:	5f9c                	lw	a5,56(a5)
 8003426:	08f77063          	bgeu	a4,a5,80034a6 <prvAddNewTaskToReadyList+0x16e>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800342a:	f14027f3          	csrr	a5,mhartid
 800342e:	fef42623          	sw	a5,-20(s0)
 8003432:	fec42783          	lw	a5,-20(s0)
 8003436:	0ff7f793          	zext.b	a5,a5
 800343a:	fef42423          	sw	a5,-24(s0)
    return id;
 800343e:	fe842783          	lw	a5,-24(s0)
    unsigned long hartid = __get_hart_id();
 8003442:	fef42223          	sw	a5,-28(s0)
 8003446:	fe442783          	lw	a5,-28(s0)
 800344a:	fef42023          	sw	a5,-32(s0)
    if (hartid == 0) {
 800344e:	fe042783          	lw	a5,-32(s0)
 8003452:	e385                	bnez	a5,8003472 <prvAddNewTaskToReadyList+0x13a>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8003454:	00030737          	lui	a4,0x30
 8003458:	6785                	lui	a5,0x1
 800345a:	97ba                	add	a5,a5,a4
 800345c:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8003460:	000306b7          	lui	a3,0x30
 8003464:	0017e713          	ori	a4,a5,1
 8003468:	6785                	lui	a5,0x1
 800346a:	97b6                	add	a5,a5,a3
 800346c:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8003470:	a03d                	j	800349e <prvAddNewTaskToReadyList+0x166>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8003472:	fe042783          	lw	a5,-32(s0)
 8003476:	00279713          	slli	a4,a5,0x2
 800347a:	000317b7          	lui	a5,0x31
 800347e:	97ba                	add	a5,a5,a4
 8003480:	fcf42e23          	sw	a5,-36(s0)
 8003484:	fdc42783          	lw	a5,-36(s0)
 8003488:	fcf42c23          	sw	a5,-40(s0)
 800348c:	4785                	li	a5,1
 800348e:	fcf42a23          	sw	a5,-44(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8003492:	fd442783          	lw	a5,-44(s0)
 8003496:	fd842703          	lw	a4,-40(s0)
 800349a:	c31c                	sw	a5,0(a4)
}
 800349c:	0001                	nop
}
 800349e:	0001                	nop
}
 80034a0:	0001                	nop
		{
			taskYIELD_IF_USING_PREEMPTION();
 80034a2:	0ff0000f          	fence
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034a6:	0001                	nop
 80034a8:	50f2                	lw	ra,60(sp)
 80034aa:	5462                	lw	s0,56(sp)
 80034ac:	6121                	addi	sp,sp,64
 80034ae:	8082                	ret

080034b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80034b0:	715d                	addi	sp,sp,-80
 80034b2:	c686                	sw	ra,76(sp)
 80034b4:	c4a2                	sw	s0,72(sp)
 80034b6:	0880                	addi	s0,sp,80
 80034b8:	faa42c23          	sw	a0,-72(s0)
 80034bc:	fab42e23          	sw	a1,-68(s0)
	BaseType_t xAlreadyYielded = pdFALSE;
 80034c0:	fe042623          	sw	zero,-20(s0)

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80034c4:	fb842783          	lw	a5,-72(s0)
 80034c8:	fbc42703          	lw	a4,-68(s0)
 80034cc:	8fd9                	or	a5,a5,a4
 80034ce:	c3b1                	beqz	a5,8003512 <vTaskDelay+0x62>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80034d0:	081197b7          	lui	a5,0x8119
 80034d4:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80034d8:	c395                	beqz	a5,80034fc <vTaskDelay+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80034da:	081177b7          	lui	a5,0x8117
 80034de:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80034e2:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 80034e6:	000207b7          	lui	a5,0x20
 80034ea:	feb44703          	lbu	a4,-21(s0)
 80034ee:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80034f2:	0001                	nop
    __RWMB();
 80034f4:	0ff0000f          	fence
}
 80034f8:	0001                	nop
 80034fa:	a001                	j	80034fa <vTaskDelay+0x4a>
			vTaskSuspendAll();
 80034fc:	22bd                	jal	800366a <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80034fe:	4601                	li	a2,0
 8003500:	fb842503          	lw	a0,-72(s0)
 8003504:	fbc42583          	lw	a1,-68(s0)
 8003508:	652010ef          	jal	ra,8004b5a <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800350c:	2241                	jal	800368c <xTaskResumeAll>
 800350e:	fea42623          	sw	a0,-20(s0)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003512:	fec42783          	lw	a5,-20(s0)
 8003516:	efbd                	bnez	a5,8003594 <vTaskDelay+0xe4>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8003518:	f14027f3          	csrr	a5,mhartid
 800351c:	fef42223          	sw	a5,-28(s0)
 8003520:	fe442783          	lw	a5,-28(s0)
 8003524:	0ff7f793          	zext.b	a5,a5
 8003528:	fef42023          	sw	a5,-32(s0)
    return id;
 800352c:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8003530:	fcf42e23          	sw	a5,-36(s0)
 8003534:	fdc42783          	lw	a5,-36(s0)
 8003538:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 800353c:	fd842783          	lw	a5,-40(s0)
 8003540:	e385                	bnez	a5,8003560 <vTaskDelay+0xb0>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8003542:	00030737          	lui	a4,0x30
 8003546:	6785                	lui	a5,0x1
 8003548:	97ba                	add	a5,a5,a4
 800354a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800354e:	000306b7          	lui	a3,0x30
 8003552:	0017e713          	ori	a4,a5,1
 8003556:	6785                	lui	a5,0x1
 8003558:	97b6                	add	a5,a5,a3
 800355a:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800355e:	a03d                	j	800358c <vTaskDelay+0xdc>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8003560:	fd842783          	lw	a5,-40(s0)
 8003564:	00279713          	slli	a4,a5,0x2
 8003568:	000317b7          	lui	a5,0x31
 800356c:	97ba                	add	a5,a5,a4
 800356e:	fcf42a23          	sw	a5,-44(s0)
 8003572:	fd442783          	lw	a5,-44(s0)
 8003576:	fcf42823          	sw	a5,-48(s0)
 800357a:	4785                	li	a5,1
 800357c:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8003580:	fcc42783          	lw	a5,-52(s0)
 8003584:	fd042703          	lw	a4,-48(s0)
 8003588:	c31c                	sw	a5,0(a4)
}
 800358a:	0001                	nop
}
 800358c:	0001                	nop
}
 800358e:	0001                	nop
		{
			portYIELD_WITHIN_API();
 8003590:	0ff0000f          	fence
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003594:	0001                	nop
 8003596:	40b6                	lw	ra,76(sp)
 8003598:	4426                	lw	s0,72(sp)
 800359a:	6161                	addi	sp,sp,80
 800359c:	8082                	ret

0800359e <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800359e:	1101                	addi	sp,sp,-32
 80035a0:	ce06                	sw	ra,28(sp)
 80035a2:	cc22                	sw	s0,24(sp)
 80035a4:	1000                	addi	s0,sp,32
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80035a6:	081197b7          	lui	a5,0x8119
 80035aa:	fb878793          	addi	a5,a5,-72 # 8118fb8 <xIdleTaskHandle>
 80035ae:	4701                	li	a4,0
 80035b0:	4681                	li	a3,0
 80035b2:	10000613          	li	a2,256
 80035b6:	a0418593          	addi	a1,gp,-1532 # 81179f4 <_global_impure_ptr+0x4>
 80035ba:	08004537          	lui	a0,0x8004
 80035be:	02c50513          	addi	a0,a0,44 # 800402c <prvIdleTask>
 80035c2:	3cf9                	jal	80030a0 <xTaskCreate>
 80035c4:	fea42623          	sw	a0,-20(s0)
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80035c8:	fec42703          	lw	a4,-20(s0)
 80035cc:	4785                	li	a5,1
 80035ce:	00f71663          	bne	a4,a5,80035da <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
 80035d2:	6d8010ef          	jal	ra,8004caa <xTimerCreateTimerTask>
 80035d6:	fea42623          	sw	a0,-20(s0)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80035da:	fec42703          	lw	a4,-20(s0)
 80035de:	4785                	li	a5,1
 80035e0:	04f71a63          	bne	a4,a5,8003634 <vTaskStartScheduler+0x96>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80035e4:	081177b7          	lui	a5,0x8117
 80035e8:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80035ec:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 80035f0:	000207b7          	lui	a5,0x20
 80035f4:	feb44703          	lbu	a4,-21(s0)
 80035f8:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80035fc:	0001                	nop
    __RWMB();
 80035fe:	0ff0000f          	fence
}
 8003602:	0001                	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003604:	081196b7          	lui	a3,0x8119
 8003608:	577d                	li	a4,-1
 800360a:	57fd                	li	a5,-1
 800360c:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 8003610:	faf6aa23          	sw	a5,-76(a3)
		xSchedulerRunning = pdTRUE;
 8003614:	081197b7          	lui	a5,0x8119
 8003618:	4705                	li	a4,1
 800361a:	f8e7aa23          	sw	a4,-108(a5) # 8118f94 <xSchedulerRunning>
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800361e:	081197b7          	lui	a5,0x8119
 8003622:	4681                	li	a3,0
 8003624:	4701                	li	a4,0
 8003626:	f8d7a423          	sw	a3,-120(a5) # 8118f88 <xTickCount>
 800362a:	f8e7a623          	sw	a4,-116(a5)

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800362e:	e6cfd0ef          	jal	ra,8000c9a <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003632:	a03d                	j	8003660 <vTaskStartScheduler+0xc2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003634:	fec42703          	lw	a4,-20(s0)
 8003638:	57fd                	li	a5,-1
 800363a:	02f71363          	bne	a4,a5,8003660 <vTaskStartScheduler+0xc2>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800363e:	081177b7          	lui	a5,0x8117
 8003642:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003646:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 800364a:	000207b7          	lui	a5,0x20
 800364e:	fea44703          	lbu	a4,-22(s0)
 8003652:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003656:	0001                	nop
    __RWMB();
 8003658:	0ff0000f          	fence
}
 800365c:	0001                	nop
 800365e:	a001                	j	800365e <vTaskStartScheduler+0xc0>
}
 8003660:	0001                	nop
 8003662:	40f2                	lw	ra,28(sp)
 8003664:	4462                	lw	s0,24(sp)
 8003666:	6105                	addi	sp,sp,32
 8003668:	8082                	ret

0800366a <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800366a:	1141                	addi	sp,sp,-16
 800366c:	c622                	sw	s0,12(sp)
 800366e:	0800                	addi	s0,sp,16
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003670:	081197b7          	lui	a5,0x8119
 8003674:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 8003678:	00178713          	addi	a4,a5,1
 800367c:	081197b7          	lui	a5,0x8119
 8003680:	fae7ae23          	sw	a4,-68(a5) # 8118fbc <uxSchedulerSuspended>

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003684:	0001                	nop
 8003686:	4432                	lw	s0,12(sp)
 8003688:	0141                	addi	sp,sp,16
 800368a:	8082                	ret

0800368c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800368c:	7139                	addi	sp,sp,-64
 800368e:	de06                	sw	ra,60(sp)
 8003690:	dc22                	sw	s0,56(sp)
 8003692:	0080                	addi	s0,sp,64
TCB_t *pxTCB = NULL;
 8003694:	fe042623          	sw	zero,-20(s0)
BaseType_t xAlreadyYielded = pdFALSE;
 8003698:	fe042423          	sw	zero,-24(s0)

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800369c:	081197b7          	lui	a5,0x8119
 80036a0:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80036a4:	e395                	bnez	a5,80036c8 <xTaskResumeAll+0x3c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80036a6:	081177b7          	lui	a5,0x8117
 80036aa:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80036ae:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 80036b2:	000207b7          	lui	a5,0x20
 80036b6:	fdf44703          	lbu	a4,-33(s0)
 80036ba:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80036be:	0001                	nop
    __RWMB();
 80036c0:	0ff0000f          	fence
}
 80036c4:	0001                	nop
 80036c6:	a001                	j	80036c6 <xTaskResumeAll+0x3a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036c8:	e2afd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80036cc:	081197b7          	lui	a5,0x8119
 80036d0:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80036d4:	fff78713          	addi	a4,a5,-1
 80036d8:	081197b7          	lui	a5,0x8119
 80036dc:	fae7ae23          	sw	a4,-68(a5) # 8118fbc <uxSchedulerSuspended>

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036e0:	081197b7          	lui	a5,0x8119
 80036e4:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80036e8:	1a079a63          	bnez	a5,800389c <xTaskResumeAll+0x210>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036ec:	081197b7          	lui	a5,0x8119
 80036f0:	f847a783          	lw	a5,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
 80036f4:	1a078463          	beqz	a5,800389c <xTaskResumeAll+0x210>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036f8:	a079                	j	8003786 <xTaskResumeAll+0xfa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036fa:	081217b7          	lui	a5,0x8121
 80036fe:	a2078793          	addi	a5,a5,-1504 # 8120a20 <xPendingReadyList>
 8003702:	4b9c                	lw	a5,16(a5)
 8003704:	4b9c                	lw	a5,16(a5)
 8003706:	fef42623          	sw	a5,-20(s0)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800370a:	fec42783          	lw	a5,-20(s0)
 800370e:	02078793          	addi	a5,a5,32
 8003712:	853e                	mv	a0,a5
 8003714:	f1bfc0ef          	jal	ra,800062e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003718:	fec42783          	lw	a5,-20(s0)
 800371c:	07a1                	addi	a5,a5,8
 800371e:	853e                	mv	a0,a5
 8003720:	f0ffc0ef          	jal	ra,800062e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003724:	fec42783          	lw	a5,-20(s0)
 8003728:	5f98                	lw	a4,56(a5)
 800372a:	081197b7          	lui	a5,0x8119
 800372e:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003732:	00e7f963          	bgeu	a5,a4,8003744 <xTaskResumeAll+0xb8>
 8003736:	fec42783          	lw	a5,-20(s0)
 800373a:	5f98                	lw	a4,56(a5)
 800373c:	081197b7          	lui	a5,0x8119
 8003740:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003744:	fec42783          	lw	a5,-20(s0)
 8003748:	5f98                	lw	a4,56(a5)
 800374a:	47e1                	li	a5,24
 800374c:	02f70733          	mul	a4,a4,a5
 8003750:	081217b7          	lui	a5,0x8121
 8003754:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003758:	973e                	add	a4,a4,a5
 800375a:	fec42783          	lw	a5,-20(s0)
 800375e:	07a1                	addi	a5,a5,8
 8003760:	85be                	mv	a1,a5
 8003762:	853a                	mv	a0,a4
 8003764:	d9bfc0ef          	jal	ra,80004fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003768:	fec42783          	lw	a5,-20(s0)
 800376c:	5f98                	lw	a4,56(a5)
 800376e:	081197b7          	lui	a5,0x8119
 8003772:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003776:	5f9c                	lw	a5,56(a5)
 8003778:	00f76763          	bltu	a4,a5,8003786 <xTaskResumeAll+0xfa>
					{
						xYieldPending = pdTRUE;
 800377c:	081197b7          	lui	a5,0x8119
 8003780:	4705                	li	a4,1
 8003782:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003786:	081217b7          	lui	a5,0x8121
 800378a:	a2078793          	addi	a5,a5,-1504 # 8120a20 <xPendingReadyList>
 800378e:	439c                	lw	a5,0(a5)
 8003790:	f7ad                	bnez	a5,80036fa <xTaskResumeAll+0x6e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003792:	fec42783          	lw	a5,-20(s0)
 8003796:	c399                	beqz	a5,800379c <xTaskResumeAll+0x110>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003798:	1e7000ef          	jal	ra,800417e <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800379c:	081197b7          	lui	a5,0x8119
 80037a0:	f987a703          	lw	a4,-104(a5) # 8118f98 <xPendedTicks>
 80037a4:	f9c7a783          	lw	a5,-100(a5)
 80037a8:	fee42023          	sw	a4,-32(s0)
 80037ac:	fef42223          	sw	a5,-28(s0)

					if( xPendedCounts > ( TickType_t ) 0U )
 80037b0:	fe042783          	lw	a5,-32(s0)
 80037b4:	fe442703          	lw	a4,-28(s0)
 80037b8:	8fd9                	or	a5,a5,a4
 80037ba:	cbb9                	beqz	a5,8003810 <xTaskResumeAll+0x184>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80037bc:	222d                	jal	80038e6 <xTaskIncrementTick>
 80037be:	87aa                	mv	a5,a0
 80037c0:	c791                	beqz	a5,80037cc <xTaskResumeAll+0x140>
							{
								xYieldPending = pdTRUE;
 80037c2:	081197b7          	lui	a5,0x8119
 80037c6:	4705                	li	a4,1
 80037c8:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80037cc:	fe042603          	lw	a2,-32(s0)
 80037d0:	fe442683          	lw	a3,-28(s0)
 80037d4:	557d                	li	a0,-1
 80037d6:	55fd                	li	a1,-1
 80037d8:	00a60733          	add	a4,a2,a0
 80037dc:	883a                	mv	a6,a4
 80037de:	00c83833          	sltu	a6,a6,a2
 80037e2:	00b687b3          	add	a5,a3,a1
 80037e6:	00f806b3          	add	a3,a6,a5
 80037ea:	87b6                	mv	a5,a3
 80037ec:	fee42023          	sw	a4,-32(s0)
 80037f0:	fef42223          	sw	a5,-28(s0)
						} while( xPendedCounts > ( TickType_t ) 0U );
 80037f4:	fe042783          	lw	a5,-32(s0)
 80037f8:	fe442703          	lw	a4,-28(s0)
 80037fc:	8fd9                	or	a5,a5,a4
 80037fe:	ffdd                	bnez	a5,80037bc <xTaskResumeAll+0x130>

						xPendedTicks = 0;
 8003800:	081197b7          	lui	a5,0x8119
 8003804:	4681                	li	a3,0
 8003806:	4701                	li	a4,0
 8003808:	f8d7ac23          	sw	a3,-104(a5) # 8118f98 <xPendedTicks>
 800380c:	f8e7ae23          	sw	a4,-100(a5)
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003810:	081197b7          	lui	a5,0x8119
 8003814:	fa07a783          	lw	a5,-96(a5) # 8118fa0 <xYieldPending>
 8003818:	c3d1                	beqz	a5,800389c <xTaskResumeAll+0x210>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800381a:	4785                	li	a5,1
 800381c:	fef42423          	sw	a5,-24(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8003820:	f14027f3          	csrr	a5,mhartid
 8003824:	fcf42c23          	sw	a5,-40(s0)
 8003828:	fd842783          	lw	a5,-40(s0)
 800382c:	0ff7f793          	zext.b	a5,a5
 8003830:	fcf42a23          	sw	a5,-44(s0)
    return id;
 8003834:	fd442783          	lw	a5,-44(s0)
    unsigned long hartid = __get_hart_id();
 8003838:	fcf42823          	sw	a5,-48(s0)
 800383c:	fd042783          	lw	a5,-48(s0)
 8003840:	fcf42623          	sw	a5,-52(s0)
    if (hartid == 0) {
 8003844:	fcc42783          	lw	a5,-52(s0)
 8003848:	e385                	bnez	a5,8003868 <xTaskResumeAll+0x1dc>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 800384a:	00030737          	lui	a4,0x30
 800384e:	6785                	lui	a5,0x1
 8003850:	97ba                	add	a5,a5,a4
 8003852:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8003856:	000306b7          	lui	a3,0x30
 800385a:	0017e713          	ori	a4,a5,1
 800385e:	6785                	lui	a5,0x1
 8003860:	97b6                	add	a5,a5,a3
 8003862:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8003866:	a03d                	j	8003894 <xTaskResumeAll+0x208>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8003868:	fcc42783          	lw	a5,-52(s0)
 800386c:	00279713          	slli	a4,a5,0x2
 8003870:	000317b7          	lui	a5,0x31
 8003874:	97ba                	add	a5,a5,a4
 8003876:	fcf42423          	sw	a5,-56(s0)
 800387a:	fc842783          	lw	a5,-56(s0)
 800387e:	fcf42223          	sw	a5,-60(s0)
 8003882:	4785                	li	a5,1
 8003884:	fcf42023          	sw	a5,-64(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8003888:	fc042783          	lw	a5,-64(s0)
 800388c:	fc442703          	lw	a4,-60(s0)
 8003890:	c31c                	sw	a5,0(a4)
}
 8003892:	0001                	nop
}
 8003894:	0001                	nop
}
 8003896:	0001                	nop
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003898:	0ff0000f          	fence
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800389c:	ce0fd0ef          	jal	ra,8000d7c <vPortExitCritical>

	return xAlreadyYielded;
 80038a0:	fe842783          	lw	a5,-24(s0)
}
 80038a4:	853e                	mv	a0,a5
 80038a6:	50f2                	lw	ra,60(sp)
 80038a8:	5462                	lw	s0,56(sp)
 80038aa:	6121                	addi	sp,sp,64
 80038ac:	8082                	ret

080038ae <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038ae:	1101                	addi	sp,sp,-32
 80038b0:	ce06                	sw	ra,28(sp)
 80038b2:	cc22                	sw	s0,24(sp)
 80038b4:	1000                	addi	s0,sp,32
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
 80038b6:	c3cfd0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 80038ba:	081197b7          	lui	a5,0x8119
 80038be:	f887a703          	lw	a4,-120(a5) # 8118f88 <xTickCount>
 80038c2:	f8c7a783          	lw	a5,-116(a5)
 80038c6:	fee42423          	sw	a4,-24(s0)
 80038ca:	fef42623          	sw	a5,-20(s0)
	}
	portTICK_TYPE_EXIT_CRITICAL();
 80038ce:	caefd0ef          	jal	ra,8000d7c <vPortExitCritical>

	return xTicks;
 80038d2:	fe842703          	lw	a4,-24(s0)
 80038d6:	fec42783          	lw	a5,-20(s0)
}
 80038da:	853a                	mv	a0,a4
 80038dc:	85be                	mv	a1,a5
 80038de:	40f2                	lw	ra,28(sp)
 80038e0:	4462                	lw	s0,24(sp)
 80038e2:	6105                	addi	sp,sp,32
 80038e4:	8082                	ret

080038e6 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038e6:	7139                	addi	sp,sp,-64
 80038e8:	de06                	sw	ra,60(sp)
 80038ea:	dc22                	sw	s0,56(sp)
 80038ec:	0080                	addi	s0,sp,64
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038ee:	fe042623          	sw	zero,-20(s0)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038f2:	081197b7          	lui	a5,0x8119
 80038f6:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80038fa:	20079e63          	bnez	a5,8003b16 <xTaskIncrementTick+0x230>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038fe:	081197b7          	lui	a5,0x8119
 8003902:	f887a603          	lw	a2,-120(a5) # 8118f88 <xTickCount>
 8003906:	f8c7a683          	lw	a3,-116(a5)
 800390a:	4505                	li	a0,1
 800390c:	4581                	li	a1,0
 800390e:	00a60733          	add	a4,a2,a0
 8003912:	883a                	mv	a6,a4
 8003914:	00c83833          	sltu	a6,a6,a2
 8003918:	00b687b3          	add	a5,a3,a1
 800391c:	00f806b3          	add	a3,a6,a5
 8003920:	87b6                	mv	a5,a3
 8003922:	fee42023          	sw	a4,-32(s0)
 8003926:	fef42223          	sw	a5,-28(s0)

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800392a:	081196b7          	lui	a3,0x8119
 800392e:	fe042703          	lw	a4,-32(s0)
 8003932:	fe442783          	lw	a5,-28(s0)
 8003936:	f8e6a423          	sw	a4,-120(a3) # 8118f88 <xTickCount>
 800393a:	f8f6a623          	sw	a5,-116(a3)

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800393e:	fe042783          	lw	a5,-32(s0)
 8003942:	fe442703          	lw	a4,-28(s0)
 8003946:	8fd9                	or	a5,a5,a4
 8003948:	eba5                	bnez	a5,80039b8 <xTaskIncrementTick+0xd2>
		{
			taskSWITCH_DELAYED_LISTS();
 800394a:	081197b7          	lui	a5,0x8119
 800394e:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 8003952:	439c                	lw	a5,0(a5)
 8003954:	c395                	beqz	a5,8003978 <xTaskIncrementTick+0x92>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003956:	081177b7          	lui	a5,0x8117
 800395a:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800395e:	fcf407a3          	sb	a5,-49(s0)
    ECLIC->MTH = mth;
 8003962:	000207b7          	lui	a5,0x20
 8003966:	fcf44703          	lbu	a4,-49(s0)
 800396a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800396e:	0001                	nop
    __RWMB();
 8003970:	0ff0000f          	fence
}
 8003974:	0001                	nop
 8003976:	a001                	j	8003976 <xTaskIncrementTick+0x90>
 8003978:	081197b7          	lui	a5,0x8119
 800397c:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 8003980:	fcf42e23          	sw	a5,-36(s0)
 8003984:	081197b7          	lui	a5,0x8119
 8003988:	f7c7a703          	lw	a4,-132(a5) # 8118f7c <pxOverflowDelayedTaskList>
 800398c:	081197b7          	lui	a5,0x8119
 8003990:	f6e7ac23          	sw	a4,-136(a5) # 8118f78 <pxDelayedTaskList>
 8003994:	081197b7          	lui	a5,0x8119
 8003998:	fdc42703          	lw	a4,-36(s0)
 800399c:	f6e7ae23          	sw	a4,-132(a5) # 8118f7c <pxOverflowDelayedTaskList>
 80039a0:	081197b7          	lui	a5,0x8119
 80039a4:	fa47a783          	lw	a5,-92(a5) # 8118fa4 <xNumOfOverflows>
 80039a8:	00178713          	addi	a4,a5,1
 80039ac:	081197b7          	lui	a5,0x8119
 80039b0:	fae7a223          	sw	a4,-92(a5) # 8118fa4 <xNumOfOverflows>
 80039b4:	7ca000ef          	jal	ra,800417e <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80039b8:	081197b7          	lui	a5,0x8119
 80039bc:	fb07a703          	lw	a4,-80(a5) # 8118fb0 <xNextTaskUnblockTime>
 80039c0:	fb47a783          	lw	a5,-76(a5)
 80039c4:	fe442683          	lw	a3,-28(s0)
 80039c8:	863e                	mv	a2,a5
 80039ca:	10c6e963          	bltu	a3,a2,8003adc <xTaskIncrementTick+0x1f6>
 80039ce:	fe442683          	lw	a3,-28(s0)
 80039d2:	863e                	mv	a2,a5
 80039d4:	00c69763          	bne	a3,a2,80039e2 <xTaskIncrementTick+0xfc>
 80039d8:	fe042683          	lw	a3,-32(s0)
 80039dc:	87ba                	mv	a5,a4
 80039de:	0ef6ef63          	bltu	a3,a5,8003adc <xTaskIncrementTick+0x1f6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039e2:	081197b7          	lui	a5,0x8119
 80039e6:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 80039ea:	439c                	lw	a5,0(a5)
 80039ec:	eb91                	bnez	a5,8003a00 <xTaskIncrementTick+0x11a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039ee:	081196b7          	lui	a3,0x8119
 80039f2:	577d                	li	a4,-1
 80039f4:	57fd                	li	a5,-1
 80039f6:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 80039fa:	faf6aa23          	sw	a5,-76(a3)
					break;
 80039fe:	a8f9                	j	8003adc <xTaskIncrementTick+0x1f6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a00:	081197b7          	lui	a5,0x8119
 8003a04:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 8003a08:	4b9c                	lw	a5,16(a5)
 8003a0a:	4b9c                	lw	a5,16(a5)
 8003a0c:	fcf42c23          	sw	a5,-40(s0)
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a10:	fd842783          	lw	a5,-40(s0)
 8003a14:	4798                	lw	a4,8(a5)
 8003a16:	47dc                	lw	a5,12(a5)
 8003a18:	fce42823          	sw	a4,-48(s0)
 8003a1c:	fcf42a23          	sw	a5,-44(s0)

					if( xConstTickCount < xItemValue )
 8003a20:	fd442703          	lw	a4,-44(s0)
 8003a24:	fe442783          	lw	a5,-28(s0)
 8003a28:	00e7ee63          	bltu	a5,a4,8003a44 <xTaskIncrementTick+0x15e>
 8003a2c:	fd442703          	lw	a4,-44(s0)
 8003a30:	fe442783          	lw	a5,-28(s0)
 8003a34:	02f71363          	bne	a4,a5,8003a5a <xTaskIncrementTick+0x174>
 8003a38:	fd042703          	lw	a4,-48(s0)
 8003a3c:	fe042783          	lw	a5,-32(s0)
 8003a40:	00e7fd63          	bgeu	a5,a4,8003a5a <xTaskIncrementTick+0x174>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a44:	081196b7          	lui	a3,0x8119
 8003a48:	fd042703          	lw	a4,-48(s0)
 8003a4c:	fd442783          	lw	a5,-44(s0)
 8003a50:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 8003a54:	faf6aa23          	sw	a5,-76(a3)
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a58:	a051                	j	8003adc <xTaskIncrementTick+0x1f6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a5a:	fd842783          	lw	a5,-40(s0)
 8003a5e:	07a1                	addi	a5,a5,8
 8003a60:	853e                	mv	a0,a5
 8003a62:	bcdfc0ef          	jal	ra,800062e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a66:	fd842783          	lw	a5,-40(s0)
 8003a6a:	5bdc                	lw	a5,52(a5)
 8003a6c:	cb81                	beqz	a5,8003a7c <xTaskIncrementTick+0x196>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a6e:	fd842783          	lw	a5,-40(s0)
 8003a72:	02078793          	addi	a5,a5,32
 8003a76:	853e                	mv	a0,a5
 8003a78:	bb7fc0ef          	jal	ra,800062e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a7c:	fd842783          	lw	a5,-40(s0)
 8003a80:	5f98                	lw	a4,56(a5)
 8003a82:	081197b7          	lui	a5,0x8119
 8003a86:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003a8a:	00e7f963          	bgeu	a5,a4,8003a9c <xTaskIncrementTick+0x1b6>
 8003a8e:	fd842783          	lw	a5,-40(s0)
 8003a92:	5f98                	lw	a4,56(a5)
 8003a94:	081197b7          	lui	a5,0x8119
 8003a98:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003a9c:	fd842783          	lw	a5,-40(s0)
 8003aa0:	5f98                	lw	a4,56(a5)
 8003aa2:	47e1                	li	a5,24
 8003aa4:	02f70733          	mul	a4,a4,a5
 8003aa8:	081217b7          	lui	a5,0x8121
 8003aac:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003ab0:	973e                	add	a4,a4,a5
 8003ab2:	fd842783          	lw	a5,-40(s0)
 8003ab6:	07a1                	addi	a5,a5,8
 8003ab8:	85be                	mv	a1,a5
 8003aba:	853a                	mv	a0,a4
 8003abc:	a43fc0ef          	jal	ra,80004fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ac0:	fd842783          	lw	a5,-40(s0)
 8003ac4:	5f98                	lw	a4,56(a5)
 8003ac6:	081197b7          	lui	a5,0x8119
 8003aca:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003ace:	5f9c                	lw	a5,56(a5)
 8003ad0:	f0f769e3          	bltu	a4,a5,80039e2 <xTaskIncrementTick+0xfc>
						{
							xSwitchRequired = pdTRUE;
 8003ad4:	4785                	li	a5,1
 8003ad6:	fef42623          	sw	a5,-20(s0)
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ada:	b721                	j	80039e2 <xTaskIncrementTick+0xfc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003adc:	081197b7          	lui	a5,0x8119
 8003ae0:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003ae4:	5f94                	lw	a3,56(a5)
 8003ae6:	081217b7          	lui	a5,0x8121
 8003aea:	93078713          	addi	a4,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003aee:	47e1                	li	a5,24
 8003af0:	02f687b3          	mul	a5,a3,a5
 8003af4:	97ba                	add	a5,a5,a4
 8003af6:	4398                	lw	a4,0(a5)
 8003af8:	4785                	li	a5,1
 8003afa:	00e7f563          	bgeu	a5,a4,8003b04 <xTaskIncrementTick+0x21e>
			{
				xSwitchRequired = pdTRUE;
 8003afe:	4785                	li	a5,1
 8003b00:	fef42623          	sw	a5,-20(s0)
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003b04:	081197b7          	lui	a5,0x8119
 8003b08:	fa07a783          	lw	a5,-96(a5) # 8118fa0 <xYieldPending>
 8003b0c:	cf9d                	beqz	a5,8003b4a <xTaskIncrementTick+0x264>
			{
				xSwitchRequired = pdTRUE;
 8003b0e:	4785                	li	a5,1
 8003b10:	fef42623          	sw	a5,-20(s0)
 8003b14:	a81d                	j	8003b4a <xTaskIncrementTick+0x264>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003b16:	081197b7          	lui	a5,0x8119
 8003b1a:	f987a703          	lw	a4,-104(a5) # 8118f98 <xPendedTicks>
 8003b1e:	f9c7a783          	lw	a5,-100(a5)
 8003b22:	4505                	li	a0,1
 8003b24:	4581                	li	a1,0
 8003b26:	00a70633          	add	a2,a4,a0
 8003b2a:	8832                	mv	a6,a2
 8003b2c:	00e83833          	sltu	a6,a6,a4
 8003b30:	00b786b3          	add	a3,a5,a1
 8003b34:	00d807b3          	add	a5,a6,a3
 8003b38:	86be                	mv	a3,a5
 8003b3a:	8732                	mv	a4,a2
 8003b3c:	87b6                	mv	a5,a3
 8003b3e:	081196b7          	lui	a3,0x8119
 8003b42:	f8e6ac23          	sw	a4,-104(a3) # 8118f98 <xPendedTicks>
 8003b46:	f8f6ae23          	sw	a5,-100(a3)
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003b4a:	fec42783          	lw	a5,-20(s0)
}
 8003b4e:	853e                	mv	a0,a5
 8003b50:	50f2                	lw	ra,60(sp)
 8003b52:	5462                	lw	s0,56(sp)
 8003b54:	6121                	addi	sp,sp,64
 8003b56:	8082                	ret

08003b58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b58:	1101                	addi	sp,sp,-32
 8003b5a:	ce06                	sw	ra,28(sp)
 8003b5c:	cc22                	sw	s0,24(sp)
 8003b5e:	1000                	addi	s0,sp,32
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b60:	081197b7          	lui	a5,0x8119
 8003b64:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 8003b68:	c799                	beqz	a5,8003b76 <vTaskSwitchContext+0x1e>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b6a:	081197b7          	lui	a5,0x8119
 8003b6e:	4705                	li	a4,1
 8003b70:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b74:	a8dd                	j	8003c6a <vTaskSwitchContext+0x112>
		xYieldPending = pdFALSE;
 8003b76:	081197b7          	lui	a5,0x8119
 8003b7a:	fa07a023          	sw	zero,-96(a5) # 8118fa0 <xYieldPending>
		taskCHECK_FOR_STACK_OVERFLOW();
 8003b7e:	081197b7          	lui	a5,0x8119
 8003b82:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003b86:	4398                	lw	a4,0(a5)
 8003b88:	081197b7          	lui	a5,0x8119
 8003b8c:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003b90:	5fdc                	lw	a5,60(a5)
 8003b92:	02e7e063          	bltu	a5,a4,8003bb2 <vTaskSwitchContext+0x5a>
 8003b96:	081197b7          	lui	a5,0x8119
 8003b9a:	f747a703          	lw	a4,-140(a5) # 8118f74 <pxCurrentTCB>
 8003b9e:	081197b7          	lui	a5,0x8119
 8003ba2:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003ba6:	04078793          	addi	a5,a5,64
 8003baa:	85be                	mv	a1,a5
 8003bac:	853a                	mv	a0,a4
 8003bae:	3df060ef          	jal	ra,800a78c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bb2:	081197b7          	lui	a5,0x8119
 8003bb6:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003bba:	fef42623          	sw	a5,-20(s0)
 8003bbe:	a815                	j	8003bf2 <vTaskSwitchContext+0x9a>
 8003bc0:	fec42783          	lw	a5,-20(s0)
 8003bc4:	e395                	bnez	a5,8003be8 <vTaskSwitchContext+0x90>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003bc6:	081177b7          	lui	a5,0x8117
 8003bca:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003bce:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8003bd2:	000207b7          	lui	a5,0x20
 8003bd6:	fe744703          	lbu	a4,-25(s0)
 8003bda:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003bde:	0001                	nop
    __RWMB();
 8003be0:	0ff0000f          	fence
}
 8003be4:	0001                	nop
 8003be6:	a001                	j	8003be6 <vTaskSwitchContext+0x8e>
 8003be8:	fec42783          	lw	a5,-20(s0)
 8003bec:	17fd                	addi	a5,a5,-1
 8003bee:	fef42623          	sw	a5,-20(s0)
 8003bf2:	081217b7          	lui	a5,0x8121
 8003bf6:	93078713          	addi	a4,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003bfa:	fec42683          	lw	a3,-20(s0)
 8003bfe:	47e1                	li	a5,24
 8003c00:	02f687b3          	mul	a5,a3,a5
 8003c04:	97ba                	add	a5,a5,a4
 8003c06:	439c                	lw	a5,0(a5)
 8003c08:	dfc5                	beqz	a5,8003bc0 <vTaskSwitchContext+0x68>
 8003c0a:	fec42703          	lw	a4,-20(s0)
 8003c0e:	47e1                	li	a5,24
 8003c10:	02f70733          	mul	a4,a4,a5
 8003c14:	081217b7          	lui	a5,0x8121
 8003c18:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003c1c:	97ba                	add	a5,a5,a4
 8003c1e:	fef42423          	sw	a5,-24(s0)
 8003c22:	fe842783          	lw	a5,-24(s0)
 8003c26:	43dc                	lw	a5,4(a5)
 8003c28:	4798                	lw	a4,8(a5)
 8003c2a:	fe842783          	lw	a5,-24(s0)
 8003c2e:	c3d8                	sw	a4,4(a5)
 8003c30:	fe842783          	lw	a5,-24(s0)
 8003c34:	43d8                	lw	a4,4(a5)
 8003c36:	fe842783          	lw	a5,-24(s0)
 8003c3a:	07a1                	addi	a5,a5,8
 8003c3c:	00f71963          	bne	a4,a5,8003c4e <vTaskSwitchContext+0xf6>
 8003c40:	fe842783          	lw	a5,-24(s0)
 8003c44:	43dc                	lw	a5,4(a5)
 8003c46:	4798                	lw	a4,8(a5)
 8003c48:	fe842783          	lw	a5,-24(s0)
 8003c4c:	c3d8                	sw	a4,4(a5)
 8003c4e:	fe842783          	lw	a5,-24(s0)
 8003c52:	43dc                	lw	a5,4(a5)
 8003c54:	4b98                	lw	a4,16(a5)
 8003c56:	081197b7          	lui	a5,0x8119
 8003c5a:	f6e7aa23          	sw	a4,-140(a5) # 8118f74 <pxCurrentTCB>
 8003c5e:	081197b7          	lui	a5,0x8119
 8003c62:	fec42703          	lw	a4,-20(s0)
 8003c66:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
}
 8003c6a:	0001                	nop
 8003c6c:	40f2                	lw	ra,28(sp)
 8003c6e:	4462                	lw	s0,24(sp)
 8003c70:	6105                	addi	sp,sp,32
 8003c72:	8082                	ret

08003c74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c74:	7179                	addi	sp,sp,-48
 8003c76:	d606                	sw	ra,44(sp)
 8003c78:	d422                	sw	s0,40(sp)
 8003c7a:	1800                	addi	s0,sp,48
 8003c7c:	fca42e23          	sw	a0,-36(s0)
 8003c80:	fcb42823          	sw	a1,-48(s0)
 8003c84:	fcc42a23          	sw	a2,-44(s0)
	configASSERT( pxEventList );
 8003c88:	fdc42783          	lw	a5,-36(s0)
 8003c8c:	e395                	bnez	a5,8003cb0 <vTaskPlaceOnEventList+0x3c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003c8e:	081177b7          	lui	a5,0x8117
 8003c92:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003c96:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8003c9a:	000207b7          	lui	a5,0x20
 8003c9e:	fef44703          	lbu	a4,-17(s0)
 8003ca2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003ca6:	0001                	nop
    __RWMB();
 8003ca8:	0ff0000f          	fence
}
 8003cac:	0001                	nop
 8003cae:	a001                	j	8003cae <vTaskPlaceOnEventList+0x3a>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cb0:	081197b7          	lui	a5,0x8119
 8003cb4:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003cb8:	02078793          	addi	a5,a5,32
 8003cbc:	85be                	mv	a1,a5
 8003cbe:	fdc42503          	lw	a0,-36(s0)
 8003cc2:	8a3fc0ef          	jal	ra,8000564 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003cc6:	4605                	li	a2,1
 8003cc8:	fd042503          	lw	a0,-48(s0)
 8003ccc:	fd442583          	lw	a1,-44(s0)
 8003cd0:	68b000ef          	jal	ra,8004b5a <prvAddCurrentTaskToDelayedList>
}
 8003cd4:	0001                	nop
 8003cd6:	50b2                	lw	ra,44(sp)
 8003cd8:	5422                	lw	s0,40(sp)
 8003cda:	6145                	addi	sp,sp,48
 8003cdc:	8082                	ret

08003cde <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003cde:	7179                	addi	sp,sp,-48
 8003ce0:	d606                	sw	ra,44(sp)
 8003ce2:	d422                	sw	s0,40(sp)
 8003ce4:	1800                	addi	s0,sp,48
 8003ce6:	fca42e23          	sw	a0,-36(s0)
 8003cea:	fcb42823          	sw	a1,-48(s0)
 8003cee:	fcc42a23          	sw	a2,-44(s0)
 8003cf2:	fcd42c23          	sw	a3,-40(s0)
		configASSERT( pxEventList );
 8003cf6:	fdc42783          	lw	a5,-36(s0)
 8003cfa:	e395                	bnez	a5,8003d1e <vTaskPlaceOnEventListRestricted+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003cfc:	081177b7          	lui	a5,0x8117
 8003d00:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003d04:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8003d08:	000207b7          	lui	a5,0x20
 8003d0c:	fef44703          	lbu	a4,-17(s0)
 8003d10:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003d14:	0001                	nop
    __RWMB();
 8003d16:	0ff0000f          	fence
}
 8003d1a:	0001                	nop
 8003d1c:	a001                	j	8003d1c <vTaskPlaceOnEventListRestricted+0x3e>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d1e:	081197b7          	lui	a5,0x8119
 8003d22:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003d26:	02078793          	addi	a5,a5,32
 8003d2a:	85be                	mv	a1,a5
 8003d2c:	fdc42503          	lw	a0,-36(s0)
 8003d30:	fcefc0ef          	jal	ra,80004fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003d34:	fd842783          	lw	a5,-40(s0)
 8003d38:	c799                	beqz	a5,8003d46 <vTaskPlaceOnEventListRestricted+0x68>
		{
			xTicksToWait = portMAX_DELAY;
 8003d3a:	577d                	li	a4,-1
 8003d3c:	57fd                	li	a5,-1
 8003d3e:	fce42823          	sw	a4,-48(s0)
 8003d42:	fcf42a23          	sw	a5,-44(s0)
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d46:	fd842603          	lw	a2,-40(s0)
 8003d4a:	fd042503          	lw	a0,-48(s0)
 8003d4e:	fd442583          	lw	a1,-44(s0)
 8003d52:	609000ef          	jal	ra,8004b5a <prvAddCurrentTaskToDelayedList>
	}
 8003d56:	0001                	nop
 8003d58:	50b2                	lw	ra,44(sp)
 8003d5a:	5422                	lw	s0,40(sp)
 8003d5c:	6145                	addi	sp,sp,48
 8003d5e:	8082                	ret

08003d60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d60:	7179                	addi	sp,sp,-48
 8003d62:	d606                	sw	ra,44(sp)
 8003d64:	d422                	sw	s0,40(sp)
 8003d66:	1800                	addi	s0,sp,48
 8003d68:	fca42e23          	sw	a0,-36(s0)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d6c:	fdc42783          	lw	a5,-36(s0)
 8003d70:	4b9c                	lw	a5,16(a5)
 8003d72:	4b9c                	lw	a5,16(a5)
 8003d74:	fef42423          	sw	a5,-24(s0)
	configASSERT( pxUnblockedTCB );
 8003d78:	fe842783          	lw	a5,-24(s0)
 8003d7c:	e395                	bnez	a5,8003da0 <xTaskRemoveFromEventList+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003d7e:	081177b7          	lui	a5,0x8117
 8003d82:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003d86:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8003d8a:	000207b7          	lui	a5,0x20
 8003d8e:	fe744703          	lbu	a4,-25(s0)
 8003d92:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003d96:	0001                	nop
    __RWMB();
 8003d98:	0ff0000f          	fence
}
 8003d9c:	0001                	nop
 8003d9e:	a001                	j	8003d9e <xTaskRemoveFromEventList+0x3e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003da0:	fe842783          	lw	a5,-24(s0)
 8003da4:	02078793          	addi	a5,a5,32
 8003da8:	853e                	mv	a0,a5
 8003daa:	885fc0ef          	jal	ra,800062e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dae:	081197b7          	lui	a5,0x8119
 8003db2:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 8003db6:	ebb1                	bnez	a5,8003e0a <xTaskRemoveFromEventList+0xaa>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003db8:	fe842783          	lw	a5,-24(s0)
 8003dbc:	07a1                	addi	a5,a5,8
 8003dbe:	853e                	mv	a0,a5
 8003dc0:	86ffc0ef          	jal	ra,800062e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003dc4:	fe842783          	lw	a5,-24(s0)
 8003dc8:	5f98                	lw	a4,56(a5)
 8003dca:	081197b7          	lui	a5,0x8119
 8003dce:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003dd2:	00e7f963          	bgeu	a5,a4,8003de4 <xTaskRemoveFromEventList+0x84>
 8003dd6:	fe842783          	lw	a5,-24(s0)
 8003dda:	5f98                	lw	a4,56(a5)
 8003ddc:	081197b7          	lui	a5,0x8119
 8003de0:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 8003de4:	fe842783          	lw	a5,-24(s0)
 8003de8:	5f98                	lw	a4,56(a5)
 8003dea:	47e1                	li	a5,24
 8003dec:	02f70733          	mul	a4,a4,a5
 8003df0:	081217b7          	lui	a5,0x8121
 8003df4:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8003df8:	973e                	add	a4,a4,a5
 8003dfa:	fe842783          	lw	a5,-24(s0)
 8003dfe:	07a1                	addi	a5,a5,8
 8003e00:	85be                	mv	a1,a5
 8003e02:	853a                	mv	a0,a4
 8003e04:	efafc0ef          	jal	ra,80004fe <vListInsertEnd>
 8003e08:	a821                	j	8003e20 <xTaskRemoveFromEventList+0xc0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e0a:	fe842783          	lw	a5,-24(s0)
 8003e0e:	02078793          	addi	a5,a5,32
 8003e12:	85be                	mv	a1,a5
 8003e14:	081217b7          	lui	a5,0x8121
 8003e18:	a2078513          	addi	a0,a5,-1504 # 8120a20 <xPendingReadyList>
 8003e1c:	ee2fc0ef          	jal	ra,80004fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e20:	fe842783          	lw	a5,-24(s0)
 8003e24:	5f98                	lw	a4,56(a5)
 8003e26:	081197b7          	lui	a5,0x8119
 8003e2a:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8003e2e:	5f9c                	lw	a5,56(a5)
 8003e30:	00e7fb63          	bgeu	a5,a4,8003e46 <xTaskRemoveFromEventList+0xe6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e34:	4785                	li	a5,1
 8003e36:	fef42623          	sw	a5,-20(s0)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e3a:	081197b7          	lui	a5,0x8119
 8003e3e:	4705                	li	a4,1
 8003e40:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
 8003e44:	a019                	j	8003e4a <xTaskRemoveFromEventList+0xea>
	}
	else
	{
		xReturn = pdFALSE;
 8003e46:	fe042623          	sw	zero,-20(s0)
	}

	return xReturn;
 8003e4a:	fec42783          	lw	a5,-20(s0)
}
 8003e4e:	853e                	mv	a0,a5
 8003e50:	50b2                	lw	ra,44(sp)
 8003e52:	5422                	lw	s0,40(sp)
 8003e54:	6145                	addi	sp,sp,48
 8003e56:	8082                	ret

08003e58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e58:	1101                	addi	sp,sp,-32
 8003e5a:	ce22                	sw	s0,28(sp)
 8003e5c:	1000                	addi	s0,sp,32
 8003e5e:	fea42623          	sw	a0,-20(s0)
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003e62:	081197b7          	lui	a5,0x8119
 8003e66:	fa47a703          	lw	a4,-92(a5) # 8118fa4 <xNumOfOverflows>
 8003e6a:	fec42783          	lw	a5,-20(s0)
 8003e6e:	c398                	sw	a4,0(a5)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003e70:	081197b7          	lui	a5,0x8119
 8003e74:	f887a703          	lw	a4,-120(a5) # 8118f88 <xTickCount>
 8003e78:	f8c7a783          	lw	a5,-116(a5)
 8003e7c:	fec42683          	lw	a3,-20(s0)
 8003e80:	c698                	sw	a4,8(a3)
 8003e82:	c6dc                	sw	a5,12(a3)
}
 8003e84:	0001                	nop
 8003e86:	4472                	lw	s0,28(sp)
 8003e88:	6105                	addi	sp,sp,32
 8003e8a:	8082                	ret

08003e8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003e8c:	7139                	addi	sp,sp,-64
 8003e8e:	de06                	sw	ra,60(sp)
 8003e90:	dc22                	sw	s0,56(sp)
 8003e92:	0080                	addi	s0,sp,64
 8003e94:	fca42623          	sw	a0,-52(s0)
 8003e98:	fcb42423          	sw	a1,-56(s0)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003e9c:	fcc42783          	lw	a5,-52(s0)
 8003ea0:	e395                	bnez	a5,8003ec4 <xTaskCheckForTimeOut+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003ea2:	081177b7          	lui	a5,0x8117
 8003ea6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003eaa:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->MTH = mth;
 8003eae:	000207b7          	lui	a5,0x20
 8003eb2:	fd744703          	lbu	a4,-41(s0)
 8003eb6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003eba:	0001                	nop
    __RWMB();
 8003ebc:	0ff0000f          	fence
}
 8003ec0:	0001                	nop
 8003ec2:	a001                	j	8003ec2 <xTaskCheckForTimeOut+0x36>
	configASSERT( pxTicksToWait );
 8003ec4:	fc842783          	lw	a5,-56(s0)
 8003ec8:	e395                	bnez	a5,8003eec <xTaskCheckForTimeOut+0x60>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003eca:	081177b7          	lui	a5,0x8117
 8003ece:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8003ed2:	fcf40b23          	sb	a5,-42(s0)
    ECLIC->MTH = mth;
 8003ed6:	000207b7          	lui	a5,0x20
 8003eda:	fd644703          	lbu	a4,-42(s0)
 8003ede:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003ee2:	0001                	nop
    __RWMB();
 8003ee4:	0ff0000f          	fence
}
 8003ee8:	0001                	nop
 8003eea:	a001                	j	8003eea <xTaskCheckForTimeOut+0x5e>

	taskENTER_CRITICAL();
 8003eec:	e07fc0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003ef0:	081197b7          	lui	a5,0x8119
 8003ef4:	f887a703          	lw	a4,-120(a5) # 8118f88 <xTickCount>
 8003ef8:	f8c7a783          	lw	a5,-116(a5)
 8003efc:	fee42023          	sw	a4,-32(s0)
 8003f00:	fef42223          	sw	a5,-28(s0)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f04:	fcc42783          	lw	a5,-52(s0)
 8003f08:	4788                	lw	a0,8(a5)
 8003f0a:	47cc                	lw	a1,12(a5)
 8003f0c:	fe042603          	lw	a2,-32(s0)
 8003f10:	fe442683          	lw	a3,-28(s0)
 8003f14:	40a60733          	sub	a4,a2,a0
 8003f18:	883a                	mv	a6,a4
 8003f1a:	01063833          	sltu	a6,a2,a6
 8003f1e:	40b687b3          	sub	a5,a3,a1
 8003f22:	410786b3          	sub	a3,a5,a6
 8003f26:	87b6                	mv	a5,a3
 8003f28:	fce42c23          	sw	a4,-40(s0)
 8003f2c:	fcf42e23          	sw	a5,-36(s0)
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f30:	fc842783          	lw	a5,-56(s0)
 8003f34:	4398                	lw	a4,0(a5)
 8003f36:	43dc                	lw	a5,4(a5)
 8003f38:	863a                	mv	a2,a4
 8003f3a:	56fd                	li	a3,-1
 8003f3c:	00d61963          	bne	a2,a3,8003f4e <xTaskCheckForTimeOut+0xc2>
 8003f40:	873e                	mv	a4,a5
 8003f42:	57fd                	li	a5,-1
 8003f44:	00f71563          	bne	a4,a5,8003f4e <xTaskCheckForTimeOut+0xc2>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f48:	fe042623          	sw	zero,-20(s0)
 8003f4c:	a85d                	j	8004002 <xTaskCheckForTimeOut+0x176>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f4e:	fcc42783          	lw	a5,-52(s0)
 8003f52:	4398                	lw	a4,0(a5)
 8003f54:	081197b7          	lui	a5,0x8119
 8003f58:	fa47a783          	lw	a5,-92(a5) # 8118fa4 <xNumOfOverflows>
 8003f5c:	02f70963          	beq	a4,a5,8003f8e <xTaskCheckForTimeOut+0x102>
 8003f60:	fcc42783          	lw	a5,-52(s0)
 8003f64:	4798                	lw	a4,8(a5)
 8003f66:	47dc                	lw	a5,12(a5)
 8003f68:	fe442683          	lw	a3,-28(s0)
 8003f6c:	863e                	mv	a2,a5
 8003f6e:	02c6e063          	bltu	a3,a2,8003f8e <xTaskCheckForTimeOut+0x102>
 8003f72:	fe442683          	lw	a3,-28(s0)
 8003f76:	863e                	mv	a2,a5
 8003f78:	00c69763          	bne	a3,a2,8003f86 <xTaskCheckForTimeOut+0xfa>
 8003f7c:	fe042683          	lw	a3,-32(s0)
 8003f80:	87ba                	mv	a5,a4
 8003f82:	00f6e663          	bltu	a3,a5,8003f8e <xTaskCheckForTimeOut+0x102>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f86:	4785                	li	a5,1
 8003f88:	fef42623          	sw	a5,-20(s0)
 8003f8c:	a89d                	j	8004002 <xTaskCheckForTimeOut+0x176>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f8e:	fc842783          	lw	a5,-56(s0)
 8003f92:	4398                	lw	a4,0(a5)
 8003f94:	43dc                	lw	a5,4(a5)
 8003f96:	fdc42683          	lw	a3,-36(s0)
 8003f9a:	863e                	mv	a2,a5
 8003f9c:	00c6ec63          	bltu	a3,a2,8003fb4 <xTaskCheckForTimeOut+0x128>
 8003fa0:	fdc42683          	lw	a3,-36(s0)
 8003fa4:	863e                	mv	a2,a5
 8003fa6:	04c69563          	bne	a3,a2,8003ff0 <xTaskCheckForTimeOut+0x164>
 8003faa:	fd842683          	lw	a3,-40(s0)
 8003fae:	87ba                	mv	a5,a4
 8003fb0:	04f6f063          	bgeu	a3,a5,8003ff0 <xTaskCheckForTimeOut+0x164>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003fb4:	fc842783          	lw	a5,-56(s0)
 8003fb8:	4398                	lw	a4,0(a5)
 8003fba:	43dc                	lw	a5,4(a5)
 8003fbc:	fd842503          	lw	a0,-40(s0)
 8003fc0:	fdc42583          	lw	a1,-36(s0)
 8003fc4:	40a70633          	sub	a2,a4,a0
 8003fc8:	8832                	mv	a6,a2
 8003fca:	01073833          	sltu	a6,a4,a6
 8003fce:	40b786b3          	sub	a3,a5,a1
 8003fd2:	410687b3          	sub	a5,a3,a6
 8003fd6:	86be                	mv	a3,a5
 8003fd8:	8732                	mv	a4,a2
 8003fda:	87b6                	mv	a5,a3
 8003fdc:	fc842683          	lw	a3,-56(s0)
 8003fe0:	c298                	sw	a4,0(a3)
 8003fe2:	c2dc                	sw	a5,4(a3)
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003fe4:	fcc42503          	lw	a0,-52(s0)
 8003fe8:	3d85                	jal	8003e58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003fea:	fe042623          	sw	zero,-20(s0)
 8003fee:	a811                	j	8004002 <xTaskCheckForTimeOut+0x176>
		}
		else
		{
			*pxTicksToWait = 0;
 8003ff0:	fc842783          	lw	a5,-56(s0)
 8003ff4:	4681                	li	a3,0
 8003ff6:	4701                	li	a4,0
 8003ff8:	c394                	sw	a3,0(a5)
 8003ffa:	c3d8                	sw	a4,4(a5)
			xReturn = pdTRUE;
 8003ffc:	4785                	li	a5,1
 8003ffe:	fef42623          	sw	a5,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8004002:	d7bfc0ef          	jal	ra,8000d7c <vPortExitCritical>

	return xReturn;
 8004006:	fec42783          	lw	a5,-20(s0)
}
 800400a:	853e                	mv	a0,a5
 800400c:	50f2                	lw	ra,60(sp)
 800400e:	5462                	lw	s0,56(sp)
 8004010:	6121                	addi	sp,sp,64
 8004012:	8082                	ret

08004014 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004014:	1141                	addi	sp,sp,-16
 8004016:	c622                	sw	s0,12(sp)
 8004018:	0800                	addi	s0,sp,16
	xYieldPending = pdTRUE;
 800401a:	081197b7          	lui	a5,0x8119
 800401e:	4705                	li	a4,1
 8004020:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
}
 8004024:	0001                	nop
 8004026:	4432                	lw	s0,12(sp)
 8004028:	0141                	addi	sp,sp,16
 800402a:	8082                	ret

0800402c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800402c:	1101                	addi	sp,sp,-32
 800402e:	ce06                	sw	ra,28(sp)
 8004030:	cc22                	sw	s0,24(sp)
 8004032:	1000                	addi	s0,sp,32
 8004034:	fea42623          	sw	a0,-20(s0)

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004038:	206d                	jal	80040e2 <prvCheckTasksWaitingTermination>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800403a:	76c060ef          	jal	ra,800a7a6 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800403e:	bfed                	j	8004038 <prvIdleTask+0xc>

08004040 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004040:	1101                	addi	sp,sp,-32
 8004042:	ce06                	sw	ra,28(sp)
 8004044:	cc22                	sw	s0,24(sp)
 8004046:	1000                	addi	s0,sp,32
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004048:	fe042623          	sw	zero,-20(s0)
 800404c:	a01d                	j	8004072 <prvInitialiseTaskLists+0x32>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800404e:	fec42703          	lw	a4,-20(s0)
 8004052:	47e1                	li	a5,24
 8004054:	02f70733          	mul	a4,a4,a5
 8004058:	081217b7          	lui	a5,0x8121
 800405c:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8004060:	97ba                	add	a5,a5,a4
 8004062:	853e                	mv	a0,a5
 8004064:	c30fc0ef          	jal	ra,8000494 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004068:	fec42783          	lw	a5,-20(s0)
 800406c:	0785                	addi	a5,a5,1
 800406e:	fef42623          	sw	a5,-20(s0)
 8004072:	fec42703          	lw	a4,-20(s0)
 8004076:	479d                	li	a5,7
 8004078:	fce7fbe3          	bgeu	a5,a4,800404e <prvInitialiseTaskLists+0xe>
	}

	vListInitialise( &xDelayedTaskList1 );
 800407c:	081217b7          	lui	a5,0x8121
 8004080:	9f078513          	addi	a0,a5,-1552 # 81209f0 <xDelayedTaskList1>
 8004084:	c10fc0ef          	jal	ra,8000494 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004088:	081217b7          	lui	a5,0x8121
 800408c:	a0878513          	addi	a0,a5,-1528 # 8120a08 <xDelayedTaskList2>
 8004090:	c04fc0ef          	jal	ra,8000494 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004094:	081217b7          	lui	a5,0x8121
 8004098:	a2078513          	addi	a0,a5,-1504 # 8120a20 <xPendingReadyList>
 800409c:	bf8fc0ef          	jal	ra,8000494 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040a0:	081217b7          	lui	a5,0x8121
 80040a4:	a3878513          	addi	a0,a5,-1480 # 8120a38 <xTasksWaitingTermination>
 80040a8:	becfc0ef          	jal	ra,8000494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040ac:	081217b7          	lui	a5,0x8121
 80040b0:	a5078513          	addi	a0,a5,-1456 # 8120a50 <xSuspendedTaskList>
 80040b4:	be0fc0ef          	jal	ra,8000494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040b8:	081197b7          	lui	a5,0x8119
 80040bc:	08121737          	lui	a4,0x8121
 80040c0:	9f070713          	addi	a4,a4,-1552 # 81209f0 <xDelayedTaskList1>
 80040c4:	f6e7ac23          	sw	a4,-136(a5) # 8118f78 <pxDelayedTaskList>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040c8:	081197b7          	lui	a5,0x8119
 80040cc:	08121737          	lui	a4,0x8121
 80040d0:	a0870713          	addi	a4,a4,-1528 # 8120a08 <xDelayedTaskList2>
 80040d4:	f6e7ae23          	sw	a4,-132(a5) # 8118f7c <pxOverflowDelayedTaskList>
}
 80040d8:	0001                	nop
 80040da:	40f2                	lw	ra,28(sp)
 80040dc:	4462                	lw	s0,24(sp)
 80040de:	6105                	addi	sp,sp,32
 80040e0:	8082                	ret

080040e2 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040e2:	1101                	addi	sp,sp,-32
 80040e4:	ce06                	sw	ra,28(sp)
 80040e6:	cc22                	sw	s0,24(sp)
 80040e8:	1000                	addi	s0,sp,32
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040ea:	a891                	j	800413e <prvCheckTasksWaitingTermination+0x5c>
		{
			taskENTER_CRITICAL();
 80040ec:	c07fc0ef          	jal	ra,8000cf2 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f0:	081217b7          	lui	a5,0x8121
 80040f4:	a3878793          	addi	a5,a5,-1480 # 8120a38 <xTasksWaitingTermination>
 80040f8:	4b9c                	lw	a5,16(a5)
 80040fa:	4b9c                	lw	a5,16(a5)
 80040fc:	fef42623          	sw	a5,-20(s0)
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004100:	fec42783          	lw	a5,-20(s0)
 8004104:	07a1                	addi	a5,a5,8
 8004106:	853e                	mv	a0,a5
 8004108:	d26fc0ef          	jal	ra,800062e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800410c:	081197b7          	lui	a5,0x8119
 8004110:	f847a783          	lw	a5,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
 8004114:	fff78713          	addi	a4,a5,-1
 8004118:	081197b7          	lui	a5,0x8119
 800411c:	f8e7a223          	sw	a4,-124(a5) # 8118f84 <uxCurrentNumberOfTasks>
				--uxDeletedTasksWaitingCleanUp;
 8004120:	081197b7          	lui	a5,0x8119
 8004124:	f807a783          	lw	a5,-128(a5) # 8118f80 <uxDeletedTasksWaitingCleanUp>
 8004128:	fff78713          	addi	a4,a5,-1
 800412c:	081197b7          	lui	a5,0x8119
 8004130:	f8e7a023          	sw	a4,-128(a5) # 8118f80 <uxDeletedTasksWaitingCleanUp>
			}
			taskEXIT_CRITICAL();
 8004134:	c49fc0ef          	jal	ra,8000d7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004138:	fec42503          	lw	a0,-20(s0)
 800413c:	2821                	jal	8004154 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800413e:	081197b7          	lui	a5,0x8119
 8004142:	f807a783          	lw	a5,-128(a5) # 8118f80 <uxDeletedTasksWaitingCleanUp>
 8004146:	f3dd                	bnez	a5,80040ec <prvCheckTasksWaitingTermination+0xa>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004148:	0001                	nop
 800414a:	0001                	nop
 800414c:	40f2                	lw	ra,28(sp)
 800414e:	4462                	lw	s0,24(sp)
 8004150:	6105                	addi	sp,sp,32
 8004152:	8082                	ret

08004154 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004154:	1101                	addi	sp,sp,-32
 8004156:	ce06                	sw	ra,28(sp)
 8004158:	cc22                	sw	s0,24(sp)
 800415a:	1000                	addi	s0,sp,32
 800415c:	fea42623          	sw	a0,-20(s0)

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004160:	fec42783          	lw	a5,-20(s0)
 8004164:	5fdc                	lw	a5,60(a5)
 8004166:	853e                	mv	a0,a5
 8004168:	951fd0ef          	jal	ra,8001ab8 <vPortFree>
			vPortFree( pxTCB );
 800416c:	fec42503          	lw	a0,-20(s0)
 8004170:	949fd0ef          	jal	ra,8001ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004174:	0001                	nop
 8004176:	40f2                	lw	ra,28(sp)
 8004178:	4462                	lw	s0,24(sp)
 800417a:	6105                	addi	sp,sp,32
 800417c:	8082                	ret

0800417e <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800417e:	1101                	addi	sp,sp,-32
 8004180:	ce22                	sw	s0,28(sp)
 8004182:	1000                	addi	s0,sp,32
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004184:	081197b7          	lui	a5,0x8119
 8004188:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 800418c:	439c                	lw	a5,0(a5)
 800418e:	eb91                	bnez	a5,80041a2 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004190:	081196b7          	lui	a3,0x8119
 8004194:	577d                	li	a4,-1
 8004196:	57fd                	li	a5,-1
 8004198:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 800419c:	faf6aa23          	sw	a5,-76(a3)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041a0:	a01d                	j	80041c6 <prvResetNextTaskUnblockTime+0x48>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a2:	081197b7          	lui	a5,0x8119
 80041a6:	f787a783          	lw	a5,-136(a5) # 8118f78 <pxDelayedTaskList>
 80041aa:	4b9c                	lw	a5,16(a5)
 80041ac:	4b9c                	lw	a5,16(a5)
 80041ae:	fef42623          	sw	a5,-20(s0)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041b2:	fec42783          	lw	a5,-20(s0)
 80041b6:	4798                	lw	a4,8(a5)
 80041b8:	47dc                	lw	a5,12(a5)
 80041ba:	081196b7          	lui	a3,0x8119
 80041be:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 80041c2:	faf6aa23          	sw	a5,-76(a3)
}
 80041c6:	0001                	nop
 80041c8:	4472                	lw	s0,28(sp)
 80041ca:	6105                	addi	sp,sp,32
 80041cc:	8082                	ret

080041ce <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80041ce:	1101                	addi	sp,sp,-32
 80041d0:	ce22                	sw	s0,28(sp)
 80041d2:	1000                	addi	s0,sp,32
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80041d4:	081197b7          	lui	a5,0x8119
 80041d8:	f947a783          	lw	a5,-108(a5) # 8118f94 <xSchedulerRunning>
 80041dc:	e789                	bnez	a5,80041e6 <xTaskGetSchedulerState+0x18>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80041de:	4785                	li	a5,1
 80041e0:	fef42623          	sw	a5,-20(s0)
 80041e4:	a821                	j	80041fc <xTaskGetSchedulerState+0x2e>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041e6:	081197b7          	lui	a5,0x8119
 80041ea:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 80041ee:	e789                	bnez	a5,80041f8 <xTaskGetSchedulerState+0x2a>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80041f0:	4789                	li	a5,2
 80041f2:	fef42623          	sw	a5,-20(s0)
 80041f6:	a019                	j	80041fc <xTaskGetSchedulerState+0x2e>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80041f8:	fe042623          	sw	zero,-20(s0)
			}
		}

		return xReturn;
 80041fc:	fec42783          	lw	a5,-20(s0)
	}
 8004200:	853e                	mv	a0,a5
 8004202:	4472                	lw	s0,28(sp)
 8004204:	6105                	addi	sp,sp,32
 8004206:	8082                	ret

08004208 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004208:	7179                	addi	sp,sp,-48
 800420a:	d606                	sw	ra,44(sp)
 800420c:	d422                	sw	s0,40(sp)
 800420e:	1800                	addi	s0,sp,48
 8004210:	fca42e23          	sw	a0,-36(s0)
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004214:	fdc42683          	lw	a3,-36(s0)
 8004218:	fed42423          	sw	a3,-24(s0)
	BaseType_t xReturn = pdFALSE;
 800421c:	fe042623          	sw	zero,-20(s0)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004220:	fdc42683          	lw	a3,-36(s0)
 8004224:	10068c63          	beqz	a3,800433c <xTaskPriorityInherit+0x134>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004228:	fe842683          	lw	a3,-24(s0)
 800422c:	5e90                	lw	a2,56(a3)
 800422e:	081196b7          	lui	a3,0x8119
 8004232:	f746a683          	lw	a3,-140(a3) # 8118f74 <pxCurrentTCB>
 8004236:	5e94                	lw	a3,56(a3)
 8004238:	0ed67563          	bgeu	a2,a3,8004322 <xTaskPriorityInherit+0x11a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800423c:	fe842683          	lw	a3,-24(s0)
 8004240:	5290                	lw	a2,32(a3)
 8004242:	52d4                	lw	a3,36(a3)
 8004244:	800005b7          	lui	a1,0x80000
 8004248:	00b67733          	and	a4,a2,a1
 800424c:	0006f793          	andi	a5,a3,0
 8004250:	86ba                	mv	a3,a4
 8004252:	8edd                	or	a3,a3,a5
 8004254:	ea95                	bnez	a3,8004288 <xTaskPriorityInherit+0x80>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004256:	081197b7          	lui	a5,0x8119
 800425a:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 800425e:	5f9c                	lw	a5,56(a5)
 8004260:	883e                	mv	a6,a5
 8004262:	4881                	li	a7,0
 8004264:	4721                	li	a4,8
 8004266:	4781                	li	a5,0
 8004268:	41070633          	sub	a2,a4,a6
 800426c:	85b2                	mv	a1,a2
 800426e:	00b735b3          	sltu	a1,a4,a1
 8004272:	411786b3          	sub	a3,a5,a7
 8004276:	40b687b3          	sub	a5,a3,a1
 800427a:	86be                	mv	a3,a5
 800427c:	8732                	mv	a4,a2
 800427e:	87b6                	mv	a5,a3
 8004280:	fe842683          	lw	a3,-24(s0)
 8004284:	d298                	sw	a4,32(a3)
 8004286:	d2dc                	sw	a5,36(a3)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004288:	fe842783          	lw	a5,-24(s0)
 800428c:	4fd8                	lw	a4,28(a5)
 800428e:	fe842783          	lw	a5,-24(s0)
 8004292:	5f94                	lw	a3,56(a5)
 8004294:	47e1                	li	a5,24
 8004296:	02f686b3          	mul	a3,a3,a5
 800429a:	081217b7          	lui	a5,0x8121
 800429e:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 80042a2:	97b6                	add	a5,a5,a3
 80042a4:	06f71363          	bne	a4,a5,800430a <xTaskPriorityInherit+0x102>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042a8:	fe842783          	lw	a5,-24(s0)
 80042ac:	07a1                	addi	a5,a5,8
 80042ae:	853e                	mv	a0,a5
 80042b0:	b7efc0ef          	jal	ra,800062e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80042b4:	081197b7          	lui	a5,0x8119
 80042b8:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 80042bc:	5f98                	lw	a4,56(a5)
 80042be:	fe842783          	lw	a5,-24(s0)
 80042c2:	df98                	sw	a4,56(a5)
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80042c4:	fe842783          	lw	a5,-24(s0)
 80042c8:	5f98                	lw	a4,56(a5)
 80042ca:	081197b7          	lui	a5,0x8119
 80042ce:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 80042d2:	00e7f963          	bgeu	a5,a4,80042e4 <xTaskPriorityInherit+0xdc>
 80042d6:	fe842783          	lw	a5,-24(s0)
 80042da:	5f98                	lw	a4,56(a5)
 80042dc:	081197b7          	lui	a5,0x8119
 80042e0:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 80042e4:	fe842783          	lw	a5,-24(s0)
 80042e8:	5f98                	lw	a4,56(a5)
 80042ea:	47e1                	li	a5,24
 80042ec:	02f70733          	mul	a4,a4,a5
 80042f0:	081217b7          	lui	a5,0x8121
 80042f4:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 80042f8:	973e                	add	a4,a4,a5
 80042fa:	fe842783          	lw	a5,-24(s0)
 80042fe:	07a1                	addi	a5,a5,8
 8004300:	85be                	mv	a1,a5
 8004302:	853a                	mv	a0,a4
 8004304:	9fafc0ef          	jal	ra,80004fe <vListInsertEnd>
 8004308:	a809                	j	800431a <xTaskPriorityInherit+0x112>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800430a:	081197b7          	lui	a5,0x8119
 800430e:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004312:	5f98                	lw	a4,56(a5)
 8004314:	fe842783          	lw	a5,-24(s0)
 8004318:	df98                	sw	a4,56(a5)
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800431a:	4785                	li	a5,1
 800431c:	fef42623          	sw	a5,-20(s0)
 8004320:	a831                	j	800433c <xTaskPriorityInherit+0x134>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004322:	fe842783          	lw	a5,-24(s0)
 8004326:	4bb8                	lw	a4,80(a5)
 8004328:	081197b7          	lui	a5,0x8119
 800432c:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004330:	5f9c                	lw	a5,56(a5)
 8004332:	00f77563          	bgeu	a4,a5,800433c <xTaskPriorityInherit+0x134>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004336:	4785                	li	a5,1
 8004338:	fef42623          	sw	a5,-20(s0)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800433c:	fec42783          	lw	a5,-20(s0)
	}
 8004340:	853e                	mv	a0,a5
 8004342:	50b2                	lw	ra,44(sp)
 8004344:	5422                	lw	s0,40(sp)
 8004346:	6145                	addi	sp,sp,48
 8004348:	8082                	ret

0800434a <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800434a:	7179                	addi	sp,sp,-48
 800434c:	d606                	sw	ra,44(sp)
 800434e:	d422                	sw	s0,40(sp)
 8004350:	d24a                	sw	s2,36(sp)
 8004352:	d04e                	sw	s3,32(sp)
 8004354:	1800                	addi	s0,sp,48
 8004356:	fca42e23          	sw	a0,-36(s0)
	TCB_t * const pxTCB = pxMutexHolder;
 800435a:	fdc42783          	lw	a5,-36(s0)
 800435e:	fef42423          	sw	a5,-24(s0)
	BaseType_t xReturn = pdFALSE;
 8004362:	fe042623          	sw	zero,-20(s0)

		if( pxMutexHolder != NULL )
 8004366:	fdc42783          	lw	a5,-36(s0)
 800436a:	10078c63          	beqz	a5,8004482 <xTaskPriorityDisinherit+0x138>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800436e:	081197b7          	lui	a5,0x8119
 8004372:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004376:	fe842703          	lw	a4,-24(s0)
 800437a:	02f70363          	beq	a4,a5,80043a0 <xTaskPriorityDisinherit+0x56>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800437e:	081177b7          	lui	a5,0x8117
 8004382:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004386:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 800438a:	000207b7          	lui	a5,0x20
 800438e:	fe744703          	lbu	a4,-25(s0)
 8004392:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004396:	0001                	nop
    __RWMB();
 8004398:	0ff0000f          	fence
}
 800439c:	0001                	nop
 800439e:	a001                	j	800439e <xTaskPriorityDisinherit+0x54>
			configASSERT( pxTCB->uxMutexesHeld );
 80043a0:	fe842783          	lw	a5,-24(s0)
 80043a4:	4bfc                	lw	a5,84(a5)
 80043a6:	e395                	bnez	a5,80043ca <xTaskPriorityDisinherit+0x80>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80043a8:	081177b7          	lui	a5,0x8117
 80043ac:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80043b0:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80043b4:	000207b7          	lui	a5,0x20
 80043b8:	fe644703          	lbu	a4,-26(s0)
 80043bc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80043c0:	0001                	nop
    __RWMB();
 80043c2:	0ff0000f          	fence
}
 80043c6:	0001                	nop
 80043c8:	a001                	j	80043c8 <xTaskPriorityDisinherit+0x7e>
			( pxTCB->uxMutexesHeld )--;
 80043ca:	fe842783          	lw	a5,-24(s0)
 80043ce:	4bfc                	lw	a5,84(a5)
 80043d0:	fff78713          	addi	a4,a5,-1
 80043d4:	fe842783          	lw	a5,-24(s0)
 80043d8:	cbf8                	sw	a4,84(a5)

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043da:	fe842783          	lw	a5,-24(s0)
 80043de:	5f98                	lw	a4,56(a5)
 80043e0:	fe842783          	lw	a5,-24(s0)
 80043e4:	4bbc                	lw	a5,80(a5)
 80043e6:	08f70e63          	beq	a4,a5,8004482 <xTaskPriorityDisinherit+0x138>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043ea:	fe842783          	lw	a5,-24(s0)
 80043ee:	4bfc                	lw	a5,84(a5)
 80043f0:	ebc9                	bnez	a5,8004482 <xTaskPriorityDisinherit+0x138>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043f2:	fe842783          	lw	a5,-24(s0)
 80043f6:	07a1                	addi	a5,a5,8
 80043f8:	853e                	mv	a0,a5
 80043fa:	a34fc0ef          	jal	ra,800062e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80043fe:	fe842783          	lw	a5,-24(s0)
 8004402:	4bb8                	lw	a4,80(a5)
 8004404:	fe842783          	lw	a5,-24(s0)
 8004408:	df98                	sw	a4,56(a5)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800440a:	fe842783          	lw	a5,-24(s0)
 800440e:	5f9c                	lw	a5,56(a5)
 8004410:	893e                	mv	s2,a5
 8004412:	4981                	li	s3,0
 8004414:	4721                	li	a4,8
 8004416:	4781                	li	a5,0
 8004418:	41270633          	sub	a2,a4,s2
 800441c:	85b2                	mv	a1,a2
 800441e:	00b735b3          	sltu	a1,a4,a1
 8004422:	413786b3          	sub	a3,a5,s3
 8004426:	40b687b3          	sub	a5,a3,a1
 800442a:	86be                	mv	a3,a5
 800442c:	8732                	mv	a4,a2
 800442e:	87b6                	mv	a5,a3
 8004430:	fe842683          	lw	a3,-24(s0)
 8004434:	d298                	sw	a4,32(a3)
 8004436:	d2dc                	sw	a5,36(a3)
					prvAddTaskToReadyList( pxTCB );
 8004438:	fe842783          	lw	a5,-24(s0)
 800443c:	5f98                	lw	a4,56(a5)
 800443e:	081197b7          	lui	a5,0x8119
 8004442:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8004446:	00e7f963          	bgeu	a5,a4,8004458 <xTaskPriorityDisinherit+0x10e>
 800444a:	fe842783          	lw	a5,-24(s0)
 800444e:	5f98                	lw	a4,56(a5)
 8004450:	081197b7          	lui	a5,0x8119
 8004454:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 8004458:	fe842783          	lw	a5,-24(s0)
 800445c:	5f98                	lw	a4,56(a5)
 800445e:	47e1                	li	a5,24
 8004460:	02f70733          	mul	a4,a4,a5
 8004464:	081217b7          	lui	a5,0x8121
 8004468:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 800446c:	973e                	add	a4,a4,a5
 800446e:	fe842783          	lw	a5,-24(s0)
 8004472:	07a1                	addi	a5,a5,8
 8004474:	85be                	mv	a1,a5
 8004476:	853a                	mv	a0,a4
 8004478:	886fc0ef          	jal	ra,80004fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800447c:	4785                	li	a5,1
 800447e:	fef42623          	sw	a5,-20(s0)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004482:	fec42783          	lw	a5,-20(s0)
	}
 8004486:	853e                	mv	a0,a5
 8004488:	50b2                	lw	ra,44(sp)
 800448a:	5422                	lw	s0,40(sp)
 800448c:	5912                	lw	s2,36(sp)
 800448e:	5982                	lw	s3,32(sp)
 8004490:	6145                	addi	sp,sp,48
 8004492:	8082                	ret

08004494 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004494:	7139                	addi	sp,sp,-64
 8004496:	de06                	sw	ra,60(sp)
 8004498:	dc22                	sw	s0,56(sp)
 800449a:	0080                	addi	s0,sp,64
 800449c:	fca42623          	sw	a0,-52(s0)
 80044a0:	fcb42423          	sw	a1,-56(s0)
	TCB_t * const pxTCB = pxMutexHolder;
 80044a4:	fcc42683          	lw	a3,-52(s0)
 80044a8:	fed42423          	sw	a3,-24(s0)
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80044ac:	4685                	li	a3,1
 80044ae:	fed42223          	sw	a3,-28(s0)

		if( pxMutexHolder != NULL )
 80044b2:	fcc42683          	lw	a3,-52(s0)
 80044b6:	16068363          	beqz	a3,800461c <vTaskPriorityDisinheritAfterTimeout+0x188>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80044ba:	fe842683          	lw	a3,-24(s0)
 80044be:	4af4                	lw	a3,84(a3)
 80044c0:	e295                	bnez	a3,80044e4 <vTaskPriorityDisinheritAfterTimeout+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80044c2:	081177b7          	lui	a5,0x8117
 80044c6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80044ca:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 80044ce:	000207b7          	lui	a5,0x20
 80044d2:	fdf44703          	lbu	a4,-33(s0)
 80044d6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80044da:	0001                	nop
    __RWMB();
 80044dc:	0ff0000f          	fence
}
 80044e0:	0001                	nop
 80044e2:	a001                	j	80044e2 <vTaskPriorityDisinheritAfterTimeout+0x4e>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80044e4:	fe842683          	lw	a3,-24(s0)
 80044e8:	4ab4                	lw	a3,80(a3)
 80044ea:	fc842603          	lw	a2,-56(s0)
 80044ee:	00c6f763          	bgeu	a3,a2,80044fc <vTaskPriorityDisinheritAfterTimeout+0x68>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80044f2:	fc842683          	lw	a3,-56(s0)
 80044f6:	fed42623          	sw	a3,-20(s0)
 80044fa:	a031                	j	8004506 <vTaskPriorityDisinheritAfterTimeout+0x72>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80044fc:	fe842683          	lw	a3,-24(s0)
 8004500:	4ab4                	lw	a3,80(a3)
 8004502:	fed42623          	sw	a3,-20(s0)
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004506:	fe842683          	lw	a3,-24(s0)
 800450a:	5e94                	lw	a3,56(a3)
 800450c:	fec42603          	lw	a2,-20(s0)
 8004510:	10d60663          	beq	a2,a3,800461c <vTaskPriorityDisinheritAfterTimeout+0x188>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004514:	fe842683          	lw	a3,-24(s0)
 8004518:	4af4                	lw	a3,84(a3)
 800451a:	fe442603          	lw	a2,-28(s0)
 800451e:	0ed61f63          	bne	a2,a3,800461c <vTaskPriorityDisinheritAfterTimeout+0x188>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004522:	081196b7          	lui	a3,0x8119
 8004526:	f746a683          	lw	a3,-140(a3) # 8118f74 <pxCurrentTCB>
 800452a:	fe842603          	lw	a2,-24(s0)
 800452e:	02d61363          	bne	a2,a3,8004554 <vTaskPriorityDisinheritAfterTimeout+0xc0>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004532:	081177b7          	lui	a5,0x8117
 8004536:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800453a:	fcf40f23          	sb	a5,-34(s0)
    ECLIC->MTH = mth;
 800453e:	000207b7          	lui	a5,0x20
 8004542:	fde44703          	lbu	a4,-34(s0)
 8004546:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800454a:	0001                	nop
    __RWMB();
 800454c:	0ff0000f          	fence
}
 8004550:	0001                	nop
 8004552:	a001                	j	8004552 <vTaskPriorityDisinheritAfterTimeout+0xbe>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004554:	fe842683          	lw	a3,-24(s0)
 8004558:	5e94                	lw	a3,56(a3)
 800455a:	fed42023          	sw	a3,-32(s0)
					pxTCB->uxPriority = uxPriorityToUse;
 800455e:	fe842683          	lw	a3,-24(s0)
 8004562:	fec42603          	lw	a2,-20(s0)
 8004566:	de90                	sw	a2,56(a3)

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004568:	fe842683          	lw	a3,-24(s0)
 800456c:	5290                	lw	a2,32(a3)
 800456e:	52d4                	lw	a3,36(a3)
 8004570:	800005b7          	lui	a1,0x80000
 8004574:	00b67733          	and	a4,a2,a1
 8004578:	0006f793          	andi	a5,a3,0
 800457c:	86ba                	mv	a3,a4
 800457e:	8edd                	or	a3,a3,a5
 8004580:	e69d                	bnez	a3,80045ae <vTaskPriorityDisinheritAfterTimeout+0x11a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004582:	fec42783          	lw	a5,-20(s0)
 8004586:	883e                	mv	a6,a5
 8004588:	4881                	li	a7,0
 800458a:	4721                	li	a4,8
 800458c:	4781                	li	a5,0
 800458e:	41070633          	sub	a2,a4,a6
 8004592:	85b2                	mv	a1,a2
 8004594:	00b735b3          	sltu	a1,a4,a1
 8004598:	411786b3          	sub	a3,a5,a7
 800459c:	40b687b3          	sub	a5,a3,a1
 80045a0:	86be                	mv	a3,a5
 80045a2:	8732                	mv	a4,a2
 80045a4:	87b6                	mv	a5,a3
 80045a6:	fe842683          	lw	a3,-24(s0)
 80045aa:	d298                	sw	a4,32(a3)
 80045ac:	d2dc                	sw	a5,36(a3)
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80045ae:	fe842783          	lw	a5,-24(s0)
 80045b2:	4fd8                	lw	a4,28(a5)
 80045b4:	fe042683          	lw	a3,-32(s0)
 80045b8:	47e1                	li	a5,24
 80045ba:	02f686b3          	mul	a3,a3,a5
 80045be:	081217b7          	lui	a5,0x8121
 80045c2:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 80045c6:	97b6                	add	a5,a5,a3
 80045c8:	04f71a63          	bne	a4,a5,800461c <vTaskPriorityDisinheritAfterTimeout+0x188>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045cc:	fe842783          	lw	a5,-24(s0)
 80045d0:	07a1                	addi	a5,a5,8
 80045d2:	853e                	mv	a0,a5
 80045d4:	85afc0ef          	jal	ra,800062e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80045d8:	fe842783          	lw	a5,-24(s0)
 80045dc:	5f98                	lw	a4,56(a5)
 80045de:	081197b7          	lui	a5,0x8119
 80045e2:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 80045e6:	00e7f963          	bgeu	a5,a4,80045f8 <vTaskPriorityDisinheritAfterTimeout+0x164>
 80045ea:	fe842783          	lw	a5,-24(s0)
 80045ee:	5f98                	lw	a4,56(a5)
 80045f0:	081197b7          	lui	a5,0x8119
 80045f4:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 80045f8:	fe842783          	lw	a5,-24(s0)
 80045fc:	5f98                	lw	a4,56(a5)
 80045fe:	47e1                	li	a5,24
 8004600:	02f70733          	mul	a4,a4,a5
 8004604:	081217b7          	lui	a5,0x8121
 8004608:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 800460c:	973e                	add	a4,a4,a5
 800460e:	fe842783          	lw	a5,-24(s0)
 8004612:	07a1                	addi	a5,a5,8
 8004614:	85be                	mv	a1,a5
 8004616:	853a                	mv	a0,a4
 8004618:	ee7fb0ef          	jal	ra,80004fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800461c:	0001                	nop
 800461e:	50f2                	lw	ra,60(sp)
 8004620:	5462                	lw	s0,56(sp)
 8004622:	6121                	addi	sp,sp,64
 8004624:	8082                	ret

08004626 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004626:	1141                	addi	sp,sp,-16
 8004628:	c622                	sw	s0,12(sp)
 800462a:	0800                	addi	s0,sp,16
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800462c:	081197b7          	lui	a5,0x8119
 8004630:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004634:	cb81                	beqz	a5,8004644 <pvTaskIncrementMutexHeldCount+0x1e>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004636:	081197b7          	lui	a5,0x8119
 800463a:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 800463e:	4bf8                	lw	a4,84(a5)
 8004640:	0705                	addi	a4,a4,1
 8004642:	cbf8                	sw	a4,84(a5)
		}

		return pxCurrentTCB;
 8004644:	081197b7          	lui	a5,0x8119
 8004648:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
	}
 800464c:	853e                	mv	a0,a5
 800464e:	4432                	lw	s0,12(sp)
 8004650:	0141                	addi	sp,sp,16
 8004652:	8082                	ret

08004654 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004654:	7139                	addi	sp,sp,-64
 8004656:	de06                	sw	ra,60(sp)
 8004658:	dc22                	sw	s0,56(sp)
 800465a:	0080                	addi	s0,sp,64
 800465c:	fca42623          	sw	a0,-52(s0)
 8004660:	fcb42023          	sw	a1,-64(s0)
 8004664:	fcc42223          	sw	a2,-60(s0)
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8004668:	e8afc0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800466c:	081197b7          	lui	a5,0x8119
 8004670:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004674:	57fc                	lw	a5,108(a5)
 8004676:	e3d5                	bnez	a5,800471a <ulTaskNotifyTake+0xc6>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8004678:	081197b7          	lui	a5,0x8119
 800467c:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004680:	4705                	li	a4,1
 8004682:	06e78823          	sb	a4,112(a5)

				if( xTicksToWait > ( TickType_t ) 0 )
 8004686:	fc042783          	lw	a5,-64(s0)
 800468a:	fc442703          	lw	a4,-60(s0)
 800468e:	8fd9                	or	a5,a5,a4
 8004690:	c7c9                	beqz	a5,800471a <ulTaskNotifyTake+0xc6>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004692:	4605                	li	a2,1
 8004694:	fc042503          	lw	a0,-64(s0)
 8004698:	fc442583          	lw	a1,-60(s0)
 800469c:	297d                	jal	8004b5a <prvAddCurrentTaskToDelayedList>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800469e:	f14027f3          	csrr	a5,mhartid
 80046a2:	fef42423          	sw	a5,-24(s0)
 80046a6:	fe842783          	lw	a5,-24(s0)
 80046aa:	0ff7f793          	zext.b	a5,a5
 80046ae:	fef42223          	sw	a5,-28(s0)
    return id;
 80046b2:	fe442783          	lw	a5,-28(s0)
    unsigned long hartid = __get_hart_id();
 80046b6:	fef42023          	sw	a5,-32(s0)
 80046ba:	fe042783          	lw	a5,-32(s0)
 80046be:	fcf42e23          	sw	a5,-36(s0)
    if (hartid == 0) {
 80046c2:	fdc42783          	lw	a5,-36(s0)
 80046c6:	e385                	bnez	a5,80046e6 <ulTaskNotifyTake+0x92>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80046c8:	00030737          	lui	a4,0x30
 80046cc:	6785                	lui	a5,0x1
 80046ce:	97ba                	add	a5,a5,a4
 80046d0:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80046d4:	000306b7          	lui	a3,0x30
 80046d8:	0017e713          	ori	a4,a5,1
 80046dc:	6785                	lui	a5,0x1
 80046de:	97b6                	add	a5,a5,a3
 80046e0:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80046e4:	a03d                	j	8004712 <ulTaskNotifyTake+0xbe>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80046e6:	fdc42783          	lw	a5,-36(s0)
 80046ea:	00279713          	slli	a4,a5,0x2
 80046ee:	000317b7          	lui	a5,0x31
 80046f2:	97ba                	add	a5,a5,a4
 80046f4:	fcf42c23          	sw	a5,-40(s0)
 80046f8:	fd842783          	lw	a5,-40(s0)
 80046fc:	fcf42a23          	sw	a5,-44(s0)
 8004700:	4785                	li	a5,1
 8004702:	fcf42823          	sw	a5,-48(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8004706:	fd042783          	lw	a5,-48(s0)
 800470a:	fd442703          	lw	a4,-44(s0)
 800470e:	c31c                	sw	a5,0(a4)
}
 8004710:	0001                	nop
}
 8004712:	0001                	nop
}
 8004714:	0001                	nop

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004716:	0ff0000f          	fence
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800471a:	e62fc0ef          	jal	ra,8000d7c <vPortExitCritical>

		taskENTER_CRITICAL();
 800471e:	dd4fc0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004722:	081197b7          	lui	a5,0x8119
 8004726:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 800472a:	57fc                	lw	a5,108(a5)
 800472c:	fef42623          	sw	a5,-20(s0)

			if( ulReturn != 0UL )
 8004730:	fec42783          	lw	a5,-20(s0)
 8004734:	c39d                	beqz	a5,800475a <ulTaskNotifyTake+0x106>
			{
				if( xClearCountOnExit != pdFALSE )
 8004736:	fcc42783          	lw	a5,-52(s0)
 800473a:	cb81                	beqz	a5,800474a <ulTaskNotifyTake+0xf6>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800473c:	081197b7          	lui	a5,0x8119
 8004740:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004744:	0607a623          	sw	zero,108(a5)
 8004748:	a809                	j	800475a <ulTaskNotifyTake+0x106>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800474a:	081197b7          	lui	a5,0x8119
 800474e:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004752:	fec42703          	lw	a4,-20(s0)
 8004756:	177d                	addi	a4,a4,-1
 8004758:	d7f8                	sw	a4,108(a5)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800475a:	081197b7          	lui	a5,0x8119
 800475e:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004762:	06078823          	sb	zero,112(a5)
		}
		taskEXIT_CRITICAL();
 8004766:	e16fc0ef          	jal	ra,8000d7c <vPortExitCritical>

		return ulReturn;
 800476a:	fec42783          	lw	a5,-20(s0)
	}
 800476e:	853e                	mv	a0,a5
 8004770:	50f2                	lw	ra,60(sp)
 8004772:	5462                	lw	s0,56(sp)
 8004774:	6121                	addi	sp,sp,64
 8004776:	8082                	ret

08004778 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8004778:	715d                	addi	sp,sp,-80
 800477a:	c686                	sw	ra,76(sp)
 800477c:	c4a2                	sw	s0,72(sp)
 800477e:	0880                	addi	s0,sp,80
 8004780:	faa42e23          	sw	a0,-68(s0)
 8004784:	fab42c23          	sw	a1,-72(s0)
 8004788:	fac42a23          	sw	a2,-76(s0)
 800478c:	fad42823          	sw	a3,-80(s0)
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004790:	4785                	li	a5,1
 8004792:	fef42623          	sw	a5,-20(s0)
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8004796:	fbc42783          	lw	a5,-68(s0)
 800479a:	e395                	bnez	a5,80047be <xTaskGenericNotify+0x46>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800479c:	081177b7          	lui	a5,0x8117
 80047a0:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80047a4:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80047a8:	000207b7          	lui	a5,0x20
 80047ac:	fe644703          	lbu	a4,-26(s0)
 80047b0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80047b4:	0001                	nop
    __RWMB();
 80047b6:	0ff0000f          	fence
}
 80047ba:	0001                	nop
 80047bc:	a001                	j	80047bc <xTaskGenericNotify+0x44>
		pxTCB = xTaskToNotify;
 80047be:	fbc42783          	lw	a5,-68(s0)
 80047c2:	fef42423          	sw	a5,-24(s0)

		taskENTER_CRITICAL();
 80047c6:	d2cfc0ef          	jal	ra,8000cf2 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80047ca:	fb042783          	lw	a5,-80(s0)
 80047ce:	c799                	beqz	a5,80047dc <xTaskGenericNotify+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80047d0:	fe842783          	lw	a5,-24(s0)
 80047d4:	57f8                	lw	a4,108(a5)
 80047d6:	fb042783          	lw	a5,-80(s0)
 80047da:	c398                	sw	a4,0(a5)
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80047dc:	fe842783          	lw	a5,-24(s0)
 80047e0:	0707c783          	lbu	a5,112(a5)
 80047e4:	fef403a3          	sb	a5,-25(s0)

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80047e8:	fe842783          	lw	a5,-24(s0)
 80047ec:	4709                	li	a4,2
 80047ee:	06e78823          	sb	a4,112(a5)
 80047f2:	fb442703          	lw	a4,-76(s0)
 80047f6:	4791                	li	a5,4
 80047f8:	06e7e263          	bltu	a5,a4,800485c <xTaskGenericNotify+0xe4>
 80047fc:	fb442783          	lw	a5,-76(s0)
 8004800:	00279713          	slli	a4,a5,0x2
 8004804:	a0c18793          	addi	a5,gp,-1524 # 81179fc <_global_impure_ptr+0xc>
 8004808:	97ba                	add	a5,a5,a4
 800480a:	439c                	lw	a5,0(a5)
 800480c:	8782                	jr	a5

			switch( eAction )
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800480e:	fe842783          	lw	a5,-24(s0)
 8004812:	57f8                	lw	a4,108(a5)
 8004814:	fb842783          	lw	a5,-72(s0)
 8004818:	8f5d                	or	a4,a4,a5
 800481a:	fe842783          	lw	a5,-24(s0)
 800481e:	d7f8                	sw	a4,108(a5)
					break;
 8004820:	a885                	j	8004890 <xTaskGenericNotify+0x118>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004822:	fe842783          	lw	a5,-24(s0)
 8004826:	57fc                	lw	a5,108(a5)
 8004828:	00178713          	addi	a4,a5,1
 800482c:	fe842783          	lw	a5,-24(s0)
 8004830:	d7f8                	sw	a4,108(a5)
					break;
 8004832:	a8b9                	j	8004890 <xTaskGenericNotify+0x118>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004834:	fe842783          	lw	a5,-24(s0)
 8004838:	fb842703          	lw	a4,-72(s0)
 800483c:	d7f8                	sw	a4,108(a5)
					break;
 800483e:	a889                	j	8004890 <xTaskGenericNotify+0x118>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004840:	fe744703          	lbu	a4,-25(s0)
 8004844:	4789                	li	a5,2
 8004846:	00f70863          	beq	a4,a5,8004856 <xTaskGenericNotify+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800484a:	fe842783          	lw	a5,-24(s0)
 800484e:	fb842703          	lw	a4,-72(s0)
 8004852:	d7f8                	sw	a4,108(a5)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004854:	a835                	j	8004890 <xTaskGenericNotify+0x118>
						xReturn = pdFAIL;
 8004856:	fe042623          	sw	zero,-20(s0)
					break;
 800485a:	a81d                	j	8004890 <xTaskGenericNotify+0x118>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800485c:	fe842783          	lw	a5,-24(s0)
 8004860:	57f8                	lw	a4,108(a5)
 8004862:	57fd                	li	a5,-1
 8004864:	02f70563          	beq	a4,a5,800488e <xTaskGenericNotify+0x116>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004868:	081177b7          	lui	a5,0x8117
 800486c:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004870:	fef402a3          	sb	a5,-27(s0)
    ECLIC->MTH = mth;
 8004874:	000207b7          	lui	a5,0x20
 8004878:	fe544703          	lbu	a4,-27(s0)
 800487c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004880:	0001                	nop
    __RWMB();
 8004882:	0ff0000f          	fence
}
 8004886:	0001                	nop
 8004888:	a001                	j	8004888 <xTaskGenericNotify+0x110>
					break;
 800488a:	0001                	nop
 800488c:	a011                	j	8004890 <xTaskGenericNotify+0x118>

					break;
 800488e:	0001                	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004890:	fe744703          	lbu	a4,-25(s0)
 8004894:	4785                	li	a5,1
 8004896:	10f71763          	bne	a4,a5,80049a4 <xTaskGenericNotify+0x22c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800489a:	fe842783          	lw	a5,-24(s0)
 800489e:	07a1                	addi	a5,a5,8
 80048a0:	853e                	mv	a0,a5
 80048a2:	d8dfb0ef          	jal	ra,800062e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80048a6:	fe842783          	lw	a5,-24(s0)
 80048aa:	5f98                	lw	a4,56(a5)
 80048ac:	081197b7          	lui	a5,0x8119
 80048b0:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 80048b4:	00e7f963          	bgeu	a5,a4,80048c6 <xTaskGenericNotify+0x14e>
 80048b8:	fe842783          	lw	a5,-24(s0)
 80048bc:	5f98                	lw	a4,56(a5)
 80048be:	081197b7          	lui	a5,0x8119
 80048c2:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 80048c6:	fe842783          	lw	a5,-24(s0)
 80048ca:	5f98                	lw	a4,56(a5)
 80048cc:	47e1                	li	a5,24
 80048ce:	02f70733          	mul	a4,a4,a5
 80048d2:	081217b7          	lui	a5,0x8121
 80048d6:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 80048da:	973e                	add	a4,a4,a5
 80048dc:	fe842783          	lw	a5,-24(s0)
 80048e0:	07a1                	addi	a5,a5,8
 80048e2:	85be                	mv	a1,a5
 80048e4:	853a                	mv	a0,a4
 80048e6:	c19fb0ef          	jal	ra,80004fe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80048ea:	fe842783          	lw	a5,-24(s0)
 80048ee:	5bdc                	lw	a5,52(a5)
 80048f0:	c395                	beqz	a5,8004914 <xTaskGenericNotify+0x19c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80048f2:	081177b7          	lui	a5,0x8117
 80048f6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80048fa:	fef40223          	sb	a5,-28(s0)
    ECLIC->MTH = mth;
 80048fe:	000207b7          	lui	a5,0x20
 8004902:	fe444703          	lbu	a4,-28(s0)
 8004906:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800490a:	0001                	nop
    __RWMB();
 800490c:	0ff0000f          	fence
}
 8004910:	0001                	nop
 8004912:	a001                	j	8004912 <xTaskGenericNotify+0x19a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004914:	fe842783          	lw	a5,-24(s0)
 8004918:	5f98                	lw	a4,56(a5)
 800491a:	081197b7          	lui	a5,0x8119
 800491e:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004922:	5f9c                	lw	a5,56(a5)
 8004924:	08e7f063          	bgeu	a5,a4,80049a4 <xTaskGenericNotify+0x22c>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8004928:	f14027f3          	csrr	a5,mhartid
 800492c:	fef42023          	sw	a5,-32(s0)
 8004930:	fe042783          	lw	a5,-32(s0)
 8004934:	0ff7f793          	zext.b	a5,a5
 8004938:	fcf42e23          	sw	a5,-36(s0)
    return id;
 800493c:	fdc42783          	lw	a5,-36(s0)
    unsigned long hartid = __get_hart_id();
 8004940:	fcf42c23          	sw	a5,-40(s0)
 8004944:	fd842783          	lw	a5,-40(s0)
 8004948:	fcf42a23          	sw	a5,-44(s0)
    if (hartid == 0) {
 800494c:	fd442783          	lw	a5,-44(s0)
 8004950:	e385                	bnez	a5,8004970 <xTaskGenericNotify+0x1f8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8004952:	00030737          	lui	a4,0x30
 8004956:	6785                	lui	a5,0x1
 8004958:	97ba                	add	a5,a5,a4
 800495a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800495e:	000306b7          	lui	a3,0x30
 8004962:	0017e713          	ori	a4,a5,1
 8004966:	6785                	lui	a5,0x1
 8004968:	97b6                	add	a5,a5,a3
 800496a:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800496e:	a03d                	j	800499c <xTaskGenericNotify+0x224>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8004970:	fd442783          	lw	a5,-44(s0)
 8004974:	00279713          	slli	a4,a5,0x2
 8004978:	000317b7          	lui	a5,0x31
 800497c:	97ba                	add	a5,a5,a4
 800497e:	fcf42823          	sw	a5,-48(s0)
 8004982:	fd042783          	lw	a5,-48(s0)
 8004986:	fcf42623          	sw	a5,-52(s0)
 800498a:	4785                	li	a5,1
 800498c:	fcf42423          	sw	a5,-56(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8004990:	fc842783          	lw	a5,-56(s0)
 8004994:	fcc42703          	lw	a4,-52(s0)
 8004998:	c31c                	sw	a5,0(a4)
}
 800499a:	0001                	nop
}
 800499c:	0001                	nop
}
 800499e:	0001                	nop
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80049a0:	0ff0000f          	fence
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80049a4:	bd8fc0ef          	jal	ra,8000d7c <vPortExitCritical>

		return xReturn;
 80049a8:	fec42783          	lw	a5,-20(s0)
	}
 80049ac:	853e                	mv	a0,a5
 80049ae:	40b6                	lw	ra,76(sp)
 80049b0:	4426                	lw	s0,72(sp)
 80049b2:	6161                	addi	sp,sp,80
 80049b4:	8082                	ret

080049b6 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80049b6:	7179                	addi	sp,sp,-48
 80049b8:	d606                	sw	ra,44(sp)
 80049ba:	d422                	sw	s0,40(sp)
 80049bc:	1800                	addi	s0,sp,48
 80049be:	fca42e23          	sw	a0,-36(s0)
 80049c2:	fcb42c23          	sw	a1,-40(s0)
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80049c6:	fdc42783          	lw	a5,-36(s0)
 80049ca:	e395                	bnez	a5,80049ee <vTaskNotifyGiveFromISR+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80049cc:	081177b7          	lui	a5,0x8117
 80049d0:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80049d4:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80049d8:	000207b7          	lui	a5,0x20
 80049dc:	fe644703          	lbu	a4,-26(s0)
 80049e0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80049e4:	0001                	nop
    __RWMB();
 80049e6:	0ff0000f          	fence
}
 80049ea:	0001                	nop
 80049ec:	a001                	j	80049ec <vTaskNotifyGiveFromISR+0x36>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049ee:	d6ffc0ef          	jal	ra,800175c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80049f2:	fdc42783          	lw	a5,-36(s0)
 80049f6:	fef42623          	sw	a5,-20(s0)
    return (ECLIC->MTH);
 80049fa:	000207b7          	lui	a5,0x20
 80049fe:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8004a02:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8004a06:	fef402a3          	sb	a5,-27(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004a0a:	081177b7          	lui	a5,0x8117
 8004a0e:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004a12:	fef40223          	sb	a5,-28(s0)
    ECLIC->MTH = mth;
 8004a16:	000207b7          	lui	a5,0x20
 8004a1a:	fe444703          	lbu	a4,-28(s0)
 8004a1e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004a22:	0001                	nop
    __RWMB();
 8004a24:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8004a28:	fe544783          	lbu	a5,-27(s0)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a2c:	fef42423          	sw	a5,-24(s0)
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004a30:	fec42783          	lw	a5,-20(s0)
 8004a34:	0707c783          	lbu	a5,112(a5)
 8004a38:	fef403a3          	sb	a5,-25(s0)
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004a3c:	fec42783          	lw	a5,-20(s0)
 8004a40:	4709                	li	a4,2
 8004a42:	06e78823          	sb	a4,112(a5)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004a46:	fec42783          	lw	a5,-20(s0)
 8004a4a:	57fc                	lw	a5,108(a5)
 8004a4c:	00178713          	addi	a4,a5,1
 8004a50:	fec42783          	lw	a5,-20(s0)
 8004a54:	d7f8                	sw	a4,108(a5)

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004a56:	fe744703          	lbu	a4,-25(s0)
 8004a5a:	4785                	li	a5,1
 8004a5c:	0cf71663          	bne	a4,a5,8004b28 <vTaskNotifyGiveFromISR+0x172>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004a60:	fec42783          	lw	a5,-20(s0)
 8004a64:	5bdc                	lw	a5,52(a5)
 8004a66:	c395                	beqz	a5,8004a8a <vTaskNotifyGiveFromISR+0xd4>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004a68:	081177b7          	lui	a5,0x8117
 8004a6c:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004a70:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 8004a74:	000207b7          	lui	a5,0x20
 8004a78:	fe344703          	lbu	a4,-29(s0)
 8004a7c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004a80:	0001                	nop
    __RWMB();
 8004a82:	0ff0000f          	fence
}
 8004a86:	0001                	nop
 8004a88:	a001                	j	8004a88 <vTaskNotifyGiveFromISR+0xd2>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a8a:	081197b7          	lui	a5,0x8119
 8004a8e:	fbc7a783          	lw	a5,-68(a5) # 8118fbc <uxSchedulerSuspended>
 8004a92:	ebb1                	bnez	a5,8004ae6 <vTaskNotifyGiveFromISR+0x130>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a94:	fec42783          	lw	a5,-20(s0)
 8004a98:	07a1                	addi	a5,a5,8
 8004a9a:	853e                	mv	a0,a5
 8004a9c:	b93fb0ef          	jal	ra,800062e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004aa0:	fec42783          	lw	a5,-20(s0)
 8004aa4:	5f98                	lw	a4,56(a5)
 8004aa6:	081197b7          	lui	a5,0x8119
 8004aaa:	f907a783          	lw	a5,-112(a5) # 8118f90 <uxTopReadyPriority>
 8004aae:	00e7f963          	bgeu	a5,a4,8004ac0 <vTaskNotifyGiveFromISR+0x10a>
 8004ab2:	fec42783          	lw	a5,-20(s0)
 8004ab6:	5f98                	lw	a4,56(a5)
 8004ab8:	081197b7          	lui	a5,0x8119
 8004abc:	f8e7a823          	sw	a4,-112(a5) # 8118f90 <uxTopReadyPriority>
 8004ac0:	fec42783          	lw	a5,-20(s0)
 8004ac4:	5f98                	lw	a4,56(a5)
 8004ac6:	47e1                	li	a5,24
 8004ac8:	02f70733          	mul	a4,a4,a5
 8004acc:	081217b7          	lui	a5,0x8121
 8004ad0:	93078793          	addi	a5,a5,-1744 # 8120930 <pxReadyTasksLists>
 8004ad4:	973e                	add	a4,a4,a5
 8004ad6:	fec42783          	lw	a5,-20(s0)
 8004ada:	07a1                	addi	a5,a5,8
 8004adc:	85be                	mv	a1,a5
 8004ade:	853a                	mv	a0,a4
 8004ae0:	a1ffb0ef          	jal	ra,80004fe <vListInsertEnd>
 8004ae4:	a821                	j	8004afc <vTaskNotifyGiveFromISR+0x146>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004ae6:	fec42783          	lw	a5,-20(s0)
 8004aea:	02078793          	addi	a5,a5,32
 8004aee:	85be                	mv	a1,a5
 8004af0:	081217b7          	lui	a5,0x8121
 8004af4:	a2078513          	addi	a0,a5,-1504 # 8120a20 <xPendingReadyList>
 8004af8:	a07fb0ef          	jal	ra,80004fe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004afc:	fec42783          	lw	a5,-20(s0)
 8004b00:	5f98                	lw	a4,56(a5)
 8004b02:	081197b7          	lui	a5,0x8119
 8004b06:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004b0a:	5f9c                	lw	a5,56(a5)
 8004b0c:	00e7fe63          	bgeu	a5,a4,8004b28 <vTaskNotifyGiveFromISR+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004b10:	fd842783          	lw	a5,-40(s0)
 8004b14:	c789                	beqz	a5,8004b1e <vTaskNotifyGiveFromISR+0x168>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004b16:	fd842783          	lw	a5,-40(s0)
 8004b1a:	4705                	li	a4,1
 8004b1c:	c398                	sw	a4,0(a5)
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8004b1e:	081197b7          	lui	a5,0x8119
 8004b22:	4705                	li	a4,1
 8004b24:	fae7a023          	sw	a4,-96(a5) # 8118fa0 <xYieldPending>
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004b28:	fe842783          	lw	a5,-24(s0)
 8004b2c:	0ff7f793          	zext.b	a5,a5
 8004b30:	fef40123          	sb	a5,-30(s0)
 8004b34:	fe244783          	lbu	a5,-30(s0)
 8004b38:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 8004b3c:	000207b7          	lui	a5,0x20
 8004b40:	fe144703          	lbu	a4,-31(s0)
 8004b44:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004b48:	0001                	nop
    __RWMB();
 8004b4a:	0ff0000f          	fence
}
 8004b4e:	0001                	nop
	}
 8004b50:	0001                	nop
 8004b52:	50b2                	lw	ra,44(sp)
 8004b54:	5422                	lw	s0,40(sp)
 8004b56:	6145                	addi	sp,sp,48
 8004b58:	8082                	ret

08004b5a <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b5a:	7179                	addi	sp,sp,-48
 8004b5c:	d606                	sw	ra,44(sp)
 8004b5e:	d422                	sw	s0,40(sp)
 8004b60:	1800                	addi	s0,sp,48
 8004b62:	fca42c23          	sw	a0,-40(s0)
 8004b66:	fcb42e23          	sw	a1,-36(s0)
 8004b6a:	fcc42a23          	sw	a2,-44(s0)
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b6e:	081197b7          	lui	a5,0x8119
 8004b72:	f887a703          	lw	a4,-120(a5) # 8118f88 <xTickCount>
 8004b76:	f8c7a783          	lw	a5,-116(a5)
 8004b7a:	fee42423          	sw	a4,-24(s0)
 8004b7e:	fef42623          	sw	a5,-20(s0)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b82:	081197b7          	lui	a5,0x8119
 8004b86:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004b8a:	07a1                	addi	a5,a5,8
 8004b8c:	853e                	mv	a0,a5
 8004b8e:	aa1fb0ef          	jal	ra,800062e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b92:	fd842703          	lw	a4,-40(s0)
 8004b96:	57fd                	li	a5,-1
 8004b98:	02f71763          	bne	a4,a5,8004bc6 <prvAddCurrentTaskToDelayedList+0x6c>
 8004b9c:	fdc42703          	lw	a4,-36(s0)
 8004ba0:	57fd                	li	a5,-1
 8004ba2:	02f71263          	bne	a4,a5,8004bc6 <prvAddCurrentTaskToDelayedList+0x6c>
 8004ba6:	fd442783          	lw	a5,-44(s0)
 8004baa:	cf91                	beqz	a5,8004bc6 <prvAddCurrentTaskToDelayedList+0x6c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bac:	081197b7          	lui	a5,0x8119
 8004bb0:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004bb4:	07a1                	addi	a5,a5,8
 8004bb6:	85be                	mv	a1,a5
 8004bb8:	081217b7          	lui	a5,0x8121
 8004bbc:	a5078513          	addi	a0,a5,-1456 # 8120a50 <xSuspendedTaskList>
 8004bc0:	93ffb0ef          	jal	ra,80004fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004bc4:	a8f1                	j	8004ca0 <prvAddCurrentTaskToDelayedList+0x146>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004bc6:	fe842603          	lw	a2,-24(s0)
 8004bca:	fec42683          	lw	a3,-20(s0)
 8004bce:	fd842503          	lw	a0,-40(s0)
 8004bd2:	fdc42583          	lw	a1,-36(s0)
 8004bd6:	00a60733          	add	a4,a2,a0
 8004bda:	883a                	mv	a6,a4
 8004bdc:	00c83833          	sltu	a6,a6,a2
 8004be0:	00b687b3          	add	a5,a3,a1
 8004be4:	00f806b3          	add	a3,a6,a5
 8004be8:	87b6                	mv	a5,a3
 8004bea:	fee42023          	sw	a4,-32(s0)
 8004bee:	fef42223          	sw	a5,-28(s0)
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004bf2:	081197b7          	lui	a5,0x8119
 8004bf6:	f747a683          	lw	a3,-140(a5) # 8118f74 <pxCurrentTCB>
 8004bfa:	fe042703          	lw	a4,-32(s0)
 8004bfe:	fe442783          	lw	a5,-28(s0)
 8004c02:	c698                	sw	a4,8(a3)
 8004c04:	c6dc                	sw	a5,12(a3)
			if( xTimeToWake < xConstTickCount )
 8004c06:	fec42703          	lw	a4,-20(s0)
 8004c0a:	fe442783          	lw	a5,-28(s0)
 8004c0e:	00e7ee63          	bltu	a5,a4,8004c2a <prvAddCurrentTaskToDelayedList+0xd0>
 8004c12:	fec42703          	lw	a4,-20(s0)
 8004c16:	fe442783          	lw	a5,-28(s0)
 8004c1a:	02f71663          	bne	a4,a5,8004c46 <prvAddCurrentTaskToDelayedList+0xec>
 8004c1e:	fe842703          	lw	a4,-24(s0)
 8004c22:	fe042783          	lw	a5,-32(s0)
 8004c26:	02e7f063          	bgeu	a5,a4,8004c46 <prvAddCurrentTaskToDelayedList+0xec>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c2a:	081197b7          	lui	a5,0x8119
 8004c2e:	f7c7a703          	lw	a4,-132(a5) # 8118f7c <pxOverflowDelayedTaskList>
 8004c32:	081197b7          	lui	a5,0x8119
 8004c36:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004c3a:	07a1                	addi	a5,a5,8
 8004c3c:	85be                	mv	a1,a5
 8004c3e:	853a                	mv	a0,a4
 8004c40:	925fb0ef          	jal	ra,8000564 <vListInsert>
}
 8004c44:	a8b1                	j	8004ca0 <prvAddCurrentTaskToDelayedList+0x146>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c46:	081197b7          	lui	a5,0x8119
 8004c4a:	f787a703          	lw	a4,-136(a5) # 8118f78 <pxDelayedTaskList>
 8004c4e:	081197b7          	lui	a5,0x8119
 8004c52:	f747a783          	lw	a5,-140(a5) # 8118f74 <pxCurrentTCB>
 8004c56:	07a1                	addi	a5,a5,8
 8004c58:	85be                	mv	a1,a5
 8004c5a:	853a                	mv	a0,a4
 8004c5c:	909fb0ef          	jal	ra,8000564 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c60:	081197b7          	lui	a5,0x8119
 8004c64:	fb07a703          	lw	a4,-80(a5) # 8118fb0 <xNextTaskUnblockTime>
 8004c68:	fb47a783          	lw	a5,-76(a5)
 8004c6c:	fe442683          	lw	a3,-28(s0)
 8004c70:	863e                	mv	a2,a5
 8004c72:	00c6ed63          	bltu	a3,a2,8004c8c <prvAddCurrentTaskToDelayedList+0x132>
 8004c76:	fe442683          	lw	a3,-28(s0)
 8004c7a:	863e                	mv	a2,a5
 8004c7c:	02c69263          	bne	a3,a2,8004ca0 <prvAddCurrentTaskToDelayedList+0x146>
 8004c80:	fe042683          	lw	a3,-32(s0)
 8004c84:	87ba                	mv	a5,a4
 8004c86:	00f6e363          	bltu	a3,a5,8004c8c <prvAddCurrentTaskToDelayedList+0x132>
}
 8004c8a:	a819                	j	8004ca0 <prvAddCurrentTaskToDelayedList+0x146>
					xNextTaskUnblockTime = xTimeToWake;
 8004c8c:	081196b7          	lui	a3,0x8119
 8004c90:	fe042703          	lw	a4,-32(s0)
 8004c94:	fe442783          	lw	a5,-28(s0)
 8004c98:	fae6a823          	sw	a4,-80(a3) # 8118fb0 <xNextTaskUnblockTime>
 8004c9c:	faf6aa23          	sw	a5,-76(a3)
}
 8004ca0:	0001                	nop
 8004ca2:	50b2                	lw	ra,44(sp)
 8004ca4:	5422                	lw	s0,40(sp)
 8004ca6:	6145                	addi	sp,sp,48
 8004ca8:	8082                	ret

08004caa <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004caa:	1101                	addi	sp,sp,-32
 8004cac:	ce06                	sw	ra,28(sp)
 8004cae:	cc22                	sw	s0,24(sp)
 8004cb0:	1000                	addi	s0,sp,32
BaseType_t xReturn = pdFAIL;
 8004cb2:	fe042623          	sw	zero,-20(s0)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004cb6:	1f3000ef          	jal	ra,80056a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004cba:	081197b7          	lui	a5,0x8119
 8004cbe:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8004cc2:	c39d                	beqz	a5,8004ce8 <xTimerCreateTimerTask+0x3e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004cc4:	081197b7          	lui	a5,0x8119
 8004cc8:	fcc78793          	addi	a5,a5,-52 # 8118fcc <xTimerTaskHandle>
 8004ccc:	470d                	li	a4,3
 8004cce:	4681                	li	a3,0
 8004cd0:	10000613          	li	a2,256
 8004cd4:	a2018593          	addi	a1,gp,-1504 # 8117a10 <_global_impure_ptr+0x20>
 8004cd8:	08005537          	lui	a0,0x8005
 8004cdc:	f0e50513          	addi	a0,a0,-242 # 8004f0e <prvTimerTask>
 8004ce0:	bc0fe0ef          	jal	ra,80030a0 <xTaskCreate>
 8004ce4:	fea42623          	sw	a0,-20(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ce8:	fec42783          	lw	a5,-20(s0)
 8004cec:	e395                	bnez	a5,8004d10 <xTimerCreateTimerTask+0x66>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004cee:	081177b7          	lui	a5,0x8117
 8004cf2:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004cf6:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8004cfa:	000207b7          	lui	a5,0x20
 8004cfe:	feb44703          	lbu	a4,-21(s0)
 8004d02:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004d06:	0001                	nop
    __RWMB();
 8004d08:	0ff0000f          	fence
}
 8004d0c:	0001                	nop
 8004d0e:	a001                	j	8004d0e <xTimerCreateTimerTask+0x64>
	return xReturn;
 8004d10:	fec42783          	lw	a5,-20(s0)
}
 8004d14:	853e                	mv	a0,a5
 8004d16:	40f2                	lw	ra,28(sp)
 8004d18:	4462                	lw	s0,24(sp)
 8004d1a:	6105                	addi	sp,sp,32
 8004d1c:	8082                	ret

08004d1e <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004d1e:	715d                	addi	sp,sp,-80
 8004d20:	c686                	sw	ra,76(sp)
 8004d22:	c4a2                	sw	s0,72(sp)
 8004d24:	0880                	addi	s0,sp,80
 8004d26:	fca42623          	sw	a0,-52(s0)
 8004d2a:	fcb42423          	sw	a1,-56(s0)
 8004d2e:	fcc42023          	sw	a2,-64(s0)
 8004d32:	fcd42223          	sw	a3,-60(s0)
 8004d36:	fae42e23          	sw	a4,-68(s0)
 8004d3a:	faf42823          	sw	a5,-80(s0)
 8004d3e:	fb042a23          	sw	a6,-76(s0)
BaseType_t xReturn = pdFAIL;
 8004d42:	fe042623          	sw	zero,-20(s0)
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004d46:	fcc42783          	lw	a5,-52(s0)
 8004d4a:	e395                	bnez	a5,8004d6e <xTimerGenericCommand+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004d4c:	081177b7          	lui	a5,0x8117
 8004d50:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004d54:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8004d58:	000207b7          	lui	a5,0x20
 8004d5c:	feb44703          	lbu	a4,-21(s0)
 8004d60:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004d64:	0001                	nop
    __RWMB();
 8004d66:	0ff0000f          	fence
}
 8004d6a:	0001                	nop
 8004d6c:	a001                	j	8004d6c <xTimerGenericCommand+0x4e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004d6e:	081197b7          	lui	a5,0x8119
 8004d72:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8004d76:	cbd9                	beqz	a5,8004e0c <xTimerGenericCommand+0xee>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004d78:	fc842783          	lw	a5,-56(s0)
 8004d7c:	fcf42823          	sw	a5,-48(s0)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004d80:	fc042703          	lw	a4,-64(s0)
 8004d84:	fc442783          	lw	a5,-60(s0)
 8004d88:	fce42c23          	sw	a4,-40(s0)
 8004d8c:	fcf42e23          	sw	a5,-36(s0)
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004d90:	fcc42783          	lw	a5,-52(s0)
 8004d94:	fef42023          	sw	a5,-32(s0)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004d98:	fc842703          	lw	a4,-56(s0)
 8004d9c:	4795                	li	a5,5
 8004d9e:	04e7c863          	blt	a5,a4,8004dee <xTimerGenericCommand+0xd0>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004da2:	c2cff0ef          	jal	ra,80041ce <xTaskGetSchedulerState>
 8004da6:	872a                	mv	a4,a0
 8004da8:	4789                	li	a5,2
 8004daa:	02f71363          	bne	a4,a5,8004dd0 <xTimerGenericCommand+0xb2>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004dae:	081197b7          	lui	a5,0x8119
 8004db2:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8004db6:	fd040593          	addi	a1,s0,-48
 8004dba:	4701                	li	a4,0
 8004dbc:	fb042603          	lw	a2,-80(s0)
 8004dc0:	fb442683          	lw	a3,-76(s0)
 8004dc4:	853e                	mv	a0,a5
 8004dc6:	af6fd0ef          	jal	ra,80020bc <xQueueGenericSend>
 8004dca:	fea42623          	sw	a0,-20(s0)
 8004dce:	a83d                	j	8004e0c <xTimerGenericCommand+0xee>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004dd0:	081197b7          	lui	a5,0x8119
 8004dd4:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8004dd8:	fd040593          	addi	a1,s0,-48
 8004ddc:	4701                	li	a4,0
 8004dde:	4601                	li	a2,0
 8004de0:	4681                	li	a3,0
 8004de2:	853e                	mv	a0,a5
 8004de4:	ad8fd0ef          	jal	ra,80020bc <xQueueGenericSend>
 8004de8:	fea42623          	sw	a0,-20(s0)
 8004dec:	a005                	j	8004e0c <xTimerGenericCommand+0xee>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004dee:	081197b7          	lui	a5,0x8119
 8004df2:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8004df6:	fd040713          	addi	a4,s0,-48
 8004dfa:	4681                	li	a3,0
 8004dfc:	fbc42603          	lw	a2,-68(s0)
 8004e00:	85ba                	mv	a1,a4
 8004e02:	853e                	mv	a0,a5
 8004e04:	e76fd0ef          	jal	ra,800247a <xQueueGenericSendFromISR>
 8004e08:	fea42623          	sw	a0,-20(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004e0c:	fec42783          	lw	a5,-20(s0)
}
 8004e10:	853e                	mv	a0,a5
 8004e12:	40b6                	lw	ra,76(sp)
 8004e14:	4426                	lw	s0,72(sp)
 8004e16:	6161                	addi	sp,sp,80
 8004e18:	8082                	ret

08004e1a <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004e1a:	7179                	addi	sp,sp,-48
 8004e1c:	d606                	sw	ra,44(sp)
 8004e1e:	d422                	sw	s0,40(sp)
 8004e20:	1800                	addi	s0,sp,48
 8004e22:	fca42c23          	sw	a0,-40(s0)
 8004e26:	fcb42e23          	sw	a1,-36(s0)
 8004e2a:	fcc42823          	sw	a2,-48(s0)
 8004e2e:	fcd42a23          	sw	a3,-44(s0)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e32:	081197b7          	lui	a5,0x8119
 8004e36:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 8004e3a:	4b9c                	lw	a5,16(a5)
 8004e3c:	4b9c                	lw	a5,16(a5)
 8004e3e:	fef42623          	sw	a5,-20(s0)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e42:	fec42783          	lw	a5,-20(s0)
 8004e46:	07a1                	addi	a5,a5,8
 8004e48:	853e                	mv	a0,a5
 8004e4a:	fe4fb0ef          	jal	ra,800062e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e4e:	fec42783          	lw	a5,-20(s0)
 8004e52:	0307c783          	lbu	a5,48(a5)
 8004e56:	8b91                	andi	a5,a5,4
 8004e58:	c7c9                	beqz	a5,8004ee2 <prvProcessExpiredTimer+0xc8>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004e5a:	fec42783          	lw	a5,-20(s0)
 8004e5e:	5398                	lw	a4,32(a5)
 8004e60:	53dc                	lw	a5,36(a5)
 8004e62:	fd842503          	lw	a0,-40(s0)
 8004e66:	fdc42583          	lw	a1,-36(s0)
 8004e6a:	00a70633          	add	a2,a4,a0
 8004e6e:	8832                	mv	a6,a2
 8004e70:	00e83833          	sltu	a6,a6,a4
 8004e74:	00b786b3          	add	a3,a5,a1
 8004e78:	00d807b3          	add	a5,a6,a3
 8004e7c:	86be                	mv	a3,a5
 8004e7e:	8532                	mv	a0,a2
 8004e80:	85b6                	mv	a1,a3
 8004e82:	fd842783          	lw	a5,-40(s0)
 8004e86:	fdc42803          	lw	a6,-36(s0)
 8004e8a:	fd042683          	lw	a3,-48(s0)
 8004e8e:	fd442703          	lw	a4,-44(s0)
 8004e92:	862e                	mv	a2,a1
 8004e94:	85aa                	mv	a1,a0
 8004e96:	fec42503          	lw	a0,-20(s0)
 8004e9a:	24cd                	jal	800517c <prvInsertTimerInActiveList>
 8004e9c:	87aa                	mv	a5,a0
 8004e9e:	cfa9                	beqz	a5,8004ef8 <prvProcessExpiredTimer+0xde>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ea0:	4781                	li	a5,0
 8004ea2:	4801                	li	a6,0
 8004ea4:	4701                	li	a4,0
 8004ea6:	fd842603          	lw	a2,-40(s0)
 8004eaa:	fdc42683          	lw	a3,-36(s0)
 8004eae:	4581                	li	a1,0
 8004eb0:	fec42503          	lw	a0,-20(s0)
 8004eb4:	35ad                	jal	8004d1e <xTimerGenericCommand>
 8004eb6:	fea42423          	sw	a0,-24(s0)
			configASSERT( xResult );
 8004eba:	fe842783          	lw	a5,-24(s0)
 8004ebe:	ef8d                	bnez	a5,8004ef8 <prvProcessExpiredTimer+0xde>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004ec0:	081177b7          	lui	a5,0x8117
 8004ec4:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8004ec8:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8004ecc:	000207b7          	lui	a5,0x20
 8004ed0:	fe744703          	lbu	a4,-25(s0)
 8004ed4:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004ed8:	0001                	nop
    __RWMB();
 8004eda:	0ff0000f          	fence
}
 8004ede:	0001                	nop
 8004ee0:	a001                	j	8004ee0 <prvProcessExpiredTimer+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ee2:	fec42783          	lw	a5,-20(s0)
 8004ee6:	0307c783          	lbu	a5,48(a5)
 8004eea:	9bf9                	andi	a5,a5,-2
 8004eec:	0ff7f713          	zext.b	a4,a5
 8004ef0:	fec42783          	lw	a5,-20(s0)
 8004ef4:	02e78823          	sb	a4,48(a5)
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ef8:	fec42783          	lw	a5,-20(s0)
 8004efc:	57dc                	lw	a5,44(a5)
 8004efe:	fec42503          	lw	a0,-20(s0)
 8004f02:	9782                	jalr	a5
}
 8004f04:	0001                	nop
 8004f06:	50b2                	lw	ra,44(sp)
 8004f08:	5422                	lw	s0,40(sp)
 8004f0a:	6145                	addi	sp,sp,48
 8004f0c:	8082                	ret

08004f0e <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004f0e:	7179                	addi	sp,sp,-48
 8004f10:	d606                	sw	ra,44(sp)
 8004f12:	d422                	sw	s0,40(sp)
 8004f14:	1800                	addi	s0,sp,48
 8004f16:	fca42e23          	sw	a0,-36(s0)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f1a:	fe440793          	addi	a5,s0,-28
 8004f1e:	853e                	mv	a0,a5
 8004f20:	2abd                	jal	800509e <prvGetNextExpireTime>
 8004f22:	fea42423          	sw	a0,-24(s0)
 8004f26:	feb42623          	sw	a1,-20(s0)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004f2a:	fe442783          	lw	a5,-28(s0)
 8004f2e:	863e                	mv	a2,a5
 8004f30:	fe842503          	lw	a0,-24(s0)
 8004f34:	fec42583          	lw	a1,-20(s0)
 8004f38:	2019                	jal	8004f3e <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004f3a:	2ebd                	jal	80052b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004f3c:	bff9                	j	8004f1a <prvTimerTask+0xc>

08004f3e <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004f3e:	715d                	addi	sp,sp,-80
 8004f40:	c686                	sw	ra,76(sp)
 8004f42:	c4a2                	sw	s0,72(sp)
 8004f44:	0880                	addi	s0,sp,80
 8004f46:	faa42c23          	sw	a0,-72(s0)
 8004f4a:	fab42e23          	sw	a1,-68(s0)
 8004f4e:	fac42a23          	sw	a2,-76(s0)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004f52:	f18fe0ef          	jal	ra,800366a <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f56:	fc840793          	addi	a5,s0,-56
 8004f5a:	853e                	mv	a0,a5
 8004f5c:	224d                	jal	80050fe <prvSampleTimeNow>
 8004f5e:	fea42423          	sw	a0,-24(s0)
 8004f62:	feb42623          	sw	a1,-20(s0)
		if( xTimerListsWereSwitched == pdFALSE )
 8004f66:	fc842783          	lw	a5,-56(s0)
 8004f6a:	12079363          	bnez	a5,8005090 <prvProcessTimerOrBlockTask+0x152>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004f6e:	fb442783          	lw	a5,-76(s0)
 8004f72:	ef9d                	bnez	a5,8004fb0 <prvProcessTimerOrBlockTask+0x72>
 8004f74:	fbc42703          	lw	a4,-68(s0)
 8004f78:	fec42783          	lw	a5,-20(s0)
 8004f7c:	02e7ea63          	bltu	a5,a4,8004fb0 <prvProcessTimerOrBlockTask+0x72>
 8004f80:	fbc42703          	lw	a4,-68(s0)
 8004f84:	fec42783          	lw	a5,-20(s0)
 8004f88:	00f71863          	bne	a4,a5,8004f98 <prvProcessTimerOrBlockTask+0x5a>
 8004f8c:	fb842703          	lw	a4,-72(s0)
 8004f90:	fe842783          	lw	a5,-24(s0)
 8004f94:	00e7ee63          	bltu	a5,a4,8004fb0 <prvProcessTimerOrBlockTask+0x72>
			{
				( void ) xTaskResumeAll();
 8004f98:	ef4fe0ef          	jal	ra,800368c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004f9c:	fe842603          	lw	a2,-24(s0)
 8004fa0:	fec42683          	lw	a3,-20(s0)
 8004fa4:	fb842503          	lw	a0,-72(s0)
 8004fa8:	fbc42583          	lw	a1,-68(s0)
 8004fac:	35bd                	jal	8004e1a <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004fae:	a0dd                	j	8005094 <prvProcessTimerOrBlockTask+0x156>
				if( xListWasEmpty != pdFALSE )
 8004fb0:	fb442783          	lw	a5,-76(s0)
 8004fb4:	cf81                	beqz	a5,8004fcc <prvProcessTimerOrBlockTask+0x8e>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004fb6:	081197b7          	lui	a5,0x8119
 8004fba:	fc47a783          	lw	a5,-60(a5) # 8118fc4 <pxOverflowTimerList>
 8004fbe:	439c                	lw	a5,0(a5)
 8004fc0:	e399                	bnez	a5,8004fc6 <prvProcessTimerOrBlockTask+0x88>
 8004fc2:	4785                	li	a5,1
 8004fc4:	a011                	j	8004fc8 <prvProcessTimerOrBlockTask+0x8a>
 8004fc6:	4781                	li	a5,0
 8004fc8:	faf42a23          	sw	a5,-76(s0)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004fcc:	081197b7          	lui	a5,0x8119
 8004fd0:	fc87a883          	lw	a7,-56(a5) # 8118fc8 <xTimerQueue>
 8004fd4:	fb842703          	lw	a4,-72(s0)
 8004fd8:	fbc42783          	lw	a5,-68(s0)
 8004fdc:	fe842503          	lw	a0,-24(s0)
 8004fe0:	fec42583          	lw	a1,-20(s0)
 8004fe4:	40a70633          	sub	a2,a4,a0
 8004fe8:	8832                	mv	a6,a2
 8004fea:	01073833          	sltu	a6,a4,a6
 8004fee:	40b786b3          	sub	a3,a5,a1
 8004ff2:	410687b3          	sub	a5,a3,a6
 8004ff6:	86be                	mv	a3,a5
 8004ff8:	8732                	mv	a4,a2
 8004ffa:	87b6                	mv	a5,a3
 8004ffc:	fb442683          	lw	a3,-76(s0)
 8005000:	85ba                	mv	a1,a4
 8005002:	863e                	mv	a2,a5
 8005004:	8546                	mv	a0,a7
 8005006:	80cfe0ef          	jal	ra,8003012 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800500a:	e82fe0ef          	jal	ra,800368c <xTaskResumeAll>
 800500e:	87aa                	mv	a5,a0
 8005010:	e3d1                	bnez	a5,8005094 <prvProcessTimerOrBlockTask+0x156>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8005012:	f14027f3          	csrr	a5,mhartid
 8005016:	fef42223          	sw	a5,-28(s0)
 800501a:	fe442783          	lw	a5,-28(s0)
 800501e:	0ff7f793          	zext.b	a5,a5
 8005022:	fef42023          	sw	a5,-32(s0)
    return id;
 8005026:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 800502a:	fcf42e23          	sw	a5,-36(s0)
 800502e:	fdc42783          	lw	a5,-36(s0)
 8005032:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8005036:	fd842783          	lw	a5,-40(s0)
 800503a:	e385                	bnez	a5,800505a <prvProcessTimerOrBlockTask+0x11c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 800503c:	00030737          	lui	a4,0x30
 8005040:	6785                	lui	a5,0x1
 8005042:	97ba                	add	a5,a5,a4
 8005044:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8005048:	000306b7          	lui	a3,0x30
 800504c:	0017e713          	ori	a4,a5,1
 8005050:	6785                	lui	a5,0x1
 8005052:	97b6                	add	a5,a5,a3
 8005054:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8005058:	a03d                	j	8005086 <prvProcessTimerOrBlockTask+0x148>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800505a:	fd842783          	lw	a5,-40(s0)
 800505e:	00279713          	slli	a4,a5,0x2
 8005062:	000317b7          	lui	a5,0x31
 8005066:	97ba                	add	a5,a5,a4
 8005068:	fcf42a23          	sw	a5,-44(s0)
 800506c:	fd442783          	lw	a5,-44(s0)
 8005070:	fcf42823          	sw	a5,-48(s0)
 8005074:	4785                	li	a5,1
 8005076:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800507a:	fcc42783          	lw	a5,-52(s0)
 800507e:	fd042703          	lw	a4,-48(s0)
 8005082:	c31c                	sw	a5,0(a4)
}
 8005084:	0001                	nop
}
 8005086:	0001                	nop
}
 8005088:	0001                	nop
					portYIELD_WITHIN_API();
 800508a:	0ff0000f          	fence
}
 800508e:	a019                	j	8005094 <prvProcessTimerOrBlockTask+0x156>
			( void ) xTaskResumeAll();
 8005090:	dfcfe0ef          	jal	ra,800368c <xTaskResumeAll>
}
 8005094:	0001                	nop
 8005096:	40b6                	lw	ra,76(sp)
 8005098:	4426                	lw	s0,72(sp)
 800509a:	6161                	addi	sp,sp,80
 800509c:	8082                	ret

0800509e <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800509e:	7179                	addi	sp,sp,-48
 80050a0:	d622                	sw	s0,44(sp)
 80050a2:	1800                	addi	s0,sp,48
 80050a4:	fca42e23          	sw	a0,-36(s0)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80050a8:	081197b7          	lui	a5,0x8119
 80050ac:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 80050b0:	439c                	lw	a5,0(a5)
 80050b2:	e399                	bnez	a5,80050b8 <prvGetNextExpireTime+0x1a>
 80050b4:	4785                	li	a5,1
 80050b6:	a011                	j	80050ba <prvGetNextExpireTime+0x1c>
 80050b8:	4781                	li	a5,0
 80050ba:	fdc42703          	lw	a4,-36(s0)
 80050be:	c31c                	sw	a5,0(a4)
	if( *pxListWasEmpty == pdFALSE )
 80050c0:	fdc42783          	lw	a5,-36(s0)
 80050c4:	439c                	lw	a5,0(a5)
 80050c6:	ef89                	bnez	a5,80050e0 <prvGetNextExpireTime+0x42>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050c8:	081197b7          	lui	a5,0x8119
 80050cc:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 80050d0:	4b9c                	lw	a5,16(a5)
 80050d2:	4398                	lw	a4,0(a5)
 80050d4:	43dc                	lw	a5,4(a5)
 80050d6:	fee42423          	sw	a4,-24(s0)
 80050da:	fef42623          	sw	a5,-20(s0)
 80050de:	a039                	j	80050ec <prvGetNextExpireTime+0x4e>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80050e0:	4781                	li	a5,0
 80050e2:	4801                	li	a6,0
 80050e4:	fef42423          	sw	a5,-24(s0)
 80050e8:	ff042623          	sw	a6,-20(s0)
	}

	return xNextExpireTime;
 80050ec:	fe842703          	lw	a4,-24(s0)
 80050f0:	fec42783          	lw	a5,-20(s0)
}
 80050f4:	853a                	mv	a0,a4
 80050f6:	85be                	mv	a1,a5
 80050f8:	5432                	lw	s0,44(sp)
 80050fa:	6145                	addi	sp,sp,48
 80050fc:	8082                	ret

080050fe <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80050fe:	7179                	addi	sp,sp,-48
 8005100:	d606                	sw	ra,44(sp)
 8005102:	d422                	sw	s0,40(sp)
 8005104:	1800                	addi	s0,sp,48
 8005106:	fca42e23          	sw	a0,-36(s0)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800510a:	fa4fe0ef          	jal	ra,80038ae <xTaskGetTickCount>
 800510e:	fea42423          	sw	a0,-24(s0)
 8005112:	feb42623          	sw	a1,-20(s0)

	if( xTimeNow < xLastTime )
 8005116:	081197b7          	lui	a5,0x8119
 800511a:	fd07a703          	lw	a4,-48(a5) # 8118fd0 <xLastTime.0>
 800511e:	fd47a783          	lw	a5,-44(a5)
 8005122:	fec42683          	lw	a3,-20(s0)
 8005126:	863e                	mv	a2,a5
 8005128:	00c6ec63          	bltu	a3,a2,8005140 <prvSampleTimeNow+0x42>
 800512c:	fec42683          	lw	a3,-20(s0)
 8005130:	863e                	mv	a2,a5
 8005132:	00c69d63          	bne	a3,a2,800514c <prvSampleTimeNow+0x4e>
 8005136:	fe842683          	lw	a3,-24(s0)
 800513a:	87ba                	mv	a5,a4
 800513c:	00f6f863          	bgeu	a3,a5,800514c <prvSampleTimeNow+0x4e>
	{
		prvSwitchTimerLists();
 8005140:	2139                	jal	800554e <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005142:	fdc42783          	lw	a5,-36(s0)
 8005146:	4705                	li	a4,1
 8005148:	c398                	sw	a4,0(a5)
 800514a:	a029                	j	8005154 <prvSampleTimeNow+0x56>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800514c:	fdc42783          	lw	a5,-36(s0)
 8005150:	0007a023          	sw	zero,0(a5)
	}

	xLastTime = xTimeNow;
 8005154:	081196b7          	lui	a3,0x8119
 8005158:	fe842703          	lw	a4,-24(s0)
 800515c:	fec42783          	lw	a5,-20(s0)
 8005160:	fce6a823          	sw	a4,-48(a3) # 8118fd0 <xLastTime.0>
 8005164:	fcf6aa23          	sw	a5,-44(a3)

	return xTimeNow;
 8005168:	fe842703          	lw	a4,-24(s0)
 800516c:	fec42783          	lw	a5,-20(s0)
}
 8005170:	853a                	mv	a0,a4
 8005172:	85be                	mv	a1,a5
 8005174:	50b2                	lw	ra,44(sp)
 8005176:	5422                	lw	s0,40(sp)
 8005178:	6145                	addi	sp,sp,48
 800517a:	8082                	ret

0800517c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800517c:	7139                	addi	sp,sp,-64
 800517e:	de06                	sw	ra,60(sp)
 8005180:	dc22                	sw	s0,56(sp)
 8005182:	0080                	addi	s0,sp,64
 8005184:	fca42e23          	sw	a0,-36(s0)
 8005188:	fcb42823          	sw	a1,-48(s0)
 800518c:	fcc42a23          	sw	a2,-44(s0)
 8005190:	fcd42423          	sw	a3,-56(s0)
 8005194:	fce42623          	sw	a4,-52(s0)
 8005198:	fcf42023          	sw	a5,-64(s0)
 800519c:	fd042223          	sw	a6,-60(s0)
BaseType_t xProcessTimerNow = pdFALSE;
 80051a0:	fe042623          	sw	zero,-20(s0)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80051a4:	fdc42683          	lw	a3,-36(s0)
 80051a8:	fd042703          	lw	a4,-48(s0)
 80051ac:	fd442783          	lw	a5,-44(s0)
 80051b0:	c698                	sw	a4,8(a3)
 80051b2:	c6dc                	sw	a5,12(a3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051b4:	fdc42783          	lw	a5,-36(s0)
 80051b8:	fdc42703          	lw	a4,-36(s0)
 80051bc:	cf98                	sw	a4,24(a5)

	if( xNextExpiryTime <= xTimeNow )
 80051be:	fd442703          	lw	a4,-44(s0)
 80051c2:	fcc42783          	lw	a5,-52(s0)
 80051c6:	06e7ef63          	bltu	a5,a4,8005244 <prvInsertTimerInActiveList+0xc8>
 80051ca:	fd442703          	lw	a4,-44(s0)
 80051ce:	fcc42783          	lw	a5,-52(s0)
 80051d2:	00f71863          	bne	a4,a5,80051e2 <prvInsertTimerInActiveList+0x66>
 80051d6:	fd042703          	lw	a4,-48(s0)
 80051da:	fc842783          	lw	a5,-56(s0)
 80051de:	06e7e363          	bltu	a5,a4,8005244 <prvInsertTimerInActiveList+0xc8>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051e2:	fc842703          	lw	a4,-56(s0)
 80051e6:	fcc42783          	lw	a5,-52(s0)
 80051ea:	fc042503          	lw	a0,-64(s0)
 80051ee:	fc442583          	lw	a1,-60(s0)
 80051f2:	40a70633          	sub	a2,a4,a0
 80051f6:	8832                	mv	a6,a2
 80051f8:	01073833          	sltu	a6,a4,a6
 80051fc:	40b786b3          	sub	a3,a5,a1
 8005200:	410687b3          	sub	a5,a3,a6
 8005204:	86be                	mv	a3,a5
 8005206:	fdc42783          	lw	a5,-36(s0)
 800520a:	5398                	lw	a4,32(a5)
 800520c:	53dc                	lw	a5,36(a5)
 800520e:	853e                	mv	a0,a5
 8005210:	85b6                	mv	a1,a3
 8005212:	00a5ed63          	bltu	a1,a0,800522c <prvInsertTimerInActiveList+0xb0>
 8005216:	853e                	mv	a0,a5
 8005218:	85b6                	mv	a1,a3
 800521a:	00b51563          	bne	a0,a1,8005224 <prvInsertTimerInActiveList+0xa8>
 800521e:	87b2                	mv	a5,a2
 8005220:	00e7e663          	bltu	a5,a4,800522c <prvInsertTimerInActiveList+0xb0>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005224:	4785                	li	a5,1
 8005226:	fef42623          	sw	a5,-20(s0)
 800522a:	a041                	j	80052aa <prvInsertTimerInActiveList+0x12e>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800522c:	081197b7          	lui	a5,0x8119
 8005230:	fc47a703          	lw	a4,-60(a5) # 8118fc4 <pxOverflowTimerList>
 8005234:	fdc42783          	lw	a5,-36(s0)
 8005238:	07a1                	addi	a5,a5,8
 800523a:	85be                	mv	a1,a5
 800523c:	853a                	mv	a0,a4
 800523e:	b26fb0ef          	jal	ra,8000564 <vListInsert>
 8005242:	a0a5                	j	80052aa <prvInsertTimerInActiveList+0x12e>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005244:	fc442703          	lw	a4,-60(s0)
 8005248:	fcc42783          	lw	a5,-52(s0)
 800524c:	00e7ee63          	bltu	a5,a4,8005268 <prvInsertTimerInActiveList+0xec>
 8005250:	fc442703          	lw	a4,-60(s0)
 8005254:	fcc42783          	lw	a5,-52(s0)
 8005258:	02f71e63          	bne	a4,a5,8005294 <prvInsertTimerInActiveList+0x118>
 800525c:	fc042703          	lw	a4,-64(s0)
 8005260:	fc842783          	lw	a5,-56(s0)
 8005264:	02e7f863          	bgeu	a5,a4,8005294 <prvInsertTimerInActiveList+0x118>
 8005268:	fc442703          	lw	a4,-60(s0)
 800526c:	fd442783          	lw	a5,-44(s0)
 8005270:	02e7e263          	bltu	a5,a4,8005294 <prvInsertTimerInActiveList+0x118>
 8005274:	fc442703          	lw	a4,-60(s0)
 8005278:	fd442783          	lw	a5,-44(s0)
 800527c:	00f71863          	bne	a4,a5,800528c <prvInsertTimerInActiveList+0x110>
 8005280:	fc042703          	lw	a4,-64(s0)
 8005284:	fd042783          	lw	a5,-48(s0)
 8005288:	00e7e663          	bltu	a5,a4,8005294 <prvInsertTimerInActiveList+0x118>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800528c:	4785                	li	a5,1
 800528e:	fef42623          	sw	a5,-20(s0)
 8005292:	a821                	j	80052aa <prvInsertTimerInActiveList+0x12e>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005294:	081197b7          	lui	a5,0x8119
 8005298:	fc07a703          	lw	a4,-64(a5) # 8118fc0 <pxCurrentTimerList>
 800529c:	fdc42783          	lw	a5,-36(s0)
 80052a0:	07a1                	addi	a5,a5,8
 80052a2:	85be                	mv	a1,a5
 80052a4:	853a                	mv	a0,a4
 80052a6:	abefb0ef          	jal	ra,8000564 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052aa:	fec42783          	lw	a5,-20(s0)
}
 80052ae:	853e                	mv	a0,a5
 80052b0:	50f2                	lw	ra,60(sp)
 80052b2:	5462                	lw	s0,56(sp)
 80052b4:	6121                	addi	sp,sp,64
 80052b6:	8082                	ret

080052b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052b8:	715d                	addi	sp,sp,-80
 80052ba:	c686                	sw	ra,76(sp)
 80052bc:	c4a2                	sw	s0,72(sp)
 80052be:	0880                	addi	s0,sp,80
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052c0:	a495                	j	8005524 <prvProcessReceivedCommands+0x26c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80052c2:	fc042783          	lw	a5,-64(s0)
 80052c6:	0407d763          	bgez	a5,8005314 <prvProcessReceivedCommands+0x5c>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80052ca:	fc040793          	addi	a5,s0,-64
 80052ce:	07a1                	addi	a5,a5,8
 80052d0:	fef42623          	sw	a5,-20(s0)

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052d4:	fec42783          	lw	a5,-20(s0)
 80052d8:	e395                	bnez	a5,80052fc <prvProcessReceivedCommands+0x44>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80052da:	081177b7          	lui	a5,0x8117
 80052de:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80052e2:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 80052e6:	000207b7          	lui	a5,0x20
 80052ea:	fdb44703          	lbu	a4,-37(s0)
 80052ee:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80052f2:	0001                	nop
    __RWMB();
 80052f4:	0ff0000f          	fence
}
 80052f8:	0001                	nop
 80052fa:	a001                	j	80052fa <prvProcessReceivedCommands+0x42>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80052fc:	fec42783          	lw	a5,-20(s0)
 8005300:	4394                	lw	a3,0(a5)
 8005302:	fec42783          	lw	a5,-20(s0)
 8005306:	43d8                	lw	a4,4(a5)
 8005308:	fec42783          	lw	a5,-20(s0)
 800530c:	479c                	lw	a5,8(a5)
 800530e:	85be                	mv	a1,a5
 8005310:	853a                	mv	a0,a4
 8005312:	9682                	jalr	a3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005314:	fc042783          	lw	a5,-64(s0)
 8005318:	2007c563          	bltz	a5,8005522 <prvProcessReceivedCommands+0x26a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800531c:	fd042783          	lw	a5,-48(s0)
 8005320:	fef42423          	sw	a5,-24(s0)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005324:	fe842783          	lw	a5,-24(s0)
 8005328:	4fdc                	lw	a5,28(a5)
 800532a:	c799                	beqz	a5,8005338 <prvProcessReceivedCommands+0x80>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800532c:	fe842783          	lw	a5,-24(s0)
 8005330:	07a1                	addi	a5,a5,8
 8005332:	853e                	mv	a0,a5
 8005334:	afafb0ef          	jal	ra,800062e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005338:	fbc40793          	addi	a5,s0,-68
 800533c:	853e                	mv	a0,a5
 800533e:	33c1                	jal	80050fe <prvSampleTimeNow>
 8005340:	fea42023          	sw	a0,-32(s0)
 8005344:	feb42223          	sw	a1,-28(s0)

			switch( xMessage.xMessageID )
 8005348:	fc042783          	lw	a5,-64(s0)
 800534c:	4725                	li	a4,9
 800534e:	1cf76b63          	bltu	a4,a5,8005524 <prvProcessReceivedCommands+0x26c>
 8005352:	00279713          	slli	a4,a5,0x2
 8005356:	a3018793          	addi	a5,gp,-1488 # 8117a20 <_global_impure_ptr+0x30>
 800535a:	97ba                	add	a5,a5,a4
 800535c:	439c                	lw	a5,0(a5)
 800535e:	8782                	jr	a5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005360:	fe842783          	lw	a5,-24(s0)
 8005364:	0307c783          	lbu	a5,48(a5)
 8005368:	0017e793          	ori	a5,a5,1
 800536c:	0ff7f713          	zext.b	a4,a5
 8005370:	fe842783          	lw	a5,-24(s0)
 8005374:	02e78823          	sb	a4,48(a5)
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005378:	fc842703          	lw	a4,-56(s0)
 800537c:	fcc42783          	lw	a5,-52(s0)
 8005380:	fe842683          	lw	a3,-24(s0)
 8005384:	5288                	lw	a0,32(a3)
 8005386:	52cc                	lw	a1,36(a3)
 8005388:	00a70633          	add	a2,a4,a0
 800538c:	8832                	mv	a6,a2
 800538e:	00e83833          	sltu	a6,a6,a4
 8005392:	00b786b3          	add	a3,a5,a1
 8005396:	00d807b3          	add	a5,a6,a3
 800539a:	86be                	mv	a3,a5
 800539c:	8532                	mv	a0,a2
 800539e:	85b6                	mv	a1,a3
 80053a0:	fc842703          	lw	a4,-56(s0)
 80053a4:	fcc42783          	lw	a5,-52(s0)
 80053a8:	883e                	mv	a6,a5
 80053aa:	87ba                	mv	a5,a4
 80053ac:	fe042683          	lw	a3,-32(s0)
 80053b0:	fe442703          	lw	a4,-28(s0)
 80053b4:	862e                	mv	a2,a1
 80053b6:	85aa                	mv	a1,a0
 80053b8:	fe842503          	lw	a0,-24(s0)
 80053bc:	33c1                	jal	800517c <prvInsertTimerInActiveList>
 80053be:	87aa                	mv	a5,a0
 80053c0:	16078263          	beqz	a5,8005524 <prvProcessReceivedCommands+0x26c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053c4:	fe842783          	lw	a5,-24(s0)
 80053c8:	57dc                	lw	a5,44(a5)
 80053ca:	fe842503          	lw	a0,-24(s0)
 80053ce:	9782                	jalr	a5
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053d0:	fe842783          	lw	a5,-24(s0)
 80053d4:	0307c783          	lbu	a5,48(a5)
 80053d8:	8b91                	andi	a5,a5,4
 80053da:	14078563          	beqz	a5,8005524 <prvProcessReceivedCommands+0x26c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053de:	fc842703          	lw	a4,-56(s0)
 80053e2:	fcc42783          	lw	a5,-52(s0)
 80053e6:	fe842683          	lw	a3,-24(s0)
 80053ea:	5288                	lw	a0,32(a3)
 80053ec:	52cc                	lw	a1,36(a3)
 80053ee:	00a70633          	add	a2,a4,a0
 80053f2:	8832                	mv	a6,a2
 80053f4:	00e83833          	sltu	a6,a6,a4
 80053f8:	00b786b3          	add	a3,a5,a1
 80053fc:	00d807b3          	add	a5,a6,a3
 8005400:	86be                	mv	a3,a5
 8005402:	4781                	li	a5,0
 8005404:	4801                	li	a6,0
 8005406:	4701                	li	a4,0
 8005408:	4581                	li	a1,0
 800540a:	fe842503          	lw	a0,-24(s0)
 800540e:	911ff0ef          	jal	ra,8004d1e <xTimerGenericCommand>
 8005412:	fca42e23          	sw	a0,-36(s0)
							configASSERT( xResult );
 8005416:	fdc42783          	lw	a5,-36(s0)
 800541a:	10079563          	bnez	a5,8005524 <prvProcessReceivedCommands+0x26c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800541e:	081177b7          	lui	a5,0x8117
 8005422:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8005426:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 800542a:	000207b7          	lui	a5,0x20
 800542e:	fda44703          	lbu	a4,-38(s0)
 8005432:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8005436:	0001                	nop
    __RWMB();
 8005438:	0ff0000f          	fence
}
 800543c:	0001                	nop
 800543e:	a001                	j	800543e <prvProcessReceivedCommands+0x186>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005440:	fe842783          	lw	a5,-24(s0)
 8005444:	0307c783          	lbu	a5,48(a5)
 8005448:	9bf9                	andi	a5,a5,-2
 800544a:	0ff7f713          	zext.b	a4,a5
 800544e:	fe842783          	lw	a5,-24(s0)
 8005452:	02e78823          	sb	a4,48(a5)
					break;
 8005456:	a0f9                	j	8005524 <prvProcessReceivedCommands+0x26c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005458:	fe842783          	lw	a5,-24(s0)
 800545c:	0307c783          	lbu	a5,48(a5)
 8005460:	0017e793          	ori	a5,a5,1
 8005464:	0ff7f713          	zext.b	a4,a5
 8005468:	fe842783          	lw	a5,-24(s0)
 800546c:	02e78823          	sb	a4,48(a5)
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005470:	fc842703          	lw	a4,-56(s0)
 8005474:	fcc42783          	lw	a5,-52(s0)
 8005478:	fe842683          	lw	a3,-24(s0)
 800547c:	d298                	sw	a4,32(a3)
 800547e:	d2dc                	sw	a5,36(a3)
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005480:	fe842783          	lw	a5,-24(s0)
 8005484:	5390                	lw	a2,32(a5)
 8005486:	53d4                	lw	a3,36(a5)
 8005488:	87b2                	mv	a5,a2
 800548a:	8fd5                	or	a5,a5,a3
 800548c:	e395                	bnez	a5,80054b0 <prvProcessReceivedCommands+0x1f8>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800548e:	081177b7          	lui	a5,0x8117
 8005492:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8005496:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 800549a:	000207b7          	lui	a5,0x20
 800549e:	fd944703          	lbu	a4,-39(s0)
 80054a2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80054a6:	0001                	nop
    __RWMB();
 80054a8:	0ff0000f          	fence
}
 80054ac:	0001                	nop
 80054ae:	a001                	j	80054ae <prvProcessReceivedCommands+0x1f6>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80054b0:	fe842783          	lw	a5,-24(s0)
 80054b4:	5398                	lw	a4,32(a5)
 80054b6:	53dc                	lw	a5,36(a5)
 80054b8:	fe042503          	lw	a0,-32(s0)
 80054bc:	fe442583          	lw	a1,-28(s0)
 80054c0:	00a70633          	add	a2,a4,a0
 80054c4:	8832                	mv	a6,a2
 80054c6:	00e83833          	sltu	a6,a6,a4
 80054ca:	00b786b3          	add	a3,a5,a1
 80054ce:	00d807b3          	add	a5,a6,a3
 80054d2:	86be                	mv	a3,a5
 80054d4:	8532                	mv	a0,a2
 80054d6:	85b6                	mv	a1,a3
 80054d8:	fe042783          	lw	a5,-32(s0)
 80054dc:	fe442803          	lw	a6,-28(s0)
 80054e0:	fe042683          	lw	a3,-32(s0)
 80054e4:	fe442703          	lw	a4,-28(s0)
 80054e8:	862e                	mv	a2,a1
 80054ea:	85aa                	mv	a1,a0
 80054ec:	fe842503          	lw	a0,-24(s0)
 80054f0:	3171                	jal	800517c <prvInsertTimerInActiveList>
					break;
 80054f2:	a80d                	j	8005524 <prvProcessReceivedCommands+0x26c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80054f4:	fe842783          	lw	a5,-24(s0)
 80054f8:	0307c783          	lbu	a5,48(a5)
 80054fc:	8b89                	andi	a5,a5,2
 80054fe:	e791                	bnez	a5,800550a <prvProcessReceivedCommands+0x252>
						{
							vPortFree( pxTimer );
 8005500:	fe842503          	lw	a0,-24(s0)
 8005504:	db4fc0ef          	jal	ra,8001ab8 <vPortFree>
 8005508:	a831                	j	8005524 <prvProcessReceivedCommands+0x26c>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800550a:	fe842783          	lw	a5,-24(s0)
 800550e:	0307c783          	lbu	a5,48(a5)
 8005512:	9bf9                	andi	a5,a5,-2
 8005514:	0ff7f713          	zext.b	a4,a5
 8005518:	fe842783          	lw	a5,-24(s0)
 800551c:	02e78823          	sb	a4,48(a5)
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005520:	a011                	j	8005524 <prvProcessReceivedCommands+0x26c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005522:	0001                	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005524:	081197b7          	lui	a5,0x8119
 8005528:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 800552c:	fc040713          	addi	a4,s0,-64
 8005530:	4601                	li	a2,0
 8005532:	4681                	li	a3,0
 8005534:	85ba                	mv	a1,a4
 8005536:	853e                	mv	a0,a5
 8005538:	90cfd0ef          	jal	ra,8002644 <xQueueReceive>
 800553c:	87aa                	mv	a5,a0
 800553e:	d80792e3          	bnez	a5,80052c2 <prvProcessReceivedCommands+0xa>
	}
}
 8005542:	0001                	nop
 8005544:	0001                	nop
 8005546:	40b6                	lw	ra,76(sp)
 8005548:	4426                	lw	s0,72(sp)
 800554a:	6161                	addi	sp,sp,80
 800554c:	8082                	ret

0800554e <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800554e:	7139                	addi	sp,sp,-64
 8005550:	de06                	sw	ra,60(sp)
 8005552:	dc22                	sw	s0,56(sp)
 8005554:	0080                	addi	s0,sp,64

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005556:	aa09                	j	8005668 <prvSwitchTimerLists+0x11a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005558:	081197b7          	lui	a5,0x8119
 800555c:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 8005560:	4b9c                	lw	a5,16(a5)
 8005562:	4398                	lw	a4,0(a5)
 8005564:	43dc                	lw	a5,4(a5)
 8005566:	fee42023          	sw	a4,-32(s0)
 800556a:	fef42223          	sw	a5,-28(s0)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800556e:	081197b7          	lui	a5,0x8119
 8005572:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 8005576:	4b9c                	lw	a5,16(a5)
 8005578:	4b9c                	lw	a5,16(a5)
 800557a:	fcf42e23          	sw	a5,-36(s0)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800557e:	fdc42783          	lw	a5,-36(s0)
 8005582:	07a1                	addi	a5,a5,8
 8005584:	853e                	mv	a0,a5
 8005586:	8a8fb0ef          	jal	ra,800062e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800558a:	fdc42783          	lw	a5,-36(s0)
 800558e:	57dc                	lw	a5,44(a5)
 8005590:	fdc42503          	lw	a0,-36(s0)
 8005594:	9782                	jalr	a5

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005596:	fdc42783          	lw	a5,-36(s0)
 800559a:	0307c783          	lbu	a5,48(a5)
 800559e:	8b91                	andi	a5,a5,4
 80055a0:	c7e1                	beqz	a5,8005668 <prvSwitchTimerLists+0x11a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80055a2:	fdc42783          	lw	a5,-36(s0)
 80055a6:	5388                	lw	a0,32(a5)
 80055a8:	53cc                	lw	a1,36(a5)
 80055aa:	fe042603          	lw	a2,-32(s0)
 80055ae:	fe442683          	lw	a3,-28(s0)
 80055b2:	00a60733          	add	a4,a2,a0
 80055b6:	883a                	mv	a6,a4
 80055b8:	00c83833          	sltu	a6,a6,a2
 80055bc:	00b687b3          	add	a5,a3,a1
 80055c0:	00f806b3          	add	a3,a6,a5
 80055c4:	87b6                	mv	a5,a3
 80055c6:	fce42823          	sw	a4,-48(s0)
 80055ca:	fcf42a23          	sw	a5,-44(s0)
			if( xReloadTime > xNextExpireTime )
 80055ce:	fd442703          	lw	a4,-44(s0)
 80055d2:	fe442783          	lw	a5,-28(s0)
 80055d6:	00e7ee63          	bltu	a5,a4,80055f2 <prvSwitchTimerLists+0xa4>
 80055da:	fd442703          	lw	a4,-44(s0)
 80055de:	fe442783          	lw	a5,-28(s0)
 80055e2:	04f71163          	bne	a4,a5,8005624 <prvSwitchTimerLists+0xd6>
 80055e6:	fd042703          	lw	a4,-48(s0)
 80055ea:	fe042783          	lw	a5,-32(s0)
 80055ee:	02e7fb63          	bgeu	a5,a4,8005624 <prvSwitchTimerLists+0xd6>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80055f2:	fdc42683          	lw	a3,-36(s0)
 80055f6:	fd042703          	lw	a4,-48(s0)
 80055fa:	fd442783          	lw	a5,-44(s0)
 80055fe:	c698                	sw	a4,8(a3)
 8005600:	c6dc                	sw	a5,12(a3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005602:	fdc42783          	lw	a5,-36(s0)
 8005606:	fdc42703          	lw	a4,-36(s0)
 800560a:	cf98                	sw	a4,24(a5)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800560c:	081197b7          	lui	a5,0x8119
 8005610:	fc07a703          	lw	a4,-64(a5) # 8118fc0 <pxCurrentTimerList>
 8005614:	fdc42783          	lw	a5,-36(s0)
 8005618:	07a1                	addi	a5,a5,8
 800561a:	85be                	mv	a1,a5
 800561c:	853a                	mv	a0,a4
 800561e:	f47fa0ef          	jal	ra,8000564 <vListInsert>
 8005622:	a099                	j	8005668 <prvSwitchTimerLists+0x11a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005624:	4781                	li	a5,0
 8005626:	4801                	li	a6,0
 8005628:	4701                	li	a4,0
 800562a:	fe042603          	lw	a2,-32(s0)
 800562e:	fe442683          	lw	a3,-28(s0)
 8005632:	4581                	li	a1,0
 8005634:	fdc42503          	lw	a0,-36(s0)
 8005638:	ee6ff0ef          	jal	ra,8004d1e <xTimerGenericCommand>
 800563c:	fca42623          	sw	a0,-52(s0)
				configASSERT( xResult );
 8005640:	fcc42783          	lw	a5,-52(s0)
 8005644:	e395                	bnez	a5,8005668 <prvSwitchTimerLists+0x11a>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8005646:	081177b7          	lui	a5,0x8117
 800564a:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 800564e:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->MTH = mth;
 8005652:	000207b7          	lui	a5,0x20
 8005656:	fcb44703          	lbu	a4,-53(s0)
 800565a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800565e:	0001                	nop
    __RWMB();
 8005660:	0ff0000f          	fence
}
 8005664:	0001                	nop
 8005666:	a001                	j	8005666 <prvSwitchTimerLists+0x118>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005668:	081197b7          	lui	a5,0x8119
 800566c:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 8005670:	439c                	lw	a5,0(a5)
 8005672:	ee0793e3          	bnez	a5,8005558 <prvSwitchTimerLists+0xa>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005676:	081197b7          	lui	a5,0x8119
 800567a:	fc07a783          	lw	a5,-64(a5) # 8118fc0 <pxCurrentTimerList>
 800567e:	fef42623          	sw	a5,-20(s0)
	pxCurrentTimerList = pxOverflowTimerList;
 8005682:	081197b7          	lui	a5,0x8119
 8005686:	fc47a703          	lw	a4,-60(a5) # 8118fc4 <pxOverflowTimerList>
 800568a:	081197b7          	lui	a5,0x8119
 800568e:	fce7a023          	sw	a4,-64(a5) # 8118fc0 <pxCurrentTimerList>
	pxOverflowTimerList = pxTemp;
 8005692:	081197b7          	lui	a5,0x8119
 8005696:	fec42703          	lw	a4,-20(s0)
 800569a:	fce7a223          	sw	a4,-60(a5) # 8118fc4 <pxOverflowTimerList>
}
 800569e:	0001                	nop
 80056a0:	50f2                	lw	ra,60(sp)
 80056a2:	5462                	lw	s0,56(sp)
 80056a4:	6121                	addi	sp,sp,64
 80056a6:	8082                	ret

080056a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80056a8:	1141                	addi	sp,sp,-16
 80056aa:	c606                	sw	ra,12(sp)
 80056ac:	c422                	sw	s0,8(sp)
 80056ae:	0800                	addi	s0,sp,16
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80056b0:	e42fb0ef          	jal	ra,8000cf2 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80056b4:	081197b7          	lui	a5,0x8119
 80056b8:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 80056bc:	e7ad                	bnez	a5,8005726 <prvCheckForValidListAndQueue+0x7e>
		{
			vListInitialise( &xActiveTimerList1 );
 80056be:	081217b7          	lui	a5,0x8121
 80056c2:	a6878513          	addi	a0,a5,-1432 # 8120a68 <xActiveTimerList1>
 80056c6:	dcffa0ef          	jal	ra,8000494 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80056ca:	081217b7          	lui	a5,0x8121
 80056ce:	a8078513          	addi	a0,a5,-1408 # 8120a80 <xActiveTimerList2>
 80056d2:	dc3fa0ef          	jal	ra,8000494 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80056d6:	081197b7          	lui	a5,0x8119
 80056da:	08121737          	lui	a4,0x8121
 80056de:	a6870713          	addi	a4,a4,-1432 # 8120a68 <xActiveTimerList1>
 80056e2:	fce7a023          	sw	a4,-64(a5) # 8118fc0 <pxCurrentTimerList>
			pxOverflowTimerList = &xActiveTimerList2;
 80056e6:	081197b7          	lui	a5,0x8119
 80056ea:	08121737          	lui	a4,0x8121
 80056ee:	a8070713          	addi	a4,a4,-1408 # 8120a80 <xActiveTimerList2>
 80056f2:	fce7a223          	sw	a4,-60(a5) # 8118fc4 <pxOverflowTimerList>

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80056f6:	4601                	li	a2,0
 80056f8:	45e1                	li	a1,24
 80056fa:	4515                	li	a0,5
 80056fc:	841fc0ef          	jal	ra,8001f3c <xQueueGenericCreate>
 8005700:	872a                	mv	a4,a0
 8005702:	081197b7          	lui	a5,0x8119
 8005706:	fce7a423          	sw	a4,-56(a5) # 8118fc8 <xTimerQueue>
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800570a:	081197b7          	lui	a5,0x8119
 800570e:	fc87a783          	lw	a5,-56(a5) # 8118fc8 <xTimerQueue>
 8005712:	cb91                	beqz	a5,8005726 <prvCheckForValidListAndQueue+0x7e>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005714:	081197b7          	lui	a5,0x8119
 8005718:	fc87a703          	lw	a4,-56(a5) # 8118fc8 <xTimerQueue>
 800571c:	a2818593          	addi	a1,gp,-1496 # 8117a18 <_global_impure_ptr+0x28>
 8005720:	853a                	mv	a0,a4
 8005722:	87dfd0ef          	jal	ra,8002f9e <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005726:	e56fb0ef          	jal	ra,8000d7c <vPortExitCritical>
}
 800572a:	0001                	nop
 800572c:	40b2                	lw	ra,12(sp)
 800572e:	4422                	lw	s0,8(sp)
 8005730:	0141                	addi	sp,sp,16
 8005732:	8082                	ret

08005734 <Basic_Timer_StructParaInit>:
  * \brief initialize TIMER init parameter struct with a default value
  *
  * \param initpara: init parameter struct
  */
void Basic_Timer_StructParaInit(Basic_TIMER_Init_TypeDef* initpara)
{
 8005734:	1101                	addi	sp,sp,-32
 8005736:	ce22                	sw	s0,28(sp)
 8005738:	1000                	addi	s0,sp,32
 800573a:	fea42623          	sw	a0,-20(s0)
    /* initialize the init parameter struct member with the default value */
    initpara->prescaler         = 0U;
 800573e:	fec42783          	lw	a5,-20(s0)
 8005742:	0007a023          	sw	zero,0(a5)
    initpara->period            = 65535U;
 8005746:	fec42783          	lw	a5,-20(s0)
 800574a:	6741                	lui	a4,0x10
 800574c:	177d                	addi	a4,a4,-1
 800574e:	c3d8                	sw	a4,4(a5)
}
 8005750:	0001                	nop
 8005752:	4472                	lw	s0,28(sp)
 8005754:	6105                	addi	sp,sp,32
 8005756:	8082                	ret

08005758 <Basic_Timer_Init>:
  * \param initpara: init parameter struct
  *     \arg initpara->prescaler: prescaler value of the counter clock, 0~65535
  *     \arg initpara->period: counter auto reload value, 0~65535
  */
void Basic_Timer_Init(BASIC_TIMER_TypeDef* timer, Basic_TIMER_Init_TypeDef* initpara)
{
 8005758:	1101                	addi	sp,sp,-32
 800575a:	ce22                	sw	s0,28(sp)
 800575c:	1000                	addi	s0,sp,32
 800575e:	fea42623          	sw	a0,-20(s0)
 8005762:	feb42423          	sw	a1,-24(s0)
    /* configure the counter prescaler value */
    timer->PSC = (uint32_t)initpara->prescaler;
 8005766:	fe842783          	lw	a5,-24(s0)
 800576a:	4398                	lw	a4,0(a5)
 800576c:	fec42783          	lw	a5,-20(s0)
 8005770:	d798                	sw	a4,40(a5)
    /* configure the autoreload value */
    timer->ARR = (uint32_t)initpara->period;
 8005772:	fe842783          	lw	a5,-24(s0)
 8005776:	43d8                	lw	a4,4(a5)
 8005778:	fec42783          	lw	a5,-20(s0)
 800577c:	d7d8                	sw	a4,44(a5)
    /* generate an update event */
    timer->EGR |= (uint32_t)BASIC_TIMER_EGR_UG;
 800577e:	fec42783          	lw	a5,-20(s0)
 8005782:	4bdc                	lw	a5,20(a5)
 8005784:	0017e713          	ori	a4,a5,1
 8005788:	fec42783          	lw	a5,-20(s0)
 800578c:	cbd8                	sw	a4,20(a5)
}
 800578e:	0001                	nop
 8005790:	4472                	lw	s0,28(sp)
 8005792:	6105                	addi	sp,sp,32
 8005794:	8082                	ret

08005796 <Basic_Timer_Enable>:
  * \brief enable a timer
  *
  * \param timer: TIMERx(x=0..4)
  */
void Basic_Timer_Enable(BASIC_TIMER_TypeDef* timer)
{
 8005796:	1101                	addi	sp,sp,-32
 8005798:	ce22                	sw	s0,28(sp)
 800579a:	1000                	addi	s0,sp,32
 800579c:	fea42623          	sw	a0,-20(s0)
    timer->CR1 |= (uint32_t)BASIC_TIMER_CR1_CEN;
 80057a0:	fec42783          	lw	a5,-20(s0)
 80057a4:	439c                	lw	a5,0(a5)
 80057a6:	0017e713          	ori	a4,a5,1
 80057aa:	fec42783          	lw	a5,-20(s0)
 80057ae:	c398                	sw	a4,0(a5)
}
 80057b0:	0001                	nop
 80057b2:	4472                	lw	s0,28(sp)
 80057b4:	6105                	addi	sp,sp,32
 80057b6:	8082                	ret

080057b8 <Basic_Timer_AutoReloadValueConfig>:
  *
  * \param timer: TIMERx(x=0..4)
  * \param autoreload: the counter auto-reload value
  */
void Basic_Timer_AutoReloadValueConfig(BASIC_TIMER_TypeDef* timer, uint32_t autoreload)
{
 80057b8:	1101                	addi	sp,sp,-32
 80057ba:	ce22                	sw	s0,28(sp)
 80057bc:	1000                	addi	s0,sp,32
 80057be:	fea42623          	sw	a0,-20(s0)
 80057c2:	feb42423          	sw	a1,-24(s0)
    timer->ARR = (uint32_t)autoreload;
 80057c6:	fec42783          	lw	a5,-20(s0)
 80057ca:	fe842703          	lw	a4,-24(s0)
 80057ce:	d7d8                	sw	a4,44(a5)
}
 80057d0:	0001                	nop
 80057d2:	4472                	lw	s0,28(sp)
 80057d4:	6105                	addi	sp,sp,32
 80057d6:	8082                	ret

080057d8 <Basic_Timer_InterruptEnable>:
  * \param interrupt: specify which interrupt to enable
  *     one or more parameters can be selected which are shown as below:
  *     \arg BASIC_TIMER_DIER_UIE: update interrupt enable, TIMERx(x=0..4)
  */
void Basic_Timer_InterruptEnable(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 80057d8:	1101                	addi	sp,sp,-32
 80057da:	ce22                	sw	s0,28(sp)
 80057dc:	1000                	addi	s0,sp,32
 80057de:	fea42623          	sw	a0,-20(s0)
 80057e2:	feb42423          	sw	a1,-24(s0)
    timer->DIER |= (uint32_t) interrupt;
 80057e6:	fec42783          	lw	a5,-20(s0)
 80057ea:	47d8                	lw	a4,12(a5)
 80057ec:	fe842783          	lw	a5,-24(s0)
 80057f0:	8f5d                	or	a4,a4,a5
 80057f2:	fec42783          	lw	a5,-20(s0)
 80057f6:	c7d8                	sw	a4,12(a5)
}
 80057f8:	0001                	nop
 80057fa:	4472                	lw	s0,28(sp)
 80057fc:	6105                	addi	sp,sp,32
 80057fe:	8082                	ret

08005800 <Basic_Timer_InterruptFlagGet>:
  *     \arg TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..4)
  *
  * \retval FlagStatus: SET or RESET
  */
FlagStatus Basic_Timer_InterruptFlagGet(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 8005800:	7179                	addi	sp,sp,-48
 8005802:	d622                	sw	s0,44(sp)
 8005804:	1800                	addi	s0,sp,48
 8005806:	fca42e23          	sw	a0,-36(s0)
 800580a:	fcb42c23          	sw	a1,-40(s0)
    uint32_t val;
    val = (timer->DIER & interrupt);
 800580e:	fdc42783          	lw	a5,-36(s0)
 8005812:	47dc                	lw	a5,12(a5)
 8005814:	fd842703          	lw	a4,-40(s0)
 8005818:	8ff9                	and	a5,a5,a4
 800581a:	fef42623          	sw	a5,-20(s0)
    if ((RESET != (timer->SR & interrupt)) && (RESET != val)) {
 800581e:	fdc42783          	lw	a5,-36(s0)
 8005822:	4b98                	lw	a4,16(a5)
 8005824:	fd842783          	lw	a5,-40(s0)
 8005828:	8ff9                	and	a5,a5,a4
 800582a:	c791                	beqz	a5,8005836 <Basic_Timer_InterruptFlagGet+0x36>
 800582c:	fec42783          	lw	a5,-20(s0)
 8005830:	c399                	beqz	a5,8005836 <Basic_Timer_InterruptFlagGet+0x36>
        return SET;
 8005832:	4785                	li	a5,1
 8005834:	a011                	j	8005838 <Basic_Timer_InterruptFlagGet+0x38>
    } else {
        return RESET;
 8005836:	4781                	li	a5,0
    }
}
 8005838:	853e                	mv	a0,a5
 800583a:	5432                	lw	s0,44(sp)
 800583c:	6145                	addi	sp,sp,48
 800583e:	8082                	ret

08005840 <Basic_Timer_InterruptFlagClear>:
  * \param interrupt: the timer interrupt bits
  *     one or more parameters can be selected which are shown as below:
  *     \arg TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..4)
  */
void Basic_Timer_InterruptFlagClear(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 8005840:	1101                	addi	sp,sp,-32
 8005842:	ce22                	sw	s0,28(sp)
 8005844:	1000                	addi	s0,sp,32
 8005846:	fea42623          	sw	a0,-20(s0)
 800584a:	feb42423          	sw	a1,-24(s0)
    timer->SR = (~(uint32_t)interrupt);
 800584e:	fe842783          	lw	a5,-24(s0)
 8005852:	fff7c713          	not	a4,a5
 8005856:	fec42783          	lw	a5,-20(s0)
 800585a:	cb98                	sw	a4,16(a5)
}
 800585c:	0001                	nop
 800585e:	4472                	lw	s0,28(sp)
 8005860:	6105                	addi	sp,sp,32
 8005862:	8082                	ret

08005864 <iomux_ls_iof_oval_cfg>:
  * \param  phy_cntr_sel: reserved.
  * \param  phy_cntr: reserved.
  */

void iomux_ls_iof_oval_cfg(unsigned long IO_MUX_BASE, uint32_t PER_iof_num,uint32_t pad_num, uint8_t hs_ls,uint8_t  phy_cntr_sel,uint32_t phy_cntr)
{
 8005864:	7179                	addi	sp,sp,-48
 8005866:	d622                	sw	s0,44(sp)
 8005868:	1800                	addi	s0,sp,48
 800586a:	fea42623          	sw	a0,-20(s0)
 800586e:	feb42423          	sw	a1,-24(s0)
 8005872:	fec42223          	sw	a2,-28(s0)
 8005876:	fcf42e23          	sw	a5,-36(s0)
 800587a:	87b6                	mv	a5,a3
 800587c:	fef401a3          	sb	a5,-29(s0)
 8005880:	87ba                	mv	a5,a4
 8005882:	fef40123          	sb	a5,-30(s0)
   switch(hs_ls)
 8005886:	fe344783          	lbu	a5,-29(s0)
 800588a:	cb89                	beqz	a5,800589c <iomux_ls_iof_oval_cfg+0x38>
 800588c:	0a07cb63          	bltz	a5,8005942 <iomux_ls_iof_oval_cfg+0xde>
 8005890:	fff78713          	addi	a4,a5,-1
 8005894:	4789                	li	a5,2
 8005896:	0ae7e663          	bltu	a5,a4,8005942 <iomux_ls_iof_oval_cfg+0xde>
 800589a:	a085                	j	80058fa <iomux_ls_iof_oval_cfg+0x96>
   {
       case 0:
            REG32((IO_MUX_BASE + LS_SRC_SEL_OFS    + 0x4 * pad_num))= PER_iof_num ; 
 800589c:	fe442783          	lw	a5,-28(s0)
 80058a0:	00279713          	slli	a4,a5,0x2
 80058a4:	fec42783          	lw	a5,-20(s0)
 80058a8:	97ba                	add	a5,a5,a4
 80058aa:	873e                	mv	a4,a5
 80058ac:	fe842783          	lw	a5,-24(s0)
 80058b0:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * pad_num))= hs_ls ; 
 80058b2:	fe442783          	lw	a5,-28(s0)
 80058b6:	00279713          	slli	a4,a5,0x2
 80058ba:	fec42783          	lw	a5,-20(s0)
 80058be:	973e                	add	a4,a4,a5
 80058c0:	6791                	lui	a5,0x4
 80058c2:	97ba                	add	a5,a5,a4
 80058c4:	873e                	mv	a4,a5
 80058c6:	fe344783          	lbu	a5,-29(s0)
 80058ca:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * pad_num)) |=  DO_SEL_HS | OE_SEL ;   
 80058cc:	fe442783          	lw	a5,-28(s0)
 80058d0:	00279713          	slli	a4,a5,0x2
 80058d4:	fec42783          	lw	a5,-20(s0)
 80058d8:	973e                	add	a4,a4,a5
 80058da:	67c1                	lui	a5,0x10
 80058dc:	97ba                	add	a5,a5,a4
 80058de:	439c                	lw	a5,0(a5)
 80058e0:	fe442703          	lw	a4,-28(s0)
 80058e4:	00271693          	slli	a3,a4,0x2
 80058e8:	fec42703          	lw	a4,-20(s0)
 80058ec:	96ba                	add	a3,a3,a4
 80058ee:	6741                	lui	a4,0x10
 80058f0:	9736                	add	a4,a4,a3
 80058f2:	0187e793          	ori	a5,a5,24
 80058f6:	c31c                	sw	a5,0(a4)
            break;
 80058f8:	a0b1                	j	8005944 <iomux_ls_iof_oval_cfg+0xe0>
        case 1:
        case 2:
        case 3: 
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * PER_iof_num))= hs_ls ; 
 80058fa:	fe842783          	lw	a5,-24(s0)
 80058fe:	00279713          	slli	a4,a5,0x2
 8005902:	fec42783          	lw	a5,-20(s0)
 8005906:	973e                	add	a4,a4,a5
 8005908:	6791                	lui	a5,0x4
 800590a:	97ba                	add	a5,a5,a4
 800590c:	873e                	mv	a4,a5
 800590e:	fe344783          	lbu	a5,-29(s0)
 8005912:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * PER_iof_num))|=  DO_SEL_HS | OE_SEL; 
 8005914:	fe842783          	lw	a5,-24(s0)
 8005918:	00279713          	slli	a4,a5,0x2
 800591c:	fec42783          	lw	a5,-20(s0)
 8005920:	973e                	add	a4,a4,a5
 8005922:	67c1                	lui	a5,0x10
 8005924:	97ba                	add	a5,a5,a4
 8005926:	439c                	lw	a5,0(a5)
 8005928:	fe842703          	lw	a4,-24(s0)
 800592c:	00271693          	slli	a3,a4,0x2
 8005930:	fec42703          	lw	a4,-20(s0)
 8005934:	96ba                	add	a3,a3,a4
 8005936:	6741                	lui	a4,0x10
 8005938:	9736                	add	a4,a4,a3
 800593a:	0187e793          	ori	a5,a5,24
 800593e:	c31c                	sw	a5,0(a4)
            break;    
 8005940:	a011                	j	8005944 <iomux_ls_iof_oval_cfg+0xe0>
     
        default:
            break;                                                                 
 8005942:	0001                	nop
    }
}
 8005944:	0001                	nop
 8005946:	5432                	lw	s0,44(sp)
 8005948:	6145                	addi	sp,sp,48
 800594a:	8082                	ret

0800594c <iomux_ls_iof_ival_cfg>:
  * \param  hs_ls: high speed/low speed
  * \param  phy_cntr_sel: reserved.
  * \param  phy_cntr: reserved.
  */
void iomux_ls_iof_ival_cfg(unsigned long IO_MUX_BASE, uint32_t PER_iof_num,uint32_t pad_num, uint8_t hs_ls ,uint8_t  phy_cntr_sel,uint32_t phy_cntr)
{
 800594c:	7179                	addi	sp,sp,-48
 800594e:	d622                	sw	s0,44(sp)
 8005950:	1800                	addi	s0,sp,48
 8005952:	fea42623          	sw	a0,-20(s0)
 8005956:	feb42423          	sw	a1,-24(s0)
 800595a:	fec42223          	sw	a2,-28(s0)
 800595e:	fcf42e23          	sw	a5,-36(s0)
 8005962:	87b6                	mv	a5,a3
 8005964:	fef401a3          	sb	a5,-29(s0)
 8005968:	87ba                	mv	a5,a4
 800596a:	fef40123          	sb	a5,-30(s0)
     switch(hs_ls)
 800596e:	fe344783          	lbu	a5,-29(s0)
 8005972:	cb89                	beqz	a5,8005984 <iomux_ls_iof_ival_cfg+0x38>
 8005974:	0a07c063          	bltz	a5,8005a14 <iomux_ls_iof_ival_cfg+0xc8>
 8005978:	fff78713          	addi	a4,a5,-1 # ffff <__HEAP_SIZE+0xf7ff>
 800597c:	4789                	li	a5,2
 800597e:	08e7eb63          	bltu	a5,a4,8005a14 <iomux_ls_iof_ival_cfg+0xc8>
 8005982:	a0a9                	j	80059cc <iomux_ls_iof_ival_cfg+0x80>
    {
        case 0:
            REG32((IO_MUX_BASE + LS_SRC0_IVAL_SEL_OFS + 0x4 * PER_iof_num))= pad_num ;    
 8005984:	fe842783          	lw	a5,-24(s0)
 8005988:	00279713          	slli	a4,a5,0x2
 800598c:	fec42783          	lw	a5,-20(s0)
 8005990:	973e                	add	a4,a4,a5
 8005992:	67a1                	lui	a5,0x8
 8005994:	97ba                	add	a5,a5,a4
 8005996:	873e                	mv	a4,a5
 8005998:	fe442783          	lw	a5,-28(s0)
 800599c:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * pad_num))|= 0x1 ;  
 800599e:	fe442783          	lw	a5,-28(s0)
 80059a2:	00279713          	slli	a4,a5,0x2
 80059a6:	fec42783          	lw	a5,-20(s0)
 80059aa:	973e                	add	a4,a4,a5
 80059ac:	67c1                	lui	a5,0x10
 80059ae:	97ba                	add	a5,a5,a4
 80059b0:	439c                	lw	a5,0(a5)
 80059b2:	fe442703          	lw	a4,-28(s0)
 80059b6:	00271693          	slli	a3,a4,0x2
 80059ba:	fec42703          	lw	a4,-20(s0)
 80059be:	96ba                	add	a3,a3,a4
 80059c0:	6741                	lui	a4,0x10
 80059c2:	9736                	add	a4,a4,a3
 80059c4:	0017e793          	ori	a5,a5,1
 80059c8:	c31c                	sw	a5,0(a4)
            break;            
 80059ca:	a0b1                	j	8005a16 <iomux_ls_iof_ival_cfg+0xca>
        case 1:
        case 2:
        case 3: 
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * PER_iof_num))= hs_ls ; 
 80059cc:	fe842783          	lw	a5,-24(s0)
 80059d0:	00279713          	slli	a4,a5,0x2
 80059d4:	fec42783          	lw	a5,-20(s0)
 80059d8:	973e                	add	a4,a4,a5
 80059da:	6791                	lui	a5,0x4
 80059dc:	97ba                	add	a5,a5,a4
 80059de:	873e                	mv	a4,a5
 80059e0:	fe344783          	lbu	a5,-29(s0)
 80059e4:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * PER_iof_num))|=  DO_SEL_HS |  IE_SEL;      
 80059e6:	fe842783          	lw	a5,-24(s0)
 80059ea:	00279713          	slli	a4,a5,0x2
 80059ee:	fec42783          	lw	a5,-20(s0)
 80059f2:	973e                	add	a4,a4,a5
 80059f4:	67c1                	lui	a5,0x10
 80059f6:	97ba                	add	a5,a5,a4
 80059f8:	439c                	lw	a5,0(a5)
 80059fa:	fe842703          	lw	a4,-24(s0)
 80059fe:	00271693          	slli	a3,a4,0x2
 8005a02:	fec42703          	lw	a4,-20(s0)
 8005a06:	96ba                	add	a3,a3,a4
 8005a08:	6741                	lui	a4,0x10
 8005a0a:	9736                	add	a4,a4,a3
 8005a0c:	0117e793          	ori	a5,a5,17
 8005a10:	c31c                	sw	a5,0(a4)
            break;
 8005a12:	a011                	j	8005a16 <iomux_ls_iof_ival_cfg+0xca>
        default:
            break    ;                                                             
 8005a14:	0001                	nop
    }     
}
 8005a16:	0001                	nop
 8005a18:	5432                	lw	s0,44(sp)
 8005a1a:	6145                	addi	sp,sp,48
 8005a1c:	8082                	ret

08005a1e <LGPIO_WriteBit>:
  * \param  BitVal specifies the value to be written to the selected bit.
  *     \arg 0 to clear the port pin
  *     \arg 1 to set the port pin
  */
void LGPIO_WriteBit(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t BitVal)
{
 8005a1e:	1101                	addi	sp,sp,-32
 8005a20:	ce22                	sw	s0,28(sp)
 8005a22:	1000                	addi	s0,sp,32
 8005a24:	fea42623          	sw	a0,-20(s0)
 8005a28:	feb42423          	sw	a1,-24(s0)
 8005a2c:	fec42223          	sw	a2,-28(s0)
    /* If BitVal != 0, mean set gpio pin high, otherwise set pin low */
    if (BitVal) {
 8005a30:	fe442783          	lw	a5,-28(s0)
 8005a34:	cb99                	beqz	a5,8005a4a <LGPIO_WriteBit+0x2c>
        LGPIOx->PAD_GRP0_OVAL |= LGPIO_Pin;
 8005a36:	fec42783          	lw	a5,-20(s0)
 8005a3a:	4b98                	lw	a4,16(a5)
 8005a3c:	fe842783          	lw	a5,-24(s0)
 8005a40:	8f5d                	or	a4,a4,a5
 8005a42:	fec42783          	lw	a5,-20(s0)
 8005a46:	cb98                	sw	a4,16(a5)
    } else {
        LGPIOx->PAD_GRP0_OVAL &= ~LGPIO_Pin;
    }
}
 8005a48:	a821                	j	8005a60 <LGPIO_WriteBit+0x42>
        LGPIOx->PAD_GRP0_OVAL &= ~LGPIO_Pin;
 8005a4a:	fec42783          	lw	a5,-20(s0)
 8005a4e:	4b98                	lw	a4,16(a5)
 8005a50:	fe842783          	lw	a5,-24(s0)
 8005a54:	fff7c793          	not	a5,a5
 8005a58:	8f7d                	and	a4,a4,a5
 8005a5a:	fec42783          	lw	a5,-20(s0)
 8005a5e:	cb98                	sw	a4,16(a5)
}
 8005a60:	0001                	nop
 8005a62:	4472                	lw	s0,28(sp)
 8005a64:	6105                	addi	sp,sp,32
 8005a66:	8082                	ret

08005a68 <LGPIO_Mode>:
  *     \arg    HIGHZ High impedance state
  *     \arg    PP push-pull mode
  *     \arg    OD open drain mode
  */
void LGPIO_Mode(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin,uint32_t mode)
{
 8005a68:	1101                	addi	sp,sp,-32
 8005a6a:	ce22                	sw	s0,28(sp)
 8005a6c:	1000                	addi	s0,sp,32
 8005a6e:	fea42623          	sw	a0,-20(s0)
 8005a72:	feb42423          	sw	a1,-24(s0)
 8005a76:	fec42223          	sw	a2,-28(s0)
    switch(mode)
 8005a7a:	fe442703          	lw	a4,-28(s0)
 8005a7e:	4789                	li	a5,2
 8005a80:	06f70c63          	beq	a4,a5,8005af8 <LGPIO_Mode+0x90>
 8005a84:	fe442703          	lw	a4,-28(s0)
 8005a88:	4789                	li	a5,2
 8005a8a:	08e7ec63          	bltu	a5,a4,8005b22 <LGPIO_Mode+0xba>
 8005a8e:	fe442783          	lw	a5,-28(s0)
 8005a92:	c799                	beqz	a5,8005aa0 <LGPIO_Mode+0x38>
 8005a94:	fe442703          	lw	a4,-28(s0)
 8005a98:	4785                	li	a5,1
 8005a9a:	02f70a63          	beq	a4,a5,8005ace <LGPIO_Mode+0x66>
        case OD:
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
            LGPIOx->GPIO_GRP0_MODE1 |= LGPIO_Pin;
            break;
        default:
            break;
 8005a9e:	a051                	j	8005b22 <LGPIO_Mode+0xba>
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
 8005aa0:	fec42783          	lw	a5,-20(s0)
 8005aa4:	4798                	lw	a4,8(a5)
 8005aa6:	fe842783          	lw	a5,-24(s0)
 8005aaa:	fff7c793          	not	a5,a5
 8005aae:	8f7d                	and	a4,a4,a5
 8005ab0:	fec42783          	lw	a5,-20(s0)
 8005ab4:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 &= ~LGPIO_Pin;
 8005ab6:	fec42783          	lw	a5,-20(s0)
 8005aba:	47d8                	lw	a4,12(a5)
 8005abc:	fe842783          	lw	a5,-24(s0)
 8005ac0:	fff7c793          	not	a5,a5
 8005ac4:	8f7d                	and	a4,a4,a5
 8005ac6:	fec42783          	lw	a5,-20(s0)
 8005aca:	c7d8                	sw	a4,12(a5)
            break;
 8005acc:	a8a1                	j	8005b24 <LGPIO_Mode+0xbc>
            LGPIOx->GPIO_GRP0_MODE0 |= LGPIO_Pin;
 8005ace:	fec42783          	lw	a5,-20(s0)
 8005ad2:	4798                	lw	a4,8(a5)
 8005ad4:	fe842783          	lw	a5,-24(s0)
 8005ad8:	8f5d                	or	a4,a4,a5
 8005ada:	fec42783          	lw	a5,-20(s0)
 8005ade:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 &= ~LGPIO_Pin;
 8005ae0:	fec42783          	lw	a5,-20(s0)
 8005ae4:	47d8                	lw	a4,12(a5)
 8005ae6:	fe842783          	lw	a5,-24(s0)
 8005aea:	fff7c793          	not	a5,a5
 8005aee:	8f7d                	and	a4,a4,a5
 8005af0:	fec42783          	lw	a5,-20(s0)
 8005af4:	c7d8                	sw	a4,12(a5)
            break;
 8005af6:	a03d                	j	8005b24 <LGPIO_Mode+0xbc>
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
 8005af8:	fec42783          	lw	a5,-20(s0)
 8005afc:	4798                	lw	a4,8(a5)
 8005afe:	fe842783          	lw	a5,-24(s0)
 8005b02:	fff7c793          	not	a5,a5
 8005b06:	8f7d                	and	a4,a4,a5
 8005b08:	fec42783          	lw	a5,-20(s0)
 8005b0c:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 |= LGPIO_Pin;
 8005b0e:	fec42783          	lw	a5,-20(s0)
 8005b12:	47d8                	lw	a4,12(a5)
 8005b14:	fe842783          	lw	a5,-24(s0)
 8005b18:	8f5d                	or	a4,a4,a5
 8005b1a:	fec42783          	lw	a5,-20(s0)
 8005b1e:	c7d8                	sw	a4,12(a5)
            break;
 8005b20:	a011                	j	8005b24 <LGPIO_Mode+0xbc>
            break;
 8005b22:	0001                	nop
    }
}
 8005b24:	0001                	nop
 8005b26:	4472                	lw	s0,28(sp)
 8005b28:	6105                	addi	sp,sp,32
 8005b2a:	8082                	ret

08005b2c <LGPIO_ITConfig>:
  *     \arg LGPIO_IT_LOW
  * \param  Status Status of the specified LGPIO interrupts.
  *                 This parameter can be ENABLE or DISABLE.
  */
void LGPIO_ITConfig(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t LGPIO_IE, ControlStatus Status)
{
 8005b2c:	1101                	addi	sp,sp,-32
 8005b2e:	ce22                	sw	s0,28(sp)
 8005b30:	1000                	addi	s0,sp,32
 8005b32:	fea42623          	sw	a0,-20(s0)
 8005b36:	feb42423          	sw	a1,-24(s0)
 8005b3a:	fec42223          	sw	a2,-28(s0)
 8005b3e:	fed42023          	sw	a3,-32(s0)
    switch (LGPIO_IE) {
 8005b42:	fe442703          	lw	a4,-28(s0)
 8005b46:	478d                	li	a5,3
 8005b48:	0cf70563          	beq	a4,a5,8005c12 <LGPIO_ITConfig+0xe6>
 8005b4c:	fe442703          	lw	a4,-28(s0)
 8005b50:	478d                	li	a5,3
 8005b52:	0ee7e963          	bltu	a5,a4,8005c44 <LGPIO_ITConfig+0x118>
 8005b56:	fe442703          	lw	a4,-28(s0)
 8005b5a:	4789                	li	a5,2
 8005b5c:	08f70263          	beq	a4,a5,8005be0 <LGPIO_ITConfig+0xb4>
 8005b60:	fe442703          	lw	a4,-28(s0)
 8005b64:	4789                	li	a5,2
 8005b66:	0ce7ef63          	bltu	a5,a4,8005c44 <LGPIO_ITConfig+0x118>
 8005b6a:	fe442783          	lw	a5,-28(s0)
 8005b6e:	c799                	beqz	a5,8005b7c <LGPIO_ITConfig+0x50>
 8005b70:	fe442703          	lw	a4,-28(s0)
 8005b74:	4785                	li	a5,1
 8005b76:	02f70c63          	beq	a4,a5,8005bae <LGPIO_ITConfig+0x82>
                } else {
                    LGPIOx->PAD_GRP0_LOW_IE   &= ~LGPIO_Pin;
                }
            break;
        default:
            break;
 8005b7a:	a0e9                	j	8005c44 <LGPIO_ITConfig+0x118>
            if (Status){
 8005b7c:	fe042783          	lw	a5,-32(s0)
 8005b80:	cb99                	beqz	a5,8005b96 <LGPIO_ITConfig+0x6a>
                LGPIOx->PAD_GRP0_RISE_IE  |= LGPIO_Pin;
 8005b82:	fec42783          	lw	a5,-20(s0)
 8005b86:	4bd8                	lw	a4,20(a5)
 8005b88:	fe842783          	lw	a5,-24(s0)
 8005b8c:	8f5d                	or	a4,a4,a5
 8005b8e:	fec42783          	lw	a5,-20(s0)
 8005b92:	cbd8                	sw	a4,20(a5)
            break;
 8005b94:	a84d                	j	8005c46 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_RISE_IE  &= ~LGPIO_Pin;
 8005b96:	fec42783          	lw	a5,-20(s0)
 8005b9a:	4bd8                	lw	a4,20(a5)
 8005b9c:	fe842783          	lw	a5,-24(s0)
 8005ba0:	fff7c793          	not	a5,a5
 8005ba4:	8f7d                	and	a4,a4,a5
 8005ba6:	fec42783          	lw	a5,-20(s0)
 8005baa:	cbd8                	sw	a4,20(a5)
            break;
 8005bac:	a869                	j	8005c46 <LGPIO_ITConfig+0x11a>
            if (Status) {
 8005bae:	fe042783          	lw	a5,-32(s0)
 8005bb2:	cb99                	beqz	a5,8005bc8 <LGPIO_ITConfig+0x9c>
                LGPIOx->PAD_GRP0_FALL_IE  |= LGPIO_Pin;
 8005bb4:	fec42783          	lw	a5,-20(s0)
 8005bb8:	4fd8                	lw	a4,28(a5)
 8005bba:	fe842783          	lw	a5,-24(s0)
 8005bbe:	8f5d                	or	a4,a4,a5
 8005bc0:	fec42783          	lw	a5,-20(s0)
 8005bc4:	cfd8                	sw	a4,28(a5)
            break;
 8005bc6:	a041                	j	8005c46 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_FALL_IE  &= ~LGPIO_Pin;
 8005bc8:	fec42783          	lw	a5,-20(s0)
 8005bcc:	4fd8                	lw	a4,28(a5)
 8005bce:	fe842783          	lw	a5,-24(s0)
 8005bd2:	fff7c793          	not	a5,a5
 8005bd6:	8f7d                	and	a4,a4,a5
 8005bd8:	fec42783          	lw	a5,-20(s0)
 8005bdc:	cfd8                	sw	a4,28(a5)
            break;
 8005bde:	a0a5                	j	8005c46 <LGPIO_ITConfig+0x11a>
            if (Status) {
 8005be0:	fe042783          	lw	a5,-32(s0)
 8005be4:	cb99                	beqz	a5,8005bfa <LGPIO_ITConfig+0xce>
                LGPIOx->PAD_GRP0_HIGH_IE  |= LGPIO_Pin;
 8005be6:	fec42783          	lw	a5,-20(s0)
 8005bea:	53d8                	lw	a4,36(a5)
 8005bec:	fe842783          	lw	a5,-24(s0)
 8005bf0:	8f5d                	or	a4,a4,a5
 8005bf2:	fec42783          	lw	a5,-20(s0)
 8005bf6:	d3d8                	sw	a4,36(a5)
            break;
 8005bf8:	a0b9                	j	8005c46 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_HIGH_IE  &= ~LGPIO_Pin;
 8005bfa:	fec42783          	lw	a5,-20(s0)
 8005bfe:	53d8                	lw	a4,36(a5)
 8005c00:	fe842783          	lw	a5,-24(s0)
 8005c04:	fff7c793          	not	a5,a5
 8005c08:	8f7d                	and	a4,a4,a5
 8005c0a:	fec42783          	lw	a5,-20(s0)
 8005c0e:	d3d8                	sw	a4,36(a5)
            break;
 8005c10:	a81d                	j	8005c46 <LGPIO_ITConfig+0x11a>
                if (Status) {
 8005c12:	fe042783          	lw	a5,-32(s0)
 8005c16:	cb99                	beqz	a5,8005c2c <LGPIO_ITConfig+0x100>
                    LGPIOx->PAD_GRP0_LOW_IE   |= LGPIO_Pin;
 8005c18:	fec42783          	lw	a5,-20(s0)
 8005c1c:	57d8                	lw	a4,44(a5)
 8005c1e:	fe842783          	lw	a5,-24(s0)
 8005c22:	8f5d                	or	a4,a4,a5
 8005c24:	fec42783          	lw	a5,-20(s0)
 8005c28:	d7d8                	sw	a4,44(a5)
            break;
 8005c2a:	a831                	j	8005c46 <LGPIO_ITConfig+0x11a>
                    LGPIOx->PAD_GRP0_LOW_IE   &= ~LGPIO_Pin;
 8005c2c:	fec42783          	lw	a5,-20(s0)
 8005c30:	57d8                	lw	a4,44(a5)
 8005c32:	fe842783          	lw	a5,-24(s0)
 8005c36:	fff7c793          	not	a5,a5
 8005c3a:	8f7d                	and	a4,a4,a5
 8005c3c:	fec42783          	lw	a5,-20(s0)
 8005c40:	d7d8                	sw	a4,44(a5)
            break;
 8005c42:	a011                	j	8005c46 <LGPIO_ITConfig+0x11a>
            break;
 8005c44:	0001                	nop
    }
}
 8005c46:	0001                	nop
 8005c48:	4472                	lw	s0,28(sp)
 8005c4a:	6105                	addi	sp,sp,32
 8005c4c:	8082                	ret

08005c4e <LGPIO_ITClear>:
  *     \arg    LGPIO_IT_FALL
  *     \arg    LGPIO_IT_HIGH
  *     \arg    LGPIO_IT_LOW
  */
void LGPIO_ITClear(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t LGPIO_IT)
{
 8005c4e:	1101                	addi	sp,sp,-32
 8005c50:	ce22                	sw	s0,28(sp)
 8005c52:	1000                	addi	s0,sp,32
 8005c54:	fea42623          	sw	a0,-20(s0)
 8005c58:	feb42423          	sw	a1,-24(s0)
 8005c5c:	fec42223          	sw	a2,-28(s0)
    switch (LGPIO_IT) {
 8005c60:	fe442703          	lw	a4,-28(s0)
 8005c64:	478d                	li	a5,3
 8005c66:	06f70e63          	beq	a4,a5,8005ce2 <LGPIO_ITClear+0x94>
 8005c6a:	fe442703          	lw	a4,-28(s0)
 8005c6e:	478d                	li	a5,3
 8005c70:	08e7e563          	bltu	a5,a4,8005cfa <LGPIO_ITClear+0xac>
 8005c74:	fe442703          	lw	a4,-28(s0)
 8005c78:	4789                	li	a5,2
 8005c7a:	04f70863          	beq	a4,a5,8005cca <LGPIO_ITClear+0x7c>
 8005c7e:	fe442703          	lw	a4,-28(s0)
 8005c82:	4789                	li	a5,2
 8005c84:	06e7eb63          	bltu	a5,a4,8005cfa <LGPIO_ITClear+0xac>
 8005c88:	fe442783          	lw	a5,-28(s0)
 8005c8c:	c799                	beqz	a5,8005c9a <LGPIO_ITClear+0x4c>
 8005c8e:	fe442703          	lw	a4,-28(s0)
 8005c92:	4785                	li	a5,1
 8005c94:	00f70f63          	beq	a4,a5,8005cb2 <LGPIO_ITClear+0x64>
            break;
        case LGPIO_IT_LOW:
            LGPIOx->PAD_GRP0_LOW_IP  &= ~LGPIO_Pin;
            break;
        default:
            break;
 8005c98:	a08d                	j	8005cfa <LGPIO_ITClear+0xac>
            LGPIOx->PAD_GRP0_RISE_IP &= ~LGPIO_Pin;
 8005c9a:	fec42783          	lw	a5,-20(s0)
 8005c9e:	4f98                	lw	a4,24(a5)
 8005ca0:	fe842783          	lw	a5,-24(s0)
 8005ca4:	fff7c793          	not	a5,a5
 8005ca8:	8f7d                	and	a4,a4,a5
 8005caa:	fec42783          	lw	a5,-20(s0)
 8005cae:	cf98                	sw	a4,24(a5)
            break;
 8005cb0:	a0b1                	j	8005cfc <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_FALL_IP &= ~LGPIO_Pin;
 8005cb2:	fec42783          	lw	a5,-20(s0)
 8005cb6:	5398                	lw	a4,32(a5)
 8005cb8:	fe842783          	lw	a5,-24(s0)
 8005cbc:	fff7c793          	not	a5,a5
 8005cc0:	8f7d                	and	a4,a4,a5
 8005cc2:	fec42783          	lw	a5,-20(s0)
 8005cc6:	d398                	sw	a4,32(a5)
            break;
 8005cc8:	a815                	j	8005cfc <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_HIGH_IP &= ~LGPIO_Pin;
 8005cca:	fec42783          	lw	a5,-20(s0)
 8005cce:	5798                	lw	a4,40(a5)
 8005cd0:	fe842783          	lw	a5,-24(s0)
 8005cd4:	fff7c793          	not	a5,a5
 8005cd8:	8f7d                	and	a4,a4,a5
 8005cda:	fec42783          	lw	a5,-20(s0)
 8005cde:	d798                	sw	a4,40(a5)
            break;
 8005ce0:	a831                	j	8005cfc <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_LOW_IP  &= ~LGPIO_Pin;
 8005ce2:	fec42783          	lw	a5,-20(s0)
 8005ce6:	5b98                	lw	a4,48(a5)
 8005ce8:	fe842783          	lw	a5,-24(s0)
 8005cec:	fff7c793          	not	a5,a5
 8005cf0:	8f7d                	and	a4,a4,a5
 8005cf2:	fec42783          	lw	a5,-20(s0)
 8005cf6:	db98                	sw	a4,48(a5)
            break;
 8005cf8:	a011                	j	8005cfc <LGPIO_ITClear+0xae>
            break;
 8005cfa:	0001                	nop
    }
}
 8005cfc:	0001                	nop
 8005cfe:	4472                	lw	s0,28(sp)
 8005d00:	6105                	addi	sp,sp,32
 8005d02:	8082                	ret

08005d04 <LGPIO_GetIRQStatus>:
  * \param  LGPIO_Pin specifies the LGPIO pin from 0 to 31.
        \arg    LGPIO_IRQ_STATUS
  * \retval Set status of gpio pin source.
  */
uint32_t LGPIO_GetIRQStatus(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin)
{
 8005d04:	7179                	addi	sp,sp,-48
 8005d06:	d622                	sw	s0,44(sp)
 8005d08:	1800                	addi	s0,sp,48
 8005d0a:	fca42e23          	sw	a0,-36(s0)
 8005d0e:	fcb42c23          	sw	a1,-40(s0)
    uint32_t value_tmp = 0;
 8005d12:	fe042623          	sw	zero,-20(s0)
    value_tmp = LGPIOx->GPIO_GRP0 & LGPIO_Pin;
 8005d16:	fdc42783          	lw	a5,-36(s0)
 8005d1a:	0907a783          	lw	a5,144(a5) # 10090 <__HEAP_SIZE+0xf890>
 8005d1e:	fd842703          	lw	a4,-40(s0)
 8005d22:	8ff9                	and	a5,a5,a4
 8005d24:	fef42623          	sw	a5,-20(s0)
    return value_tmp;
 8005d28:	fec42783          	lw	a5,-20(s0)
}
 8005d2c:	853e                	mv	a0,a5
 8005d2e:	5432                	lw	s0,44(sp)
 8005d30:	6145                	addi	sp,sp,48
 8005d32:	8082                	ret

08005d34 <misc_clk_cfg1>:
  * \param[in]   reg_base: mis control offset adress.
  * \param[in]   status: new state of the the specified peripheral clock.
  *              This parameter can be: ENABLE or DISABLE.
  */
static inline void misc_clk_cfg1(addr_xlen reg_base, uint32_t offset, uint32_t bit, ControlStatus status) 
{
 8005d34:	1101                	addi	sp,sp,-32
 8005d36:	ce22                	sw	s0,28(sp)
 8005d38:	1000                	addi	s0,sp,32
 8005d3a:	fea42623          	sw	a0,-20(s0)
 8005d3e:	feb42423          	sw	a1,-24(s0)
 8005d42:	fec42223          	sw	a2,-28(s0)
 8005d46:	fed42023          	sw	a3,-32(s0)
    if(status == ENABLE)
 8005d4a:	fe042703          	lw	a4,-32(s0)
 8005d4e:	4785                	li	a5,1
 8005d50:	02f71563          	bne	a4,a5,8005d7a <misc_clk_cfg1+0x46>
        REG32(reg_base + offset) |= BIT(bit);
 8005d54:	fec42703          	lw	a4,-20(s0)
 8005d58:	fe842783          	lw	a5,-24(s0)
 8005d5c:	97ba                	add	a5,a5,a4
 8005d5e:	4398                	lw	a4,0(a5)
 8005d60:	fe442783          	lw	a5,-28(s0)
 8005d64:	4685                	li	a3,1
 8005d66:	00f697b3          	sll	a5,a3,a5
 8005d6a:	fec42603          	lw	a2,-20(s0)
 8005d6e:	fe842683          	lw	a3,-24(s0)
 8005d72:	96b2                	add	a3,a3,a2
 8005d74:	8fd9                	or	a5,a5,a4
 8005d76:	c29c                	sw	a5,0(a3)
    else
        REG32(reg_base + offset) &= ~BIT(bit);
}
 8005d78:	a02d                	j	8005da2 <misc_clk_cfg1+0x6e>
        REG32(reg_base + offset) &= ~BIT(bit);
 8005d7a:	fec42703          	lw	a4,-20(s0)
 8005d7e:	fe842783          	lw	a5,-24(s0)
 8005d82:	97ba                	add	a5,a5,a4
 8005d84:	4398                	lw	a4,0(a5)
 8005d86:	fe442783          	lw	a5,-28(s0)
 8005d8a:	4685                	li	a3,1
 8005d8c:	00f697b3          	sll	a5,a3,a5
 8005d90:	fff7c793          	not	a5,a5
 8005d94:	fec42603          	lw	a2,-20(s0)
 8005d98:	fe842683          	lw	a3,-24(s0)
 8005d9c:	96b2                	add	a3,a3,a2
 8005d9e:	8ff9                	and	a5,a5,a4
 8005da0:	c29c                	sw	a5,0(a3)
}
 8005da2:	0001                	nop
 8005da4:	4472                	lw	s0,28(sp)
 8005da6:	6105                	addi	sp,sp,32
 8005da8:	8082                	ret

08005daa <misc_clk_div1>:
  * \param[in]   offset: mis control clock control offset adress.
  * \param[in]   start: control register start bit.
  * \param[in]   end: control register end bit.
  */
 static inline  void misc_clk_div1(addr_xlen reg_base, uint32_t offset ,uint8_t div_val ,uint32_t start,uint32_t end) 
{
 8005daa:	7179                	addi	sp,sp,-48
 8005dac:	d622                	sw	s0,44(sp)
 8005dae:	1800                	addi	s0,sp,48
 8005db0:	fea42623          	sw	a0,-20(s0)
 8005db4:	feb42423          	sw	a1,-24(s0)
 8005db8:	87b2                	mv	a5,a2
 8005dba:	fed42023          	sw	a3,-32(s0)
 8005dbe:	fce42e23          	sw	a4,-36(s0)
 8005dc2:	fef403a3          	sb	a5,-25(s0)
    REG32(reg_base + offset  ) &= ~BITS(start,end);
 8005dc6:	fec42703          	lw	a4,-20(s0)
 8005dca:	fe842783          	lw	a5,-24(s0)
 8005dce:	97ba                	add	a5,a5,a4
 8005dd0:	4398                	lw	a4,0(a5)
 8005dd2:	fe042783          	lw	a5,-32(s0)
 8005dd6:	56fd                	li	a3,-1
 8005dd8:	00f696b3          	sll	a3,a3,a5
 8005ddc:	467d                	li	a2,31
 8005dde:	fdc42783          	lw	a5,-36(s0)
 8005de2:	40f607b3          	sub	a5,a2,a5
 8005de6:	567d                	li	a2,-1
 8005de8:	00f657b3          	srl	a5,a2,a5
 8005dec:	8ff5                	and	a5,a5,a3
 8005dee:	fff7c793          	not	a5,a5
 8005df2:	fec42603          	lw	a2,-20(s0)
 8005df6:	fe842683          	lw	a3,-24(s0)
 8005dfa:	96b2                	add	a3,a3,a2
 8005dfc:	8ff9                	and	a5,a5,a4
 8005dfe:	c29c                	sw	a5,0(a3)
    REG32(reg_base + offset  ) = div_val<<start;
 8005e00:	fe744703          	lbu	a4,-25(s0)
 8005e04:	fe042783          	lw	a5,-32(s0)
 8005e08:	00f716b3          	sll	a3,a4,a5
 8005e0c:	fec42703          	lw	a4,-20(s0)
 8005e10:	fe842783          	lw	a5,-24(s0)
 8005e14:	97ba                	add	a5,a5,a4
 8005e16:	8736                	mv	a4,a3
 8005e18:	c398                	sw	a4,0(a5)
}
 8005e1a:	0001                	nop
 8005e1c:	5432                	lw	s0,44(sp)
 8005e1e:	6145                	addi	sp,sp,48
 8005e20:	8082                	ret

08005e22 <misc_reset_cfg>:
  * \param[in]  bit: Configurates the new state of the peripheral.   
  * \param[in]  Status: frequency division coefficient.
  *             This parameter can be: ENABLE or DISABLE.
  */
 static inline  void misc_reset_cfg(addr_xlen reg_base, uint32_t offset, uint32_t bit, ControlStatus Status)
{
 8005e22:	1101                	addi	sp,sp,-32
 8005e24:	ce22                	sw	s0,28(sp)
 8005e26:	1000                	addi	s0,sp,32
 8005e28:	fea42623          	sw	a0,-20(s0)
 8005e2c:	feb42423          	sw	a1,-24(s0)
 8005e30:	fec42223          	sw	a2,-28(s0)
 8005e34:	fed42023          	sw	a3,-32(s0)
    if(Status == ENABLE)
 8005e38:	fe042703          	lw	a4,-32(s0)
 8005e3c:	4785                	li	a5,1
 8005e3e:	02f71563          	bne	a4,a5,8005e68 <misc_reset_cfg+0x46>
        REG32(reg_base + offset) |= BIT(bit);
 8005e42:	fec42703          	lw	a4,-20(s0)
 8005e46:	fe842783          	lw	a5,-24(s0)
 8005e4a:	97ba                	add	a5,a5,a4
 8005e4c:	4398                	lw	a4,0(a5)
 8005e4e:	fe442783          	lw	a5,-28(s0)
 8005e52:	4685                	li	a3,1
 8005e54:	00f697b3          	sll	a5,a3,a5
 8005e58:	fec42603          	lw	a2,-20(s0)
 8005e5c:	fe842683          	lw	a3,-24(s0)
 8005e60:	96b2                	add	a3,a3,a2
 8005e62:	8fd9                	or	a5,a5,a4
 8005e64:	c29c                	sw	a5,0(a3)
    else
        REG32(reg_base + offset) &= ~BIT(bit);
}
 8005e66:	a02d                	j	8005e90 <misc_reset_cfg+0x6e>
        REG32(reg_base + offset) &= ~BIT(bit);
 8005e68:	fec42703          	lw	a4,-20(s0)
 8005e6c:	fe842783          	lw	a5,-24(s0)
 8005e70:	97ba                	add	a5,a5,a4
 8005e72:	4398                	lw	a4,0(a5)
 8005e74:	fe442783          	lw	a5,-28(s0)
 8005e78:	4685                	li	a3,1
 8005e7a:	00f697b3          	sll	a5,a3,a5
 8005e7e:	fff7c793          	not	a5,a5
 8005e82:	fec42603          	lw	a2,-20(s0)
 8005e86:	fe842683          	lw	a3,-24(s0)
 8005e8a:	96b2                	add	a3,a3,a2
 8005e8c:	8ff9                	and	a5,a5,a4
 8005e8e:	c29c                	sw	a5,0(a3)
}
 8005e90:	0001                	nop
 8005e92:	4472                	lw	s0,28(sp)
 8005e94:	6105                	addi	sp,sp,32
 8005e96:	8082                	ret

08005e98 <apb_slv0_async_fifo_set_rst>:
  * \brief      Enables or disables apb_slv0_async_fifo reset.
  * \param[in]  Status: new state of the apb_slv0_async_fifo reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void apb_slv0_async_fifo_set_rst(ControlStatus Status)
{
 8005e98:	1101                	addi	sp,sp,-32
 8005e9a:	ce06                	sw	ra,28(sp)
 8005e9c:	cc22                	sw	s0,24(sp)
 8005e9e:	1000                	addi	s0,sp,32
 8005ea0:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,13,Status);
 8005ea4:	fec42683          	lw	a3,-20(s0)
 8005ea8:	4635                	li	a2,13
 8005eaa:	02000593          	li	a1,32
 8005eae:	1c100537          	lui	a0,0x1c100
 8005eb2:	3f85                	jal	8005e22 <misc_reset_cfg>
        
}
 8005eb4:	0001                	nop
 8005eb6:	40f2                	lw	ra,28(sp)
 8005eb8:	4462                	lw	s0,24(sp)
 8005eba:	6105                	addi	sp,sp,32
 8005ebc:	8082                	ret

08005ebe <lgpio0_set_rst>:
  * \brief      Enables or disables lgpio0 reset.
  * \param[in]  Status: new state of the lgpio0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void lgpio0_set_rst(ControlStatus Status)
{
 8005ebe:	1101                	addi	sp,sp,-32
 8005ec0:	ce06                	sw	ra,28(sp)
 8005ec2:	cc22                	sw	s0,24(sp)
 8005ec4:	1000                	addi	s0,sp,32
 8005ec6:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,11,Status);
 8005eca:	fec42683          	lw	a3,-20(s0)
 8005ece:	462d                	li	a2,11
 8005ed0:	02000593          	li	a1,32
 8005ed4:	1c100537          	lui	a0,0x1c100
 8005ed8:	37a9                	jal	8005e22 <misc_reset_cfg>
        
}
 8005eda:	0001                	nop
 8005edc:	40f2                	lw	ra,28(sp)
 8005ede:	4462                	lw	s0,24(sp)
 8005ee0:	6105                	addi	sp,sp,32
 8005ee2:	8082                	ret

08005ee4 <basic_timer0_set_rst>:
  * \brief      Enables or disables basic_timer0 reset.
  * \param[in]  Status: new state of the basic_timer0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void basic_timer0_set_rst(ControlStatus Status)
{
 8005ee4:	1101                	addi	sp,sp,-32
 8005ee6:	ce06                	sw	ra,28(sp)
 8005ee8:	cc22                	sw	s0,24(sp)
 8005eea:	1000                	addi	s0,sp,32
 8005eec:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,10,Status);
 8005ef0:	fec42683          	lw	a3,-20(s0)
 8005ef4:	4629                	li	a2,10
 8005ef6:	02000593          	li	a1,32
 8005efa:	1c100537          	lui	a0,0x1c100
 8005efe:	3715                	jal	8005e22 <misc_reset_cfg>
        
}
 8005f00:	0001                	nop
 8005f02:	40f2                	lw	ra,28(sp)
 8005f04:	4462                	lw	s0,24(sp)
 8005f06:	6105                	addi	sp,sp,32
 8005f08:	8082                	ret

08005f0a <qspi2_set_rst>:
  * \brief      Enables or disables qspi2 reset.
  * \param[in]  Status: new state of the qspi2 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi2_set_rst(ControlStatus Status)
{
 8005f0a:	1101                	addi	sp,sp,-32
 8005f0c:	ce06                	sw	ra,28(sp)
 8005f0e:	cc22                	sw	s0,24(sp)
 8005f10:	1000                	addi	s0,sp,32
 8005f12:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,7,Status);
 8005f16:	fec42683          	lw	a3,-20(s0)
 8005f1a:	461d                	li	a2,7
 8005f1c:	02000593          	li	a1,32
 8005f20:	1c100537          	lui	a0,0x1c100
 8005f24:	3dfd                	jal	8005e22 <misc_reset_cfg>
        
}
 8005f26:	0001                	nop
 8005f28:	40f2                	lw	ra,28(sp)
 8005f2a:	4462                	lw	s0,24(sp)
 8005f2c:	6105                	addi	sp,sp,32
 8005f2e:	8082                	ret

08005f30 <qspi1_set_rst>:
  * \brief      Enables or disables qspi1 reset.
  * \param[in]  Status: new state of the qspi1 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi1_set_rst(ControlStatus Status)
{
 8005f30:	1101                	addi	sp,sp,-32
 8005f32:	ce06                	sw	ra,28(sp)
 8005f34:	cc22                	sw	s0,24(sp)
 8005f36:	1000                	addi	s0,sp,32
 8005f38:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,6,Status);
 8005f3c:	fec42683          	lw	a3,-20(s0)
 8005f40:	4619                	li	a2,6
 8005f42:	02000593          	li	a1,32
 8005f46:	1c100537          	lui	a0,0x1c100
 8005f4a:	3de1                	jal	8005e22 <misc_reset_cfg>
        
}
 8005f4c:	0001                	nop
 8005f4e:	40f2                	lw	ra,28(sp)
 8005f50:	4462                	lw	s0,24(sp)
 8005f52:	6105                	addi	sp,sp,32
 8005f54:	8082                	ret

08005f56 <qspi_xip0_set_rst>:
  * \brief      Enables or disables qspi_xip0 reset.
  * \param[in]  Status: new state of the qspi_xip0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi_xip0_set_rst(ControlStatus Status)
{
 8005f56:	1101                	addi	sp,sp,-32
 8005f58:	ce06                	sw	ra,28(sp)
 8005f5a:	cc22                	sw	s0,24(sp)
 8005f5c:	1000                	addi	s0,sp,32
 8005f5e:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,5,Status);
 8005f62:	fec42683          	lw	a3,-20(s0)
 8005f66:	4615                	li	a2,5
 8005f68:	02000593          	li	a1,32
 8005f6c:	1c100537          	lui	a0,0x1c100
 8005f70:	3d4d                	jal	8005e22 <misc_reset_cfg>
        
}
 8005f72:	0001                	nop
 8005f74:	40f2                	lw	ra,28(sp)
 8005f76:	4462                	lw	s0,24(sp)
 8005f78:	6105                	addi	sp,sp,32
 8005f7a:	8082                	ret

08005f7c <usart1_set_rst>:
  * \brief      Enables or disables usart1 reset.
  * \param[in]  Status: new state of the usart1 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart1_set_rst(ControlStatus Status)
{
 8005f7c:	1101                	addi	sp,sp,-32
 8005f7e:	ce06                	sw	ra,28(sp)
 8005f80:	cc22                	sw	s0,24(sp)
 8005f82:	1000                	addi	s0,sp,32
 8005f84:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,2,Status);
 8005f88:	fec42683          	lw	a3,-20(s0)
 8005f8c:	4609                	li	a2,2
 8005f8e:	02000593          	li	a1,32
 8005f92:	1c100537          	lui	a0,0x1c100
 8005f96:	3571                	jal	8005e22 <misc_reset_cfg>
        
}
 8005f98:	0001                	nop
 8005f9a:	40f2                	lw	ra,28(sp)
 8005f9c:	4462                	lw	s0,24(sp)
 8005f9e:	6105                	addi	sp,sp,32
 8005fa0:	8082                	ret

08005fa2 <udma0_set_rst>:
  * \brief      Enables or disables udma0 reset.
  * \param[in]  Status: new state of the udma0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void udma0_set_rst(ControlStatus Status)
{
 8005fa2:	1101                	addi	sp,sp,-32
 8005fa4:	ce06                	sw	ra,28(sp)
 8005fa6:	cc22                	sw	s0,24(sp)
 8005fa8:	1000                	addi	s0,sp,32
 8005faa:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,0,Status);
 8005fae:	fec42683          	lw	a3,-20(s0)
 8005fb2:	4601                	li	a2,0
 8005fb4:	02000593          	li	a1,32
 8005fb8:	1c100537          	lui	a0,0x1c100
 8005fbc:	359d                	jal	8005e22 <misc_reset_cfg>
        
}
 8005fbe:	0001                	nop
 8005fc0:	40f2                	lw	ra,28(sp)
 8005fc2:	4462                	lw	s0,24(sp)
 8005fc4:	6105                	addi	sp,sp,32
 8005fc6:	8082                	ret

08005fc8 <iomux_clk_en>:
  * \brief      Enables or disables iomux clock.
  * \param[in]  Status: new state of the iomux clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void iomux_clk_en(ControlStatus Status)
{
 8005fc8:	1101                	addi	sp,sp,-32
 8005fca:	ce06                	sw	ra,28(sp)
 8005fcc:	cc22                	sw	s0,24(sp)
 8005fce:	1000                	addi	s0,sp,32
 8005fd0:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,23,Status);
 8005fd4:	fec42683          	lw	a3,-20(s0)
 8005fd8:	465d                	li	a2,23
 8005fda:	04000593          	li	a1,64
 8005fde:	1c100537          	lui	a0,0x1c100
 8005fe2:	3b89                	jal	8005d34 <misc_clk_cfg1>
        
}
 8005fe4:	0001                	nop
 8005fe6:	40f2                	lw	ra,28(sp)
 8005fe8:	4462                	lw	s0,24(sp)
 8005fea:	6105                	addi	sp,sp,32
 8005fec:	8082                	ret

08005fee <idu_clk_en>:
  * \brief      Enables or disables idu clock.
  * \param[in]  Status: new state of the idu clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void idu_clk_en(ControlStatus Status)
{
 8005fee:	1101                	addi	sp,sp,-32
 8005ff0:	ce06                	sw	ra,28(sp)
 8005ff2:	cc22                	sw	s0,24(sp)
 8005ff4:	1000                	addi	s0,sp,32
 8005ff6:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,22,Status);
 8005ffa:	fec42683          	lw	a3,-20(s0)
 8005ffe:	4659                	li	a2,22
 8006000:	04000593          	li	a1,64
 8006004:	1c100537          	lui	a0,0x1c100
 8006008:	3335                	jal	8005d34 <misc_clk_cfg1>
        
}
 800600a:	0001                	nop
 800600c:	40f2                	lw	ra,28(sp)
 800600e:	4462                	lw	s0,24(sp)
 8006010:	6105                	addi	sp,sp,32
 8006012:	8082                	ret

08006014 <apb_slv0_async_fifo_clk_en>:
  * \brief      Enables or disables apb_slv0_async_fifo clock.
  * \param[in]  Status: new state of the apb_slv0_async_fifo clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void apb_slv0_async_fifo_clk_en(ControlStatus Status)
{
 8006014:	1101                	addi	sp,sp,-32
 8006016:	ce06                	sw	ra,28(sp)
 8006018:	cc22                	sw	s0,24(sp)
 800601a:	1000                	addi	s0,sp,32
 800601c:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,13,Status);
 8006020:	fec42683          	lw	a3,-20(s0)
 8006024:	4635                	li	a2,13
 8006026:	04000593          	li	a1,64
 800602a:	1c100537          	lui	a0,0x1c100
 800602e:	3319                	jal	8005d34 <misc_clk_cfg1>
        
}
 8006030:	0001                	nop
 8006032:	40f2                	lw	ra,28(sp)
 8006034:	4462                	lw	s0,24(sp)
 8006036:	6105                	addi	sp,sp,32
 8006038:	8082                	ret

0800603a <lgpio0_clk_en>:
  * \brief      Enables or disables lgpio0 clock.
  * \param[in]  Status: new state of the lgpio0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void lgpio0_clk_en(ControlStatus Status)
{
 800603a:	1101                	addi	sp,sp,-32
 800603c:	ce06                	sw	ra,28(sp)
 800603e:	cc22                	sw	s0,24(sp)
 8006040:	1000                	addi	s0,sp,32
 8006042:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,11,Status);
 8006046:	fec42683          	lw	a3,-20(s0)
 800604a:	462d                	li	a2,11
 800604c:	04000593          	li	a1,64
 8006050:	1c100537          	lui	a0,0x1c100
 8006054:	31c5                	jal	8005d34 <misc_clk_cfg1>
        
}
 8006056:	0001                	nop
 8006058:	40f2                	lw	ra,28(sp)
 800605a:	4462                	lw	s0,24(sp)
 800605c:	6105                	addi	sp,sp,32
 800605e:	8082                	ret

08006060 <basic_timer0_clk_en>:
  * \brief      Enables or disables basic_timer0 clock.
  * \param[in]  Status: new state of the basic_timer0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void basic_timer0_clk_en(ControlStatus Status)
{
 8006060:	1101                	addi	sp,sp,-32
 8006062:	ce06                	sw	ra,28(sp)
 8006064:	cc22                	sw	s0,24(sp)
 8006066:	1000                	addi	s0,sp,32
 8006068:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,10,Status);
 800606c:	fec42683          	lw	a3,-20(s0)
 8006070:	4629                	li	a2,10
 8006072:	04000593          	li	a1,64
 8006076:	1c100537          	lui	a0,0x1c100
 800607a:	396d                	jal	8005d34 <misc_clk_cfg1>
        
}
 800607c:	0001                	nop
 800607e:	40f2                	lw	ra,28(sp)
 8006080:	4462                	lw	s0,24(sp)
 8006082:	6105                	addi	sp,sp,32
 8006084:	8082                	ret

08006086 <qspi2_clk_en>:
  * \brief      Enables or disables qspi2 clock.
  * \param[in]  Status: new state of the qspi2 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi2_clk_en(ControlStatus Status)
{
 8006086:	1101                	addi	sp,sp,-32
 8006088:	ce06                	sw	ra,28(sp)
 800608a:	cc22                	sw	s0,24(sp)
 800608c:	1000                	addi	s0,sp,32
 800608e:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,7,Status);
 8006092:	fec42683          	lw	a3,-20(s0)
 8006096:	461d                	li	a2,7
 8006098:	04000593          	li	a1,64
 800609c:	1c100537          	lui	a0,0x1c100
 80060a0:	c95ff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 80060a4:	0001                	nop
 80060a6:	40f2                	lw	ra,28(sp)
 80060a8:	4462                	lw	s0,24(sp)
 80060aa:	6105                	addi	sp,sp,32
 80060ac:	8082                	ret

080060ae <qspi1_clk_en>:
  * \brief      Enables or disables qspi1 clock.
  * \param[in]  Status: new state of the qspi1 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi1_clk_en(ControlStatus Status)
{
 80060ae:	1101                	addi	sp,sp,-32
 80060b0:	ce06                	sw	ra,28(sp)
 80060b2:	cc22                	sw	s0,24(sp)
 80060b4:	1000                	addi	s0,sp,32
 80060b6:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,6,Status);
 80060ba:	fec42683          	lw	a3,-20(s0)
 80060be:	4619                	li	a2,6
 80060c0:	04000593          	li	a1,64
 80060c4:	1c100537          	lui	a0,0x1c100
 80060c8:	c6dff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 80060cc:	0001                	nop
 80060ce:	40f2                	lw	ra,28(sp)
 80060d0:	4462                	lw	s0,24(sp)
 80060d2:	6105                	addi	sp,sp,32
 80060d4:	8082                	ret

080060d6 <qspi_xip0_clk_en>:
  * \brief      Enables or disables qspi_xip0 clock.
  * \param[in]  Status: new state of the qspi_xip0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi_xip0_clk_en(ControlStatus Status)
{
 80060d6:	1101                	addi	sp,sp,-32
 80060d8:	ce06                	sw	ra,28(sp)
 80060da:	cc22                	sw	s0,24(sp)
 80060dc:	1000                	addi	s0,sp,32
 80060de:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,5,Status);
 80060e2:	fec42683          	lw	a3,-20(s0)
 80060e6:	4615                	li	a2,5
 80060e8:	04000593          	li	a1,64
 80060ec:	1c100537          	lui	a0,0x1c100
 80060f0:	c45ff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 80060f4:	0001                	nop
 80060f6:	40f2                	lw	ra,28(sp)
 80060f8:	4462                	lw	s0,24(sp)
 80060fa:	6105                	addi	sp,sp,32
 80060fc:	8082                	ret

080060fe <usart1_clk_en>:
  * \brief      Enables or disables usart1 clock.
  * \param[in]  Status: new state of the usart1 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart1_clk_en(ControlStatus Status)
{
 80060fe:	1101                	addi	sp,sp,-32
 8006100:	ce06                	sw	ra,28(sp)
 8006102:	cc22                	sw	s0,24(sp)
 8006104:	1000                	addi	s0,sp,32
 8006106:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,2,Status);
 800610a:	fec42683          	lw	a3,-20(s0)
 800610e:	4609                	li	a2,2
 8006110:	04000593          	li	a1,64
 8006114:	1c100537          	lui	a0,0x1c100
 8006118:	c1dff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 800611c:	0001                	nop
 800611e:	40f2                	lw	ra,28(sp)
 8006120:	4462                	lw	s0,24(sp)
 8006122:	6105                	addi	sp,sp,32
 8006124:	8082                	ret

08006126 <usart0_clk_en>:
  * \brief      Enables or disables usart0 clock.
  * \param[in]  Status: new state of the usart0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart0_clk_en(ControlStatus Status)
{
 8006126:	1101                	addi	sp,sp,-32
 8006128:	ce06                	sw	ra,28(sp)
 800612a:	cc22                	sw	s0,24(sp)
 800612c:	1000                	addi	s0,sp,32
 800612e:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,1,Status);
 8006132:	fec42683          	lw	a3,-20(s0)
 8006136:	4605                	li	a2,1
 8006138:	04000593          	li	a1,64
 800613c:	1c100537          	lui	a0,0x1c100
 8006140:	bf5ff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 8006144:	0001                	nop
 8006146:	40f2                	lw	ra,28(sp)
 8006148:	4462                	lw	s0,24(sp)
 800614a:	6105                	addi	sp,sp,32
 800614c:	8082                	ret

0800614e <udma0_clk_en>:
  * \brief      Enables or disables udma0 clock.
  * \param[in]  Status: new state of the udma0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void udma0_clk_en(ControlStatus Status)
{
 800614e:	1101                	addi	sp,sp,-32
 8006150:	ce06                	sw	ra,28(sp)
 8006152:	cc22                	sw	s0,24(sp)
 8006154:	1000                	addi	s0,sp,32
 8006156:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,0,Status);
 800615a:	fec42683          	lw	a3,-20(s0)
 800615e:	4601                	li	a2,0
 8006160:	04000593          	li	a1,64
 8006164:	1c100537          	lui	a0,0x1c100
 8006168:	bcdff0ef          	jal	ra,8005d34 <misc_clk_cfg1>
        
}
 800616c:	0001                	nop
 800616e:	40f2                	lw	ra,28(sp)
 8006170:	4462                	lw	s0,24(sp)
 8006172:	6105                	addi	sp,sp,32
 8006174:	8082                	ret

08006176 <apb_slv0_clk_div>:
/**
  * \brief apb slv0 clk i div configuration
  * \param div_val: clk div number
  */
void apb_slv0_clk_div(uint32_t div_val) 
{
 8006176:	1101                	addi	sp,sp,-32
 8006178:	ce06                	sw	ra,28(sp)
 800617a:	cc22                	sw	s0,24(sp)
 800617c:	1000                	addi	s0,sp,32
 800617e:	fea42623          	sw	a0,-20(s0)
    misc_clk_div1(0x1c100000, 0x104,div_val,0,19);
 8006182:	fec42783          	lw	a5,-20(s0)
 8006186:	0ff7f793          	zext.b	a5,a5
 800618a:	474d                	li	a4,19
 800618c:	4681                	li	a3,0
 800618e:	863e                	mv	a2,a5
 8006190:	10400593          	li	a1,260
 8006194:	1c100537          	lui	a0,0x1c100
 8006198:	c13ff0ef          	jal	ra,8005daa <misc_clk_div1>
}
 800619c:	0001                	nop
 800619e:	40f2                	lw	ra,28(sp)
 80061a0:	4462                	lw	s0,24(sp)
 80061a2:	6105                	addi	sp,sp,32
 80061a4:	8082                	ret

080061a6 <qspi1_cfg_clk_div>:
/**
  * \brief qspi1 cfg clk i div configuration
  * \param div_val: clk div number
  */
void qspi1_cfg_clk_div(uint32_t div_val) 
{
 80061a6:	1101                	addi	sp,sp,-32
 80061a8:	ce06                	sw	ra,28(sp)
 80061aa:	cc22                	sw	s0,24(sp)
 80061ac:	1000                	addi	s0,sp,32
 80061ae:	fea42623          	sw	a0,-20(s0)
    misc_clk_div1(0x1c100000, 0x13c,div_val,0,19);
 80061b2:	fec42783          	lw	a5,-20(s0)
 80061b6:	0ff7f793          	zext.b	a5,a5
 80061ba:	474d                	li	a4,19
 80061bc:	4681                	li	a3,0
 80061be:	863e                	mv	a2,a5
 80061c0:	13c00593          	li	a1,316
 80061c4:	1c100537          	lui	a0,0x1c100
 80061c8:	be3ff0ef          	jal	ra,8005daa <misc_clk_div1>
}
 80061cc:	0001                	nop
 80061ce:	40f2                	lw	ra,28(sp)
 80061d0:	4462                	lw	s0,24(sp)
 80061d2:	6105                	addi	sp,sp,32
 80061d4:	8082                	ret

080061d6 <UDMA_PAM2M_Init>:
  * \brief  Initializes the UDMA PA memory to memory.
  * \param  UDMAy_CHannelx: the configuration of the UDMA PA memory to memory.
  * \param  UDMA_PAM2MStruct: the init structure of the UDMA PA memory to memory.
  */
void UDMA_PAM2M_Init(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx, UDMA_PAM2MTypeDef* UDMA_PAM2MStruct)
{
 80061d6:	7179                	addi	sp,sp,-48
 80061d8:	d622                	sw	s0,44(sp)
 80061da:	1800                	addi	s0,sp,48
 80061dc:	fca42e23          	sw	a0,-36(s0)
 80061e0:	fcb42c23          	sw	a1,-40(s0)
    uint32_t tmpreg = 0;
 80061e4:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_PA_DMA_MSNA(UDMA_PAM2MStruct->UDMA_SrcInc));
    assert_param(IS_PA_DMA_TRANS_PER(UDMA_PAM2MStruct->UDMA_PER_SEL));

    /*--------------------------- DMAy CHannelx Configuration -----------------*/
    /* Configure DMAy CHannelx: data transfer, data size, priority level and mode */
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 80061e8:	fd842783          	lw	a5,-40(s0)
 80061ec:	5398                	lw	a4,32(a5)
 80061ee:	fd842783          	lw	a5,-40(s0)
 80061f2:	4fdc                	lw	a5,28(a5)
 80061f4:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 80061f6:	fd842783          	lw	a5,-40(s0)
 80061fa:	4bdc                	lw	a5,20(a5)
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 80061fc:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 80061fe:	fd842783          	lw	a5,-40(s0)
 8006202:	4f9c                	lw	a5,24(a5)
 8006204:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_PER_SEL | UDMA_PAM2MStruct->UDMA_TransEn;
 8006206:	fd842783          	lw	a5,-40(s0)
 800620a:	47dc                	lw	a5,12(a5)
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 800620c:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_PER_SEL | UDMA_PAM2MStruct->UDMA_TransEn;
 800620e:	fd842783          	lw	a5,-40(s0)
 8006212:	439c                	lw	a5,0(a5)
 8006214:	8fd9                	or	a5,a5,a4
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 8006216:	fec42703          	lw	a4,-20(s0)
 800621a:	8fd9                	or	a5,a5,a4
 800621c:	fef42623          	sw	a5,-20(s0)

    /*--------------------------- DMAy CHannelx Configuration ---------------*/
    /* Write to DMAy CHannelx  */
    UDMAy_CHannelx->MSIZE = UDMA_PAM2MStruct->UDMA_BufferSize;
 8006220:	fd842783          	lw	a5,-40(s0)
 8006224:	4b98                	lw	a4,16(a5)
 8006226:	fdc42783          	lw	a5,-36(s0)
 800622a:	c7d8                	sw	a4,12(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MDSTADDR = CAL_ADDR(UDMA_PAM2MStruct->UDMA_DstBaseAddr);
 800622c:	fd842783          	lw	a5,-40(s0)
 8006230:	43d8                	lw	a4,4(a5)
 8006232:	fdc42783          	lw	a5,-36(s0)
 8006236:	c3d8                	sw	a4,4(a5)
    UDMAy_CHannelx->MSRCADDR = CAL_ADDR(UDMA_PAM2MStruct->UDMA_SrcBaseAddr);
 8006238:	fd842783          	lw	a5,-40(s0)
 800623c:	4798                	lw	a4,8(a5)
 800623e:	fdc42783          	lw	a5,-36(s0)
 8006242:	c398                	sw	a4,0(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MDSTADDR_H = UDMA_PAM2MStruct->UDMA_DstBaseAddr_H;
 8006244:	fd842783          	lw	a5,-40(s0)
 8006248:	53d8                	lw	a4,36(a5)
 800624a:	fdc42783          	lw	a5,-36(s0)
 800624e:	cbd8                	sw	a4,20(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MSRCADDR_H = UDMA_PAM2MStruct->UDMA_SrcBaseAddr_H;
 8006250:	fd842783          	lw	a5,-40(s0)
 8006254:	5798                	lw	a4,40(a5)
 8006256:	fdc42783          	lw	a5,-36(s0)
 800625a:	cb98                	sw	a4,16(a5)

    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MCTRL = tmpreg;
 800625c:	fdc42783          	lw	a5,-36(s0)
 8006260:	fec42703          	lw	a4,-20(s0)
 8006264:	c798                	sw	a4,8(a5)
}
 8006266:	0001                	nop
 8006268:	5432                	lw	s0,44(sp)
 800626a:	6145                	addi	sp,sp,48
 800626c:	8082                	ret

0800626e <UDMA_PA2M_GetITStatus>:
  *     \arg PA2M_RSP_ERR_IRQ_STAT
  * \retval SET: the specified DMA PA2M Interrupt status is SET.
  * \retval RESET: the specified DMA PA2M Interrupt status is RESET.
  */
FlagStatus UDMA_PA2M_GetITStatus(UDMA_PA_CHx_IRQ_TypeDef * UDMAChannelx, uint32_t UDMA_IT)
{
 800626e:	7179                	addi	sp,sp,-48
 8006270:	d622                	sw	s0,44(sp)
 8006272:	1800                	addi	s0,sp,48
 8006274:	fca42e23          	sw	a0,-36(s0)
 8006278:	fcb42c23          	sw	a1,-40(s0)
    /* Check the parameters */
    assert_param(IS_PA_UDMA_GET_IT(UDMA_IT));

    FlagStatus bitstatus = RESET;
 800627c:	fe042623          	sw	zero,-20(s0)
    if (UDMAChannelx->CHX_IRQ_STAT & UDMA_IT) {
 8006280:	fdc42783          	lw	a5,-36(s0)
 8006284:	43d8                	lw	a4,4(a5)
 8006286:	fd842783          	lw	a5,-40(s0)
 800628a:	8ff9                	and	a5,a5,a4
 800628c:	c789                	beqz	a5,8006296 <UDMA_PA2M_GetITStatus+0x28>
        bitstatus = SET;
 800628e:	4785                	li	a5,1
 8006290:	fef42623          	sw	a5,-20(s0)
 8006294:	a019                	j	800629a <UDMA_PA2M_GetITStatus+0x2c>
    } else {
        bitstatus = RESET;
 8006296:	fe042623          	sw	zero,-20(s0)
    }
    return bitstatus;
 800629a:	fec42783          	lw	a5,-20(s0)
}
 800629e:	853e                	mv	a0,a5
 80062a0:	5432                	lw	s0,44(sp)
 80062a2:	6145                	addi	sp,sp,48
 80062a4:	8082                	ret

080062a6 <UDMA_PA2M_ClearITStatus>:
  *     \arg PA2M_FTRANS_IRQ_CLEAR_STAT
  *     \arg PA2M_HTRANS_IRQ_CLEAR_STAT
  *     \arg PA2M_RSP_ERR_IRQ_CLEAR_STAT
  */
void UDMA_PA2M_ClearITStatus(UDMA_PA_CHx_IRQ_TypeDef* UDMAChannelx, uint32_t UDMA_IT)
{
 80062a6:	1101                	addi	sp,sp,-32
 80062a8:	ce22                	sw	s0,28(sp)
 80062aa:	1000                	addi	s0,sp,32
 80062ac:	fea42623          	sw	a0,-20(s0)
 80062b0:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_PA_UDMA_CLR_IT(UDMA_IT));

    UDMAChannelx->CHX_IRQ_CLR |= UDMA_IT;
 80062b4:	fec42783          	lw	a5,-20(s0)
 80062b8:	4798                	lw	a4,8(a5)
 80062ba:	fe842783          	lw	a5,-24(s0)
 80062be:	8f5d                	or	a4,a4,a5
 80062c0:	fec42783          	lw	a5,-20(s0)
 80062c4:	c798                	sw	a4,8(a5)
}
 80062c6:	0001                	nop
 80062c8:	4472                	lw	s0,28(sp)
 80062ca:	6105                	addi	sp,sp,32
 80062cc:	8082                	ret

080062ce <UDMA_PA2M_ITConfig>:
  *     \arg PA2M_RSP_ERR_IRQ_EN
  * \param  Status: Status of the specified UDMA interrupts.
  *                 This parameter can be: ENABLE or DISABLE.
  */
void UDMA_PA2M_ITConfig(UDMA_PA_CHx_IRQ_TypeDef* UDMAChannelx, uint32_t UDMA_IE, ControlStatus Status)
{
 80062ce:	1101                	addi	sp,sp,-32
 80062d0:	ce22                	sw	s0,28(sp)
 80062d2:	1000                	addi	s0,sp,32
 80062d4:	fea42623          	sw	a0,-20(s0)
 80062d8:	feb42423          	sw	a1,-24(s0)
 80062dc:	fec42223          	sw	a2,-28(s0)
    /* Check the parameters */
    assert_param(IS_UDMA_CONFIG_IE(UDMA_IE));
    assert_param(IS_FUNCTIONAL_STATE(Status));

    if (Status) {
 80062e0:	fe442783          	lw	a5,-28(s0)
 80062e4:	cb99                	beqz	a5,80062fa <UDMA_PA2M_ITConfig+0x2c>
        UDMAChannelx->CHX_IRQ_EN |= UDMA_IE;
 80062e6:	fec42783          	lw	a5,-20(s0)
 80062ea:	4398                	lw	a4,0(a5)
 80062ec:	fe842783          	lw	a5,-24(s0)
 80062f0:	8f5d                	or	a4,a4,a5
 80062f2:	fec42783          	lw	a5,-20(s0)
 80062f6:	c398                	sw	a4,0(a5)
    } else {
        UDMAChannelx->CHX_IRQ_EN &= ~UDMA_IE;
    }
}
 80062f8:	a821                	j	8006310 <UDMA_PA2M_ITConfig+0x42>
        UDMAChannelx->CHX_IRQ_EN &= ~UDMA_IE;
 80062fa:	fec42783          	lw	a5,-20(s0)
 80062fe:	4398                	lw	a4,0(a5)
 8006300:	fe842783          	lw	a5,-24(s0)
 8006304:	fff7c793          	not	a5,a5
 8006308:	8f7d                	and	a4,a4,a5
 800630a:	fec42783          	lw	a5,-20(s0)
 800630e:	c398                	sw	a4,0(a5)
}
 8006310:	0001                	nop
 8006312:	4472                	lw	s0,28(sp)
 8006314:	6105                	addi	sp,sp,32
 8006316:	8082                	ret

08006318 <QSPI_Init>:
  * \brief      Initialize QSPI parameter.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \param[in]  QSPI_Struct QSPI parameter initialization stuct members of the structure.
  */
void QSPI_Init(QSPI_TypeDef* QSPIx, QSPI_InitTypeDef* QSPI_Struct)
{
 8006318:	7179                	addi	sp,sp,-48
 800631a:	d622                	sw	s0,44(sp)
 800631c:	1800                	addi	s0,sp,48
 800631e:	fca42e23          	sw	a0,-36(s0)
 8006322:	fcb42c23          	sw	a1,-40(s0)
    assert_param(IS_QSPI_SPI_FMT_LEN(QSPI_Struct->DataSize));
    assert_param(IS_QSPI_SPI_FMT_PROTO(QSPI_Struct->ProtolMode));
    assert_param(IS_QSPI_SPI_CR_MODE(QSPI_Struct->DevMode));
    assert_param(IS_QSPI_SPI_CR_SSM(QSPI_Struct->SSM));

    uint32_t reg = 0U;
 8006326:	fe042623          	sw	zero,-20(s0)
    uint32_t reg_cr = 0U;
 800632a:	fe042423          	sw	zero,-24(s0)
    /* Set  SCKDIV register according to QSPI BaudRatePrescaler value */
    QSPIx->SCKDIV = QSPI_Struct->SCKDIV;
 800632e:	fd842783          	lw	a5,-40(s0)
 8006332:	4398                	lw	a4,0(a5)
 8006334:	fdc42783          	lw	a5,-36(s0)
 8006338:	c398                	sw	a4,0(a5)
    /* Configure QSPIx  CPOL bit */
    QSPIx->SCKMODE |= QSPI_Struct->CPOL;
 800633a:	fdc42783          	lw	a5,-36(s0)
 800633e:	43d8                	lw	a4,4(a5)
 8006340:	fd842783          	lw	a5,-40(s0)
 8006344:	47dc                	lw	a5,12(a5)
 8006346:	8f5d                	or	a4,a4,a5
 8006348:	fdc42783          	lw	a5,-36(s0)
 800634c:	c3d8                	sw	a4,4(a5)
    /* Configure QSPIx  CPHA bit */
    QSPIx->SCKMODE |= QSPI_Struct->CPHA;
 800634e:	fdc42783          	lw	a5,-36(s0)
 8006352:	43d8                	lw	a4,4(a5)
 8006354:	fd842783          	lw	a5,-40(s0)
 8006358:	4b9c                	lw	a5,16(a5)
 800635a:	8f5d                	or	a4,a4,a5
 800635c:	fdc42783          	lw	a5,-36(s0)
 8006360:	c3d8                	sw	a4,4(a5)

    /* Configure QSPIx CS mode */
    reg = QSPIx->CSMODE;
 8006362:	fdc42783          	lw	a5,-36(s0)
 8006366:	4f9c                	lw	a5,24(a5)
 8006368:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_CSMODE_Clear_Mask;
 800636c:	fec42783          	lw	a5,-20(s0)
 8006370:	9bf1                	andi	a5,a5,-4
 8006372:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_Struct->CSMode);
 8006376:	fd842783          	lw	a5,-40(s0)
 800637a:	479c                	lw	a5,8(a5)
 800637c:	fec42703          	lw	a4,-20(s0)
 8006380:	8fd9                	or	a5,a5,a4
 8006382:	fef42623          	sw	a5,-20(s0)
    QSPIx->CSMODE = reg;
 8006386:	fdc42783          	lw	a5,-36(s0)
 800638a:	fec42703          	lw	a4,-20(s0)
 800638e:	cf98                	sw	a4,24(a5)

    /* Configure QSPIx direction, first transmitted ,datasize ,Protol*/
    reg = 0;
 8006390:	fe042623          	sw	zero,-20(s0)
    reg = QSPIx->FMT;
 8006394:	fdc42783          	lw	a5,-36(s0)
 8006398:	43bc                	lw	a5,64(a5)
 800639a:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_FMT_Clear_Mask;
 800639e:	fec42703          	lw	a4,-20(s0)
 80063a2:	ffc007b7          	lui	a5,0xffc00
 80063a6:	8ff9                	and	a5,a5,a4
 80063a8:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_Struct->Endian | QSPI_Struct->DataSize | QSPI_Struct->ProtolMode);
 80063ac:	fd842783          	lw	a5,-40(s0)
 80063b0:	57d8                	lw	a4,44(a5)
 80063b2:	fd842783          	lw	a5,-40(s0)
 80063b6:	5b9c                	lw	a5,48(a5)
 80063b8:	8f5d                	or	a4,a4,a5
 80063ba:	fd842783          	lw	a5,-40(s0)
 80063be:	579c                	lw	a5,40(a5)
 80063c0:	8fd9                	or	a5,a5,a4
 80063c2:	fec42703          	lw	a4,-20(s0)
 80063c6:	8fd9                	or	a5,a5,a4
 80063c8:	fef42623          	sw	a5,-20(s0)
    QSPIx->FMT = reg;
 80063cc:	fdc42783          	lw	a5,-36(s0)
 80063d0:	fec42703          	lw	a4,-20(s0)
 80063d4:	c3b8                	sw	a4,64(a5)

    /* Configure QSPIx force*/
    reg = 0;
 80063d6:	fe042623          	sw	zero,-20(s0)
    reg = QSPIx->FORCE;
 80063da:	fdc42783          	lw	a5,-36(s0)
 80063de:	47dc                	lw	a5,12(a5)
 80063e0:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_FORCE_Clear_Mask;
 80063e4:	fec42783          	lw	a5,-20(s0)
 80063e8:	9b81                	andi	a5,a5,-32
 80063ea:	fef42623          	sw	a5,-20(s0)
    reg |= QSPI_Struct->Force;
 80063ee:	fd842783          	lw	a5,-40(s0)
 80063f2:	5bdc                	lw	a5,52(a5)
 80063f4:	fec42703          	lw	a4,-20(s0)
 80063f8:	8fd9                	or	a5,a5,a4
 80063fa:	fef42623          	sw	a5,-20(s0)
    QSPIx->FORCE = reg;
 80063fe:	fdc42783          	lw	a5,-36(s0)
 8006402:	fec42703          	lw	a4,-20(s0)
 8006406:	c7d8                	sw	a4,12(a5)

    /* Configure QSPIxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPIx->CR;
 8006408:	fdc42783          	lw	a5,-36(s0)
 800640c:	0847a783          	lw	a5,132(a5) # ffc00084 <_sp+0xf7ac0084>
 8006410:	fef42423          	sw	a5,-24(s0)
    reg_cr &= ~ QSPI_CR_Clear_Mask;
 8006414:	fe842783          	lw	a5,-24(s0)
 8006418:	f807f793          	andi	a5,a5,-128
 800641c:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_Struct->DevMode | QSPI_Struct->SSM | QSPI_CR_CSOE_ENABLE | QSPI_CR_CSI_OFF );
 8006420:	fd842783          	lw	a5,-40(s0)
 8006424:	43d8                	lw	a4,4(a5)
 8006426:	fd842783          	lw	a5,-40(s0)
 800642a:	4bdc                	lw	a5,20(a5)
 800642c:	8f5d                	or	a4,a4,a5
 800642e:	fe842783          	lw	a5,-24(s0)
 8006432:	8fd9                	or	a5,a5,a4
 8006434:	0187e793          	ori	a5,a5,24
 8006438:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_Struct->Tx_DMA | QSPI_Struct->Rx_DMA | QSPI_Struct->TxDmaCont | QSPI_Struct->RxDmaCont);
 800643c:	fd842783          	lw	a5,-40(s0)
 8006440:	4f98                	lw	a4,24(a5)
 8006442:	fd842783          	lw	a5,-40(s0)
 8006446:	4fdc                	lw	a5,28(a5)
 8006448:	8f5d                	or	a4,a4,a5
 800644a:	fd842783          	lw	a5,-40(s0)
 800644e:	539c                	lw	a5,32(a5)
 8006450:	8f5d                	or	a4,a4,a5
 8006452:	fd842783          	lw	a5,-40(s0)
 8006456:	53dc                	lw	a5,36(a5)
 8006458:	8fd9                	or	a5,a5,a4
 800645a:	fe842703          	lw	a4,-24(s0)
 800645e:	8fd9                	or	a5,a5,a4
 8006460:	fef42423          	sw	a5,-24(s0)
    QSPIx->CR = reg_cr;
 8006464:	fdc42783          	lw	a5,-36(s0)
 8006468:	fe842703          	lw	a4,-24(s0)
 800646c:	08e7a223          	sw	a4,132(a5)

}
 8006470:	0001                	nop
 8006472:	5432                	lw	s0,44(sp)
 8006474:	6145                	addi	sp,sp,48
 8006476:	8082                	ret

08006478 <QSPI_StructInit>:
/**
  * \brief  Fills each QSPI_InitTypeDef member with its default value.
  * \param  QSPI_Struct pointer to a QSPI_InitTypeDef structure which will be initialized.
  */
void QSPI_StructInit(QSPI_InitTypeDef* QSPI_Struct)
{
 8006478:	1101                	addi	sp,sp,-32
 800647a:	ce22                	sw	s0,28(sp)
 800647c:	1000                	addi	s0,sp,32
 800647e:	fea42623          	sw	a0,-20(s0)
    /*--------------- Reset QSPI init structure parameters values -----------------*/
    /* Initialize the ProtolMode member */
    QSPI_Struct->ProtolMode =QSPI_FMT_PROTO_SINGLE;
 8006482:	fec42783          	lw	a5,-20(s0)
 8006486:	0207a423          	sw	zero,40(a5)

    /* initialize the DevMode member */
    QSPI_Struct->DevMode =QSPI_CR_MODE_MASTER;
 800648a:	fec42783          	lw	a5,-20(s0)
 800648e:	4705                	li	a4,1
 8006490:	c3d8                	sw	a4,4(a5)

    /* initialize the DataSize member */
    QSPI_Struct->DataSize =QSPI_FMT_LEN_8B;
 8006492:	fec42783          	lw	a5,-20(s0)
 8006496:	00080737          	lui	a4,0x80
 800649a:	db98                	sw	a4,48(a5)
    /* Initialize the CPOL member */
    QSPI_Struct->CPOL =QSPI_SCKMODE_CPOL_LOW ;
 800649c:	fec42783          	lw	a5,-20(s0)
 80064a0:	0007a623          	sw	zero,12(a5)
    /* Initialize the CPHA member */
    QSPI_Struct->CPHA =QSPI_SCKMODE_CPHA_EDGE1;
 80064a4:	fec42783          	lw	a5,-20(s0)
 80064a8:	0007a823          	sw	zero,16(a5)
    /* Initialize the SSM member */
    QSPI_Struct->SSM =QSPI_CR_SSM_HARD;
 80064ac:	fec42783          	lw	a5,-20(s0)
 80064b0:	0007aa23          	sw	zero,20(a5)
    /* Initialize the SCKDIV member */
    QSPI_Struct->SCKDIV =QSPI_SCKDIV_PRESCALER_4;
 80064b4:	fec42783          	lw	a5,-20(s0)
 80064b8:	4705                	li	a4,1
 80064ba:	c398                	sw	a4,0(a5)
    /* Initialize the Endian member */
    QSPI_Struct->Endian =QSPI_FMT_ENDIAN_MSB;
 80064bc:	fec42783          	lw	a5,-20(s0)
 80064c0:	0207a623          	sw	zero,44(a5)
    /* Initialize the CSModet member */
    QSPI_Struct->CSMode =QSPI_CSMODE_MODE_AUTO;
 80064c4:	fec42783          	lw	a5,-20(s0)
 80064c8:	0007a423          	sw	zero,8(a5)
    /* Initialize the Force member */
    QSPI_Struct->Force =QSPI_FORCE_EN;
 80064cc:	fec42783          	lw	a5,-20(s0)
 80064d0:	4705                	li	a4,1
 80064d2:	dbd8                	sw	a4,52(a5)
    QSPI_Struct->Tx_DMA =QSPI_CR_DMA_TX_DISABLE;
 80064d4:	fec42783          	lw	a5,-20(s0)
 80064d8:	0007ac23          	sw	zero,24(a5)
    QSPI_Struct->Rx_DMA =QSPI_CR_DMA_RX_DISABLE;
 80064dc:	fec42783          	lw	a5,-20(s0)
 80064e0:	0007ae23          	sw	zero,28(a5)
    QSPI_Struct->TxDmaCont =QSPI_CR_DMA_TCONTINOUS_MODE_DISABLE;
 80064e4:	fec42783          	lw	a5,-20(s0)
 80064e8:	0207a023          	sw	zero,32(a5)
    QSPI_Struct->RxDmaCont =QSPI_CR_DMA_RCONTINOUS_MODE_DISABLE;
 80064ec:	fec42783          	lw	a5,-20(s0)
 80064f0:	0207a223          	sw	zero,36(a5)
}
 80064f4:	0001                	nop
 80064f6:	4472                	lw	s0,28(sp)
 80064f8:	6105                	addi	sp,sp,32
 80064fa:	8082                	ret

080064fc <QSPI_DirectionConfig>:
  *  This parameter can be one of the following values
  *     \arg QSPI_FMT_DIR_TX Selects Tx transmission direction.
  *     \arg QSPI_FMT_DIR_RX Selects Rx receive direction.
  */
void QSPI_DirectionConfig(QSPI_TypeDef* QSPIx, uint32_t Direction)
{
 80064fc:	1101                	addi	sp,sp,-32
 80064fe:	ce22                	sw	s0,28(sp)
 8006500:	1000                	addi	s0,sp,32
 8006502:	fea42623          	sw	a0,-20(s0)
 8006506:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_FMT_DIR(Direction));

    if (Direction ==QSPI_FMT_DIR_TX) {
 800650a:	fe842703          	lw	a4,-24(s0)
 800650e:	47a1                	li	a5,8
 8006510:	00f71b63          	bne	a4,a5,8006526 <QSPI_DirectionConfig+0x2a>
        /* Set the Tx/Rx mode */
        QSPIx->FMT |=QSPI_FMT_DIR_TX;
 8006514:	fec42783          	lw	a5,-20(s0)
 8006518:	43bc                	lw	a5,64(a5)
 800651a:	0087e713          	ori	a4,a5,8
 800651e:	fec42783          	lw	a5,-20(s0)
 8006522:	c3b8                	sw	a4,64(a5)
    } else {
        /* Set the Rx only mode */
        QSPIx->FMT &= (~QSPI_FMT_DIR_TX);
    }
}
 8006524:	a809                	j	8006536 <QSPI_DirectionConfig+0x3a>
        QSPIx->FMT &= (~QSPI_FMT_DIR_TX);
 8006526:	fec42783          	lw	a5,-20(s0)
 800652a:	43bc                	lw	a5,64(a5)
 800652c:	ff77f713          	andi	a4,a5,-9
 8006530:	fec42783          	lw	a5,-20(s0)
 8006534:	c3b8                	sw	a4,64(a5)
}
 8006536:	0001                	nop
 8006538:	4472                	lw	s0,28(sp)
 800653a:	6105                	addi	sp,sp,32
 800653c:	8082                	ret

0800653e <QSPI_GetFlag>:
  *    \arg QSPI_STATUS_RX_DONE
  * \retval  The specified QSPI flag status, 
  *          the value can be SET or RESET.
  */
FlagStatus QSPI_GetFlag(QSPI_TypeDef* QSPIx, uint32_t QSPI_FLAG)
{
 800653e:	1101                	addi	sp,sp,-32
 8006540:	ce22                	sw	s0,28(sp)
 8006542:	1000                	addi	s0,sp,32
 8006544:	fea42623          	sw	a0,-20(s0)
 8006548:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));

    /* Check the status of the specified QSPI flag */
    if ((QSPIx->STATUS & QSPI_FLAG) != RESET) {
 800654c:	fec42783          	lw	a5,-20(s0)
 8006550:	5ff8                	lw	a4,124(a5)
 8006552:	fe842783          	lw	a5,-24(s0)
 8006556:	8ff9                	and	a5,a5,a4
 8006558:	c399                	beqz	a5,800655e <QSPI_GetFlag+0x20>
        /* QSPI_FLAG is set */
        return SET;
 800655a:	4785                	li	a5,1
 800655c:	a011                	j	8006560 <QSPI_GetFlag+0x22>
    } else {
        /* QSPI_FLAG is reset */
        return RESET;
 800655e:	4781                	li	a5,0
    }
}
 8006560:	853e                	mv	a0,a5
 8006562:	4472                	lw	s0,28(sp)
 8006564:	6105                	addi	sp,sp,32
 8006566:	8082                	ret

08006568 <QSPI_CSModeConfig>:
  *     \arg AUTO CS is automatically controlled by the hardware.
  *     \arg HOLD CS is controlled by CSIDCSDefCSMode and QSPI_FCTRL.
  *     \arg OFF CS is controlled by CSIDCSDef and CSMode.
  */
void QSPI_CSModeConfig(QSPI_TypeDef* QSPIx, uint32_t CsMode)
{
 8006568:	1101                	addi	sp,sp,-32
 800656a:	ce22                	sw	s0,28(sp)
 800656c:	1000                	addi	s0,sp,32
 800656e:	fea42623          	sw	a0,-20(s0)
 8006572:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_CSMODE_MODE(CsMode));

    /* Set CSmode */
    QSPIx->CSMODE = CsMode;
 8006576:	fec42783          	lw	a5,-20(s0)
 800657a:	fe842703          	lw	a4,-24(s0)
 800657e:	cf98                	sw	a4,24(a5)
}
 8006580:	0001                	nop
 8006582:	4472                	lw	s0,28(sp)
 8006584:	6105                	addi	sp,sp,32
 8006586:	8082                	ret

08006588 <QSPI_SendData>:
  * \brief      Transmits a Data through the QSPIx peripheral.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \param[in]  Data Data to be transmitted.
  */
void QSPI_SendData(QSPI_TypeDef* QSPIx, uint32_t Data)
{
 8006588:	1101                	addi	sp,sp,-32
 800658a:	ce22                	sw	s0,28(sp)
 800658c:	1000                	addi	s0,sp,32
 800658e:	fea42623          	sw	a0,-20(s0)
 8006592:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_DATA(Data));

    /* Write in the TXDATA register the data to be sent */
    QSPIx->TXDATA = Data;
 8006596:	fec42783          	lw	a5,-20(s0)
 800659a:	fe842703          	lw	a4,-24(s0)
 800659e:	c7b8                	sw	a4,72(a5)
}
 80065a0:	0001                	nop
 80065a2:	4472                	lw	s0,28(sp)
 80065a4:	6105                	addi	sp,sp,32
 80065a6:	8082                	ret

080065a8 <QSPI_ReceiveData>:
  * \brief      QSPI receive data function.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \retval     The value of the received data.
  */
uint32_t QSPI_ReceiveData(QSPI_TypeDef* QSPIx)
{
 80065a8:	1101                	addi	sp,sp,-32
 80065aa:	ce22                	sw	s0,28(sp)
 80065ac:	1000                	addi	s0,sp,32
 80065ae:	fea42623          	sw	a0,-20(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));

    /* Return the data in the RXDATA register */
    return (uint32_t)(QSPIx->RXDATA);
 80065b2:	fec42783          	lw	a5,-20(s0)
 80065b6:	47fc                	lw	a5,76(a5)
}
 80065b8:	853e                	mv	a0,a5
 80065ba:	4472                	lw	s0,28(sp)
 80065bc:	6105                	addi	sp,sp,32
 80065be:	8082                	ret

080065c0 <QSPI_XIP_Init>:
  * \brief      Initialize QSPI_XIP parameter.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \param[in]  QSPI_XIP_Struct QSPI_XIP parameter initialization stuct members of the structure.
  */
void QSPI_XIP_Init(QSPI_XIP_TypeDef* QSPI_XIPx, QSPI_XIP_InitTypeDef* QSPI_XIP_Struct)
{
 80065c0:	7179                	addi	sp,sp,-48
 80065c2:	d622                	sw	s0,44(sp)
 80065c4:	1800                	addi	s0,sp,48
 80065c6:	fca42e23          	sw	a0,-36(s0)
 80065ca:	fcb42c23          	sw	a1,-40(s0)
    assert_param(IS_QSPI_XIP_SPI_FMT_LEN(QSPI_XIP_Struct->DataSize));
    assert_param(IS_QSPI_XIP_SPI_FMT_PROTO(QSPI_XIP_Struct->ProtolMode));
    assert_param(IS_QSPI_XIP_SPI_CR_MODE(QSPI_XIP_Struct->DevMode));
    assert_param(IS_QSPI_XIP_SPI_CR_SSM(QSPI_XIP_Struct->SSM));

    uint32_t reg = 0U;
 80065ce:	fe042623          	sw	zero,-20(s0)
    uint32_t reg_cr = 0U;
 80065d2:	fe042423          	sw	zero,-24(s0)
    /* Set  SCKDIV register according to QSPI_XIP BaudRatePrescaler value */
    QSPI_XIPx->SCKDIV = QSPI_XIP_Struct->SCKDIV;
 80065d6:	fd842783          	lw	a5,-40(s0)
 80065da:	4398                	lw	a4,0(a5)
 80065dc:	fdc42783          	lw	a5,-36(s0)
 80065e0:	c398                	sw	a4,0(a5)
    /* Configure QSPI_XIPx  CPOL bit */
    QSPI_XIPx->SCKMODE |= QSPI_XIP_Struct->CPOL;
 80065e2:	fdc42783          	lw	a5,-36(s0)
 80065e6:	43d8                	lw	a4,4(a5)
 80065e8:	fd842783          	lw	a5,-40(s0)
 80065ec:	47dc                	lw	a5,12(a5)
 80065ee:	8f5d                	or	a4,a4,a5
 80065f0:	fdc42783          	lw	a5,-36(s0)
 80065f4:	c3d8                	sw	a4,4(a5)
    /* Configure QSPI_XIPx  CPHA bit */
    QSPI_XIPx->SCKMODE |= QSPI_XIP_Struct->CPHA;
 80065f6:	fdc42783          	lw	a5,-36(s0)
 80065fa:	43d8                	lw	a4,4(a5)
 80065fc:	fd842783          	lw	a5,-40(s0)
 8006600:	4b9c                	lw	a5,16(a5)
 8006602:	8f5d                	or	a4,a4,a5
 8006604:	fdc42783          	lw	a5,-36(s0)
 8006608:	c3d8                	sw	a4,4(a5)

    /* Configure QSPI_XIPx CS mode */
    reg = QSPI_XIPx->CSMODE;
 800660a:	fdc42783          	lw	a5,-36(s0)
 800660e:	4f9c                	lw	a5,24(a5)
 8006610:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_CSMODE_Clear_Mask;
 8006614:	fec42783          	lw	a5,-20(s0)
 8006618:	9bf1                	andi	a5,a5,-4
 800661a:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_XIP_Struct->CSMode);
 800661e:	fd842783          	lw	a5,-40(s0)
 8006622:	479c                	lw	a5,8(a5)
 8006624:	fec42703          	lw	a4,-20(s0)
 8006628:	8fd9                	or	a5,a5,a4
 800662a:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->CSMODE = reg;
 800662e:	fdc42783          	lw	a5,-36(s0)
 8006632:	fec42703          	lw	a4,-20(s0)
 8006636:	cf98                	sw	a4,24(a5)

    /* Configure QSPI_XIPx direction, first transmitted ,datasize ,Protol*/
    reg = 0;
 8006638:	fe042623          	sw	zero,-20(s0)
    reg = QSPI_XIPx->FMT;
 800663c:	fdc42783          	lw	a5,-36(s0)
 8006640:	43bc                	lw	a5,64(a5)
 8006642:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_FMT_Clear_Mask;
 8006646:	fec42703          	lw	a4,-20(s0)
 800664a:	ffc007b7          	lui	a5,0xffc00
 800664e:	8ff9                	and	a5,a5,a4
 8006650:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_XIP_Struct->Endian | QSPI_XIP_Struct->DataSize | QSPI_XIP_Struct->ProtolMode);
 8006654:	fd842783          	lw	a5,-40(s0)
 8006658:	4fd8                	lw	a4,28(a5)
 800665a:	fd842783          	lw	a5,-40(s0)
 800665e:	539c                	lw	a5,32(a5)
 8006660:	8f5d                	or	a4,a4,a5
 8006662:	fd842783          	lw	a5,-40(s0)
 8006666:	4f9c                	lw	a5,24(a5)
 8006668:	8fd9                	or	a5,a5,a4
 800666a:	fec42703          	lw	a4,-20(s0)
 800666e:	8fd9                	or	a5,a5,a4
 8006670:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->FMT = reg;
 8006674:	fdc42783          	lw	a5,-36(s0)
 8006678:	fec42703          	lw	a4,-20(s0)
 800667c:	c3b8                	sw	a4,64(a5)

    /* Configure QSPI_XIPx force*/
    reg = 0;
 800667e:	fe042623          	sw	zero,-20(s0)
    reg = QSPI_XIPx->FORCE;
 8006682:	fdc42783          	lw	a5,-36(s0)
 8006686:	47dc                	lw	a5,12(a5)
 8006688:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_FORCE_Clear_Mask;
 800668c:	fec42783          	lw	a5,-20(s0)
 8006690:	9b81                	andi	a5,a5,-32
 8006692:	fef42623          	sw	a5,-20(s0)
    reg |= QSPI_XIP_Struct->Force;
 8006696:	fd842783          	lw	a5,-40(s0)
 800669a:	53dc                	lw	a5,36(a5)
 800669c:	fec42703          	lw	a4,-20(s0)
 80066a0:	8fd9                	or	a5,a5,a4
 80066a2:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->FORCE = reg;
 80066a6:	fdc42783          	lw	a5,-36(s0)
 80066aa:	fec42703          	lw	a4,-20(s0)
 80066ae:	c7d8                	sw	a4,12(a5)

    /* Configure QSPI_XIPxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPI_XIPx->CR;
 80066b0:	fdc42783          	lw	a5,-36(s0)
 80066b4:	0847a783          	lw	a5,132(a5) # ffc00084 <_sp+0xf7ac0084>
 80066b8:	fef42423          	sw	a5,-24(s0)
    reg_cr &= ~ QSPI_XIP_CR_Clear_Mask;
 80066bc:	fe842783          	lw	a5,-24(s0)
 80066c0:	f807f793          	andi	a5,a5,-128
 80066c4:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_XIP_Struct->DevMode | QSPI_XIP_Struct->SSM | QSPI_XIP_CR_CSOE_ENABLE | QSPI_XIP_CR_CSI_OFF );
 80066c8:	fd842783          	lw	a5,-40(s0)
 80066cc:	43d8                	lw	a4,4(a5)
 80066ce:	fd842783          	lw	a5,-40(s0)
 80066d2:	4bdc                	lw	a5,20(a5)
 80066d4:	8f5d                	or	a4,a4,a5
 80066d6:	fe842783          	lw	a5,-24(s0)
 80066da:	8fd9                	or	a5,a5,a4
 80066dc:	0187e793          	ori	a5,a5,24
 80066e0:	fef42423          	sw	a5,-24(s0)
    QSPI_XIPx->CR = reg_cr;
 80066e4:	fdc42783          	lw	a5,-36(s0)
 80066e8:	fe842703          	lw	a4,-24(s0)
 80066ec:	08e7a223          	sw	a4,132(a5)

    QSPI_XIPx->FCTRL &=QSPI_XIP_FCTRL_FLASH_DISABLE;
 80066f0:	fdc42783          	lw	a5,-36(s0)
 80066f4:	53bc                	lw	a5,96(a5)
 80066f6:	fdc42783          	lw	a5,-36(s0)
 80066fa:	0607a023          	sw	zero,96(a5)
}
 80066fe:	0001                	nop
 8006700:	5432                	lw	s0,44(sp)
 8006702:	6145                	addi	sp,sp,48
 8006704:	8082                	ret

08006706 <QSPI_XIP_StructInit>:
/**
  * \brief  Fills each QSPI_XIP_InitTypeDef member with its default value.
  * \param  QSPI_XIP_Struct pointer to a QSPI_XIP_InitTypeDef structure which will be initialized.
  */
void QSPI_XIP_StructInit(QSPI_XIP_InitTypeDef* QSPI_XIP_Struct)
{
 8006706:	1101                	addi	sp,sp,-32
 8006708:	ce22                	sw	s0,28(sp)
 800670a:	1000                	addi	s0,sp,32
 800670c:	fea42623          	sw	a0,-20(s0)
    /*--------------- Reset QSPI_XIP init structure parameters values -----------------*/
    /* Initialize the ProtolMode member */
    QSPI_XIP_Struct->ProtolMode =QSPI_XIP_FMT_PROTO_SINGLE;
 8006710:	fec42783          	lw	a5,-20(s0)
 8006714:	0007ac23          	sw	zero,24(a5)

    /* initialize the DevMode member */
    QSPI_XIP_Struct->DevMode =QSPI_XIP_CR_MODE_MASTER;
 8006718:	fec42783          	lw	a5,-20(s0)
 800671c:	4705                	li	a4,1
 800671e:	c3d8                	sw	a4,4(a5)

    /* initialize the DataSize member */
    QSPI_XIP_Struct->DataSize =QSPI_XIP_FMT_LEN_8B;
 8006720:	fec42783          	lw	a5,-20(s0)
 8006724:	00080737          	lui	a4,0x80
 8006728:	d398                	sw	a4,32(a5)
    /* Initialize the CPOL member */
    QSPI_XIP_Struct->CPOL =QSPI_XIP_SCKMODE_CPOL_LOW ;
 800672a:	fec42783          	lw	a5,-20(s0)
 800672e:	0007a623          	sw	zero,12(a5)
    /* Initialize the CPHA member */
    QSPI_XIP_Struct->CPHA =QSPI_XIP_SCKMODE_CPHA_EDGE1;
 8006732:	fec42783          	lw	a5,-20(s0)
 8006736:	0007a823          	sw	zero,16(a5)
    /* Initialize the SSM member */
    QSPI_XIP_Struct->SSM =QSPI_XIP_CR_SSM_HARD;
 800673a:	fec42783          	lw	a5,-20(s0)
 800673e:	0007aa23          	sw	zero,20(a5)
    /* Initialize the SCKDIV member */
    QSPI_XIP_Struct->SCKDIV =QSPI_XIP_SCKDIV_PRESCALER_4;
 8006742:	fec42783          	lw	a5,-20(s0)
 8006746:	4705                	li	a4,1
 8006748:	c398                	sw	a4,0(a5)
    /* Initialize the Endian member */
    QSPI_XIP_Struct->Endian =QSPI_XIP_FMT_ENDIAN_MSB;
 800674a:	fec42783          	lw	a5,-20(s0)
 800674e:	0007ae23          	sw	zero,28(a5)
    /* Initialize the CSModet member */
    QSPI_XIP_Struct->CSMode =QSPI_XIP_CSMODE_MODE_AUTO;
 8006752:	fec42783          	lw	a5,-20(s0)
 8006756:	0007a423          	sw	zero,8(a5)
    /* Initialize the Force member */
    QSPI_XIP_Struct->Force =QSPI_XIP_FORCE_EN;
 800675a:	fec42783          	lw	a5,-20(s0)
 800675e:	4705                	li	a4,1
 8006760:	d3d8                	sw	a4,36(a5)
}
 8006762:	0001                	nop
 8006764:	4472                	lw	s0,28(sp)
 8006766:	6105                	addi	sp,sp,32
 8006768:	8082                	ret

0800676a <QSPI_XIP_DirectionConfig>:
  *  This parameter can be one of the following values
  *     \arg QSPI_XIP_FMT_DIR_TX Selects Tx transmission direction.
  *     \arg QSPI_XIP_FMT_DIR_RX Selects Rx receive direction.
  */
void QSPI_XIP_DirectionConfig(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t Direction)
{
 800676a:	1101                	addi	sp,sp,-32
 800676c:	ce22                	sw	s0,28(sp)
 800676e:	1000                	addi	s0,sp,32
 8006770:	fea42623          	sw	a0,-20(s0)
 8006774:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_SPI_FMT_DIR(Direction));

    if (Direction ==QSPI_XIP_FMT_DIR_TX) {
 8006778:	fe842703          	lw	a4,-24(s0)
 800677c:	47a1                	li	a5,8
 800677e:	00f71b63          	bne	a4,a5,8006794 <QSPI_XIP_DirectionConfig+0x2a>
        /* Set the Tx/Rx mode */
        QSPI_XIPx->FMT |=QSPI_XIP_FMT_DIR_TX;
 8006782:	fec42783          	lw	a5,-20(s0)
 8006786:	43bc                	lw	a5,64(a5)
 8006788:	0087e713          	ori	a4,a5,8
 800678c:	fec42783          	lw	a5,-20(s0)
 8006790:	c3b8                	sw	a4,64(a5)
    } else {
        /* Set the Rx only mode */
        QSPI_XIPx->FMT &= (~QSPI_XIP_FMT_DIR_TX);
    }
}
 8006792:	a809                	j	80067a4 <QSPI_XIP_DirectionConfig+0x3a>
        QSPI_XIPx->FMT &= (~QSPI_XIP_FMT_DIR_TX);
 8006794:	fec42783          	lw	a5,-20(s0)
 8006798:	43bc                	lw	a5,64(a5)
 800679a:	ff77f713          	andi	a4,a5,-9
 800679e:	fec42783          	lw	a5,-20(s0)
 80067a2:	c3b8                	sw	a4,64(a5)
}
 80067a4:	0001                	nop
 80067a6:	4472                	lw	s0,28(sp)
 80067a8:	6105                	addi	sp,sp,32
 80067aa:	8082                	ret

080067ac <QSPI_XIP_GetFlag>:
  *    \arg QSPI_XIP_STATUS_RX_DONE
  * \retval  The specified QSPI_XIP flag status, 
  *          the value can be SET or RESET.
  */
FlagStatus QSPI_XIP_GetFlag(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t QSPI_XIP_FLAG)
{
 80067ac:	1101                	addi	sp,sp,-32
 80067ae:	ce22                	sw	s0,28(sp)
 80067b0:	1000                	addi	s0,sp,32
 80067b2:	fea42623          	sw	a0,-20(s0)
 80067b6:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));

    /* Check the status of the specified QSPI_XIP flag */
    if ((QSPI_XIPx->STATUS & QSPI_XIP_FLAG) != RESET) {
 80067ba:	fec42783          	lw	a5,-20(s0)
 80067be:	5ff8                	lw	a4,124(a5)
 80067c0:	fe842783          	lw	a5,-24(s0)
 80067c4:	8ff9                	and	a5,a5,a4
 80067c6:	c399                	beqz	a5,80067cc <QSPI_XIP_GetFlag+0x20>
        /* QSPI_XIP_FLAG is set */
        return SET;
 80067c8:	4785                	li	a5,1
 80067ca:	a011                	j	80067ce <QSPI_XIP_GetFlag+0x22>
    } else {
        /* QSPI_XIP_FLAG is reset */
        return RESET;
 80067cc:	4781                	li	a5,0
    }
}
 80067ce:	853e                	mv	a0,a5
 80067d0:	4472                	lw	s0,28(sp)
 80067d2:	6105                	addi	sp,sp,32
 80067d4:	8082                	ret

080067d6 <QSPI_XIP_CSModeConfig>:
  *     \arg AUTO CS is automatically controlled by the hardware.
  *     \arg HOLD CS is controlled by CSIDCSDefCSMode and QSPI_XIP_FCTRL.
  *     \arg OFF CS is controlled by CSIDCSDef and CSMode.
  */
void QSPI_XIP_CSModeConfig(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t CsMode)
{
 80067d6:	1101                	addi	sp,sp,-32
 80067d8:	ce22                	sw	s0,28(sp)
 80067da:	1000                	addi	s0,sp,32
 80067dc:	fea42623          	sw	a0,-20(s0)
 80067e0:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_SPI_CSMODE_MODE(CsMode));

    /* Set CSmode */
    QSPI_XIPx->CSMODE = CsMode;
 80067e4:	fec42783          	lw	a5,-20(s0)
 80067e8:	fe842703          	lw	a4,-24(s0)
 80067ec:	cf98                	sw	a4,24(a5)
}
 80067ee:	0001                	nop
 80067f0:	4472                	lw	s0,28(sp)
 80067f2:	6105                	addi	sp,sp,32
 80067f4:	8082                	ret

080067f6 <QSPI_XIP_SendData>:
  * \brief      Transmits a Data through the QSPI_XIPx peripheral.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \param[in]  Data Data to be transmitted.
  */
void QSPI_XIP_SendData(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t Data)
{
 80067f6:	1101                	addi	sp,sp,-32
 80067f8:	ce22                	sw	s0,28(sp)
 80067fa:	1000                	addi	s0,sp,32
 80067fc:	fea42623          	sw	a0,-20(s0)
 8006800:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_DATA(Data));

    /* Write in the TXDATA register the data to be sent */
    QSPI_XIPx->TXDATA = Data;
 8006804:	fec42783          	lw	a5,-20(s0)
 8006808:	fe842703          	lw	a4,-24(s0)
 800680c:	c7b8                	sw	a4,72(a5)
}
 800680e:	0001                	nop
 8006810:	4472                	lw	s0,28(sp)
 8006812:	6105                	addi	sp,sp,32
 8006814:	8082                	ret

08006816 <QSPI_XIP_ReceiveData>:
  * \brief      QSPI_XIP receive data function.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \retval     The value of the received data.
  */
uint32_t QSPI_XIP_ReceiveData(QSPI_XIP_TypeDef* QSPI_XIPx)
{
 8006816:	1101                	addi	sp,sp,-32
 8006818:	ce22                	sw	s0,28(sp)
 800681a:	1000                	addi	s0,sp,32
 800681c:	fea42623          	sw	a0,-20(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));

    /* Return the data in the RXDATA register */
    return (uint32_t)(QSPI_XIPx->RXDATA);
 8006820:	fec42783          	lw	a5,-20(s0)
 8006824:	47fc                	lw	a5,76(a5)
}
 8006826:	853e                	mv	a0,a5
 8006828:	4472                	lw	s0,28(sp)
 800682a:	6105                	addi	sp,sp,32
 800682c:	8082                	ret

0800682e <USART_Init>:
  *         USART0, USART1.
  * \param  USART_InitStruct pointer to a USART_InitTypeDef structure
  *         that contains the configuration information for the specified USART periphera.
  */
void USART_Init(USART_TypeDef *USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800682e:	7139                	addi	sp,sp,-64
 8006830:	de22                	sw	s0,60(sp)
 8006832:	0080                	addi	s0,sp,64
 8006834:	fca42623          	sw	a0,-52(s0)
 8006838:	fcb42423          	sw	a1,-56(s0)
    assert_param(IS_USART_UART_TXCTRL_CFG_STOP_BIT(USART_InitStruct->USART_StopBits));
    assert_param(IS_USART_UART_TXCTRL_TXEN(USART_InitStruct->USART_TX_CTL));
    assert_param(IS_USART_UART_RXCTRL_RXEN(USART_InitStruct->USART_RX_CTL));
    assert_param(IS_USART_UART_SETUP_BIT_LENGTH(USART_InitStruct->USART_WordLength));
    assert_param(IS_USART_UART_SETUP_PARITY_EN(USART_InitStruct->USART_Parity));
    uint32_t version = USARTx->IP_VERSION;
 800683c:	fcc42783          	lw	a5,-52(s0)
 8006840:	0807a783          	lw	a5,128(a5)
 8006844:	fef42223          	sw	a5,-28(s0)
    uint32_t reg = 0U;
 8006848:	fe042623          	sw	zero,-20(s0)
    uint32_t integer_div = 0;
 800684c:	fe042023          	sw	zero,-32(s0)
    uint32_t fraction_div = 0;
 8006850:	fe042423          	sw	zero,-24(s0)
    float temp_div = 0.0;
 8006854:	fc042e23          	sw	zero,-36(s0)
    integer_div = SystemCoreClock / USART_InitStruct->USART_BaudRate - 1;
 8006858:	80c1a703          	lw	a4,-2036(gp) # 81177fc <SystemCoreClock>
 800685c:	fc842783          	lw	a5,-56(s0)
 8006860:	439c                	lw	a5,0(a5)
 8006862:	02f757b3          	divu	a5,a4,a5
 8006866:	17fd                	addi	a5,a5,-1
 8006868:	fef42023          	sw	a5,-32(s0)
    if(version > 0x010000) {
 800686c:	fe442703          	lw	a4,-28(s0)
 8006870:	67c1                	lui	a5,0x10
 8006872:	0ee7f663          	bgeu	a5,a4,800695e <USART_Init+0x130>
        temp_div = (float)(SystemCoreClock ) / USART_InitStruct->USART_BaudRate - 1;
 8006876:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 800687a:	d017f753          	fcvt.s.wu	fa4,a5
 800687e:	fc842783          	lw	a5,-56(s0)
 8006882:	439c                	lw	a5,0(a5)
 8006884:	d017f7d3          	fcvt.s.wu	fa5,a5
 8006888:	18f77753          	fdiv.s	fa4,fa4,fa5
 800688c:	a581a787          	flw	fa5,-1448(gp) # 8117a48 <_global_impure_ptr+0x58>
 8006890:	08f777d3          	fsub.s	fa5,fa4,fa5
 8006894:	fcf42e27          	fsw	fa5,-36(s0)
        temp_div = temp_div - (int)temp_div;
 8006898:	fdc42787          	flw	fa5,-36(s0)
 800689c:	c00797d3          	fcvt.w.s	a5,fa5,rtz
 80068a0:	d007f7d3          	fcvt.s.w	fa5,a5
 80068a4:	fdc42707          	flw	fa4,-36(s0)
 80068a8:	08f777d3          	fsub.s	fa5,fa4,fa5
 80068ac:	fcf42e27          	fsw	fa5,-36(s0)
        if (temp_div >= 0.875) {
 80068b0:	fdc42707          	flw	fa4,-36(s0)
 80068b4:	a5c1a787          	flw	fa5,-1444(gp) # 8117a4c <_global_impure_ptr+0x5c>
 80068b8:	a0e787d3          	fle.s	a5,fa5,fa4
 80068bc:	c789                	beqz	a5,80068c6 <USART_Init+0x98>
            fraction_div = 7;
 80068be:	479d                	li	a5,7
 80068c0:	fef42423          	sw	a5,-24(s0)
 80068c4:	a051                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.75) {
 80068c6:	fdc42707          	flw	fa4,-36(s0)
 80068ca:	a601a787          	flw	fa5,-1440(gp) # 8117a50 <_global_impure_ptr+0x60>
 80068ce:	a0e787d3          	fle.s	a5,fa5,fa4
 80068d2:	c789                	beqz	a5,80068dc <USART_Init+0xae>
            fraction_div = 6;
 80068d4:	4799                	li	a5,6
 80068d6:	fef42423          	sw	a5,-24(s0)
 80068da:	a0bd                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.625) {
 80068dc:	fdc42707          	flw	fa4,-36(s0)
 80068e0:	a641a787          	flw	fa5,-1436(gp) # 8117a54 <_global_impure_ptr+0x64>
 80068e4:	a0e787d3          	fle.s	a5,fa5,fa4
 80068e8:	c789                	beqz	a5,80068f2 <USART_Init+0xc4>
            fraction_div = 5;
 80068ea:	4795                	li	a5,5
 80068ec:	fef42423          	sw	a5,-24(s0)
 80068f0:	a8a1                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.5) {
 80068f2:	fdc42707          	flw	fa4,-36(s0)
 80068f6:	a681a787          	flw	fa5,-1432(gp) # 8117a58 <_global_impure_ptr+0x68>
 80068fa:	a0e787d3          	fle.s	a5,fa5,fa4
 80068fe:	c789                	beqz	a5,8006908 <USART_Init+0xda>
            fraction_div = 4;
 8006900:	4791                	li	a5,4
 8006902:	fef42423          	sw	a5,-24(s0)
 8006906:	a089                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.375) {
 8006908:	fdc42707          	flw	fa4,-36(s0)
 800690c:	a6c1a787          	flw	fa5,-1428(gp) # 8117a5c <_global_impure_ptr+0x6c>
 8006910:	a0e787d3          	fle.s	a5,fa5,fa4
 8006914:	c789                	beqz	a5,800691e <USART_Init+0xf0>
            fraction_div = 3;
 8006916:	478d                	li	a5,3
 8006918:	fef42423          	sw	a5,-24(s0)
 800691c:	a035                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.25) {
 800691e:	fdc42707          	flw	fa4,-36(s0)
 8006922:	a701a787          	flw	fa5,-1424(gp) # 8117a60 <_global_impure_ptr+0x70>
 8006926:	a0e787d3          	fle.s	a5,fa5,fa4
 800692a:	c789                	beqz	a5,8006934 <USART_Init+0x106>
            fraction_div = 2;
 800692c:	4789                	li	a5,2
 800692e:	fef42423          	sw	a5,-24(s0)
 8006932:	a819                	j	8006948 <USART_Init+0x11a>
        } else if (temp_div >= 0.125) {
 8006934:	fdc42707          	flw	fa4,-36(s0)
 8006938:	a741a787          	flw	fa5,-1420(gp) # 8117a64 <_global_impure_ptr+0x74>
 800693c:	a0e787d3          	fle.s	a5,fa5,fa4
 8006940:	c781                	beqz	a5,8006948 <USART_Init+0x11a>
            fraction_div = 1;
 8006942:	4785                	li	a5,1
 8006944:	fef42423          	sw	a5,-24(s0)
        }
        USARTx->DIV = ((integer_div << 3) | fraction_div);
 8006948:	fe042783          	lw	a5,-32(s0)
 800694c:	00379713          	slli	a4,a5,0x3
 8006950:	fe842783          	lw	a5,-24(s0)
 8006954:	8f5d                	or	a4,a4,a5
 8006956:	fcc42783          	lw	a5,-52(s0)
 800695a:	cf98                	sw	a4,24(a5)
 800695c:	a829                	j	8006976 <USART_Init+0x148>
    }
    else {
        USARTx->DIV = SystemCoreClock / USART_InitStruct->USART_BaudRate - 1;
 800695e:	80c1a703          	lw	a4,-2036(gp) # 81177fc <SystemCoreClock>
 8006962:	fc842783          	lw	a5,-56(s0)
 8006966:	439c                	lw	a5,0(a5)
 8006968:	02f757b3          	divu	a5,a4,a5
 800696c:	fff78713          	addi	a4,a5,-1 # ffff <__HEAP_SIZE+0xf7ff>
 8006970:	fcc42783          	lw	a5,-52(s0)
 8006974:	cf98                	sw	a4,24(a5)
    }
    
    /* Configure USARTx TXCTRL */
    reg = USARTx->TXCTRL;
 8006976:	fcc42783          	lw	a5,-52(s0)
 800697a:	479c                	lw	a5,8(a5)
 800697c:	fef42623          	sw	a5,-20(s0)
    reg &= ~(USART_TXCTRL_TXEN | USART_TXCTRL_CFG_STOP_BIT_MASK);
 8006980:	fec42783          	lw	a5,-20(s0)
 8006984:	9be1                	andi	a5,a5,-8
 8006986:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_TX_CTL | USART_InitStruct->USART_StopBits);
 800698a:	fc842783          	lw	a5,-56(s0)
 800698e:	4b98                	lw	a4,16(a5)
 8006990:	fc842783          	lw	a5,-56(s0)
 8006994:	479c                	lw	a5,8(a5)
 8006996:	8fd9                	or	a5,a5,a4
 8006998:	fec42703          	lw	a4,-20(s0)
 800699c:	8fd9                	or	a5,a5,a4
 800699e:	fef42623          	sw	a5,-20(s0)
    USARTx->TXCTRL = reg;
 80069a2:	fcc42783          	lw	a5,-52(s0)
 80069a6:	fec42703          	lw	a4,-20(s0)
 80069aa:	c798                	sw	a4,8(a5)

    /* Configure USARTx RXCTRL */
    reg = 0;
 80069ac:	fe042623          	sw	zero,-20(s0)
    reg = USARTx->RXCTRL;
 80069b0:	fcc42783          	lw	a5,-52(s0)
 80069b4:	47dc                	lw	a5,12(a5)
 80069b6:	fef42623          	sw	a5,-20(s0)
    reg &= ~USART_RXCTRL_RXEN;
 80069ba:	fec42783          	lw	a5,-20(s0)
 80069be:	9bf9                	andi	a5,a5,-2
 80069c0:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_RX_CTL);
 80069c4:	fc842783          	lw	a5,-56(s0)
 80069c8:	4bdc                	lw	a5,20(a5)
 80069ca:	fec42703          	lw	a4,-20(s0)
 80069ce:	8fd9                	or	a5,a5,a4
 80069d0:	fef42623          	sw	a5,-20(s0)
    USARTx->RXCTRL = reg;
 80069d4:	fcc42783          	lw	a5,-52(s0)
 80069d8:	fec42703          	lw	a4,-20(s0)
 80069dc:	c7d8                	sw	a4,12(a5)

    /* Configure USARTx SETUP */
    reg = 0;
 80069de:	fe042623          	sw	zero,-20(s0)
    reg = USARTx->SETUP;
 80069e2:	fcc42783          	lw	a5,-52(s0)
 80069e6:	4fdc                	lw	a5,28(a5)
 80069e8:	fef42623          	sw	a5,-20(s0)
    reg &= ~(USART_SETUP_BIT_LENGTH_MASK | USART_SETUP_PARITY_EN | USART_SETUP_PARITY_SEL | USART_SETUP_RTSE | USART_SETUP_CTSE |USART_SETUP_FRACTION_BAUD);
 80069ec:	fec42703          	lw	a4,-20(s0)
 80069f0:	fff7a7b7          	lui	a5,0xfff7a
 80069f4:	f8c78793          	addi	a5,a5,-116 # fff79f8c <_sp+0xf7e39f8c>
 80069f8:	8ff9                	and	a5,a5,a4
 80069fa:	fef42623          	sw	a5,-20(s0)
    if(version >= 0x010000) {
 80069fe:	fe442703          	lw	a4,-28(s0)
 8006a02:	67c1                	lui	a5,0x10
 8006a04:	00f76963          	bltu	a4,a5,8006a16 <USART_Init+0x1e8>
        reg |= USART_SETUP_FRACTION_BAUD;     
 8006a08:	fec42703          	lw	a4,-20(s0)
 8006a0c:	000807b7          	lui	a5,0x80
 8006a10:	8fd9                	or	a5,a5,a4
 8006a12:	fef42623          	sw	a5,-20(s0)
    }
    reg |= USART_SETUP_SEPARATE_EN_VAL(1);
 8006a16:	fec42783          	lw	a5,-20(s0)
 8006a1a:	0047e793          	ori	a5,a5,4
 8006a1e:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity | USART_InitStruct->USART_HardwareFlowControl |            USART_InitStruct->USART_DMA_EN | USART_InitStruct->USART_RX_DMA_EN | USART_InitStruct->USART_SEPARATE_EN);
 8006a22:	fc842783          	lw	a5,-56(s0)
 8006a26:	43d8                	lw	a4,4(a5)
 8006a28:	fc842783          	lw	a5,-56(s0)
 8006a2c:	47dc                	lw	a5,12(a5)
 8006a2e:	8f5d                	or	a4,a4,a5
 8006a30:	fc842783          	lw	a5,-56(s0)
 8006a34:	4f9c                	lw	a5,24(a5)
 8006a36:	8f5d                	or	a4,a4,a5
 8006a38:	fc842783          	lw	a5,-56(s0)
 8006a3c:	57dc                	lw	a5,44(a5)
 8006a3e:	8f5d                	or	a4,a4,a5
 8006a40:	fc842783          	lw	a5,-56(s0)
 8006a44:	5b9c                	lw	a5,48(a5)
 8006a46:	8f5d                	or	a4,a4,a5
 8006a48:	fc842783          	lw	a5,-56(s0)
 8006a4c:	5bdc                	lw	a5,52(a5)
 8006a4e:	8fd9                	or	a5,a5,a4
 8006a50:	fec42703          	lw	a4,-20(s0)
 8006a54:	8fd9                	or	a5,a5,a4
 8006a56:	fef42623          	sw	a5,-20(s0)
    
    USARTx->RX_IDLE = USART_InitStruct->USART_RX_IDLE_Timeout;
 8006a5a:	fc842783          	lw	a5,-56(s0)
 8006a5e:	4fd8                	lw	a4,28(a5)
 8006a60:	fcc42783          	lw	a5,-52(s0)
 8006a64:	c3f8                	sw	a4,68(a5)
    USARTx->RX_WM = USART_InitStruct->USART_RX_WM_Timeout;
 8006a66:	fc842783          	lw	a5,-56(s0)
 8006a6a:	5398                	lw	a4,32(a5)
 8006a6c:	fcc42783          	lw	a5,-52(s0)
 8006a70:	c7b8                	sw	a4,72(a5)
    USARTx->TX_DATASIZE = USART_InitStruct->USART_TX_Data_Size;
 8006a72:	fc842783          	lw	a5,-56(s0)
 8006a76:	53d8                	lw	a4,36(a5)
 8006a78:	fcc42783          	lw	a5,-52(s0)
 8006a7c:	cbf8                	sw	a4,84(a5)
    USARTx->RX_DATASIZE = USART_InitStruct->USART_RX_Data_Size;
 8006a7e:	fc842783          	lw	a5,-56(s0)
 8006a82:	5798                	lw	a4,40(a5)
 8006a84:	fcc42783          	lw	a5,-52(s0)
 8006a88:	cfb8                	sw	a4,88(a5)
    USARTx->SETUP = reg;
 8006a8a:	fcc42783          	lw	a5,-52(s0)
 8006a8e:	fec42703          	lw	a4,-20(s0)
 8006a92:	cfd8                	sw	a4,28(a5)
}
 8006a94:	0001                	nop
 8006a96:	5472                	lw	s0,60(sp)
 8006a98:	6121                	addi	sp,sp,64
 8006a9a:	8082                	ret

08006a9c <USART_StructInit>:
  * \brief  Fills each USART_InitStruct member with its default value.
  * \param  USART_InitStruct pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8006a9c:	1101                	addi	sp,sp,-32
 8006a9e:	ce22                	sw	s0,28(sp)
 8006aa0:	1000                	addi	s0,sp,32
 8006aa2:	fea42623          	sw	a0,-20(s0)
    /* USART_InitStruct members default value */
    USART_InitStruct->USART_BaudRate = 115200;
 8006aa6:	fec42783          	lw	a5,-20(s0)
 8006aaa:	6771                	lui	a4,0x1c
 8006aac:	20070713          	addi	a4,a4,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 8006ab0:	c398                	sw	a4,0(a5)
    USART_InitStruct->USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 8006ab2:	fec42783          	lw	a5,-20(s0)
 8006ab6:	03000713          	li	a4,48
 8006aba:	c3d8                	sw	a4,4(a5)
    USART_InitStruct->USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 8006abc:	fec42783          	lw	a5,-20(s0)
 8006ac0:	4709                	li	a4,2
 8006ac2:	c798                	sw	a4,8(a5)
    USART_InitStruct->USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 8006ac4:	fec42783          	lw	a5,-20(s0)
 8006ac8:	4705                	li	a4,1
 8006aca:	cb98                	sw	a4,16(a5)
    USART_InitStruct->USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 8006acc:	fec42783          	lw	a5,-20(s0)
 8006ad0:	4705                	li	a4,1
 8006ad2:	cbd8                	sw	a4,20(a5)
    USART_InitStruct->USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 8006ad4:	fec42783          	lw	a5,-20(s0)
 8006ad8:	0007a623          	sw	zero,12(a5) # 8000c <__HEAP_SIZE+0x7f80c>
    USART_InitStruct->USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE | USART_SETUP_CTSE_DISABLE;
 8006adc:	fec42783          	lw	a5,-20(s0)
 8006ae0:	0007ac23          	sw	zero,24(a5)
    USART_InitStruct->USART_RX_IDLE_Timeout = 0xFF;
 8006ae4:	fec42783          	lw	a5,-20(s0)
 8006ae8:	0ff00713          	li	a4,255
 8006aec:	cfd8                	sw	a4,28(a5)
    USART_InitStruct->USART_RX_WM_Timeout = 0xFF;
 8006aee:	fec42783          	lw	a5,-20(s0)
 8006af2:	0ff00713          	li	a4,255
 8006af6:	d398                	sw	a4,32(a5)
    USART_InitStruct->USART_TX_Data_Size = USART_TX_DATASIZE_NUM_BYTE;
 8006af8:	fec42783          	lw	a5,-20(s0)
 8006afc:	0207a223          	sw	zero,36(a5)
    USART_InitStruct->USART_RX_Data_Size = USART_RX_DATASIZE_NUM_BYTE;
 8006b00:	fec42783          	lw	a5,-20(s0)
 8006b04:	0207a423          	sw	zero,40(a5)
    USART_InitStruct->USART_DMA_EN = 0;
 8006b08:	fec42783          	lw	a5,-20(s0)
 8006b0c:	0207a623          	sw	zero,44(a5)
    USART_InitStruct->USART_RX_DMA_EN = 0 ;
 8006b10:	fec42783          	lw	a5,-20(s0)
 8006b14:	0207a823          	sw	zero,48(a5)
    USART_InitStruct->USART_SEPARATE_EN = 0;
 8006b18:	fec42783          	lw	a5,-20(s0)
 8006b1c:	0207aa23          	sw	zero,52(a5)
}
 8006b20:	0001                	nop
 8006b22:	4472                	lw	s0,28(sp)
 8006b24:	6105                	addi	sp,sp,32
 8006b26:	8082                	ret

08006b28 <USART_GetFlag>:
  *     \arg USART_STATUS_RX_BUSY
  * \retval SET: the specified USART flag is SET.
  * \retval RESET: the specified USART flag is RESET.
  */
FlagStatus USART_GetFlag(USART_TypeDef *USARTx, uint32_t USART_FLAG)
{
 8006b28:	1101                	addi	sp,sp,-32
 8006b2a:	ce22                	sw	s0,28(sp)
 8006b2c:	1000                	addi	s0,sp,32
 8006b2e:	fea42623          	sw	a0,-20(s0)
 8006b32:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));

    if (USARTx->STATUS & USART_FLAG) {
 8006b36:	fec42783          	lw	a5,-20(s0)
 8006b3a:	4bd8                	lw	a4,20(a5)
 8006b3c:	fe842783          	lw	a5,-24(s0)
 8006b40:	8ff9                	and	a5,a5,a4
 8006b42:	c399                	beqz	a5,8006b48 <USART_GetFlag+0x20>
        return SET;
 8006b44:	4785                	li	a5,1
 8006b46:	a011                	j	8006b4a <USART_GetFlag+0x22>
    } else {
        return RESET;
 8006b48:	4781                	li	a5,0
    }
}
 8006b4a:	853e                	mv	a0,a5
 8006b4c:	4472                	lw	s0,28(sp)
 8006b4e:	6105                	addi	sp,sp,32
 8006b50:	8082                	ret

08006b52 <USART_SendData>:
  * \brief  Transmits single data through the USARTx peripheral.
  * \param  USARTx where x can be 0, 1 to select the USART peripheral.
  * \param  Data the data to transmit.
  */
void USART_SendData(USART_TypeDef *USARTx, uint8_t Data)
{
 8006b52:	1101                	addi	sp,sp,-32
 8006b54:	ce22                	sw	s0,28(sp)
 8006b56:	1000                	addi	s0,sp,32
 8006b58:	fea42623          	sw	a0,-20(s0)
 8006b5c:	87ae                	mv	a5,a1
 8006b5e:	fef405a3          	sb	a5,-21(s0)
    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));
    assert_param(IS_USART_DATA(Data));

    while (USARTx->STATUS & USART_STATUS_FULL);
 8006b62:	0001                	nop
 8006b64:	fec42783          	lw	a5,-20(s0)
 8006b68:	4bd8                	lw	a4,20(a5)
 8006b6a:	6791                	lui	a5,0x4
 8006b6c:	8ff9                	and	a5,a5,a4
 8006b6e:	fbfd                	bnez	a5,8006b64 <USART_SendData+0x12>
    USARTx->TXDATA = Data & 0xFF;
 8006b70:	feb44703          	lbu	a4,-21(s0)
 8006b74:	fec42783          	lw	a5,-20(s0)
 8006b78:	c398                	sw	a4,0(a5)
}
 8006b7a:	0001                	nop
 8006b7c:	4472                	lw	s0,28(sp)
 8006b7e:	6105                	addi	sp,sp,32
 8006b80:	8082                	ret

08006b82 <USART_ReceiveData>:
  * \brief  Returns the most recent received data by the USARTx peripheral.
  * \param  USARTx: where x can be 0, 1 to select the USART peripheral.
  * \return the received data.
  */
uint8_t USART_ReceiveData(USART_TypeDef *USARTx)
{
 8006b82:	7179                	addi	sp,sp,-48
 8006b84:	d622                	sw	s0,44(sp)
 8006b86:	1800                	addi	s0,sp,48
 8006b88:	fca42e23          	sw	a0,-36(s0)

    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));

    do {
        reg = USARTx->STATUS;
 8006b8c:	fdc42783          	lw	a5,-36(s0)
 8006b90:	4bdc                	lw	a5,20(a5)
 8006b92:	fef42623          	sw	a5,-20(s0)
    }
    while (reg & USART_STATUS_EMPTY);
 8006b96:	fec42703          	lw	a4,-20(s0)
 8006b9a:	67a1                	lui	a5,0x8
 8006b9c:	8ff9                	and	a5,a5,a4
 8006b9e:	f7fd                	bnez	a5,8006b8c <USART_ReceiveData+0xa>
    return (uint8_t)(USARTx->RXDATA & 0xFF);
 8006ba0:	fdc42783          	lw	a5,-36(s0)
 8006ba4:	43dc                	lw	a5,4(a5)
 8006ba6:	0ff7f793          	zext.b	a5,a5
}
 8006baa:	853e                	mv	a0,a5
 8006bac:	5432                	lw	s0,44(sp)
 8006bae:	6145                	addi	sp,sp,48
 8006bb0:	8082                	ret

08006bb2 <_close>:

#undef errno
extern int errno;

__WEAK int _close(int fd)
{
 8006bb2:	1101                	addi	sp,sp,-32
 8006bb4:	ce22                	sw	s0,28(sp)
 8006bb6:	1000                	addi	s0,sp,32
 8006bb8:	fea42623          	sw	a0,-20(s0)
    errno = EBADF;
 8006bbc:	081197b7          	lui	a5,0x8119
 8006bc0:	4725                	li	a4,9
 8006bc2:	0ce7ac23          	sw	a4,216(a5) # 81190d8 <errno>
    return -1;
 8006bc6:	57fd                	li	a5,-1
}
 8006bc8:	853e                	mv	a0,a5
 8006bca:	4472                	lw	s0,28(sp)
 8006bcc:	6105                	addi	sp,sp,32
 8006bce:	8082                	ret

08006bd0 <_fstat>:

#undef errno
extern int errno;

__WEAK int _fstat(int file, struct stat* st)
{
 8006bd0:	1101                	addi	sp,sp,-32
 8006bd2:	ce22                	sw	s0,28(sp)
 8006bd4:	1000                	addi	s0,sp,32
 8006bd6:	fea42623          	sw	a0,-20(s0)
 8006bda:	feb42423          	sw	a1,-24(s0)
    if ((STDOUT_FILENO == file) || (STDERR_FILENO == file)) {
 8006bde:	fec42703          	lw	a4,-20(s0)
 8006be2:	4785                	li	a5,1
 8006be4:	00f70763          	beq	a4,a5,8006bf2 <_fstat+0x22>
 8006be8:	fec42703          	lw	a4,-20(s0)
 8006bec:	4789                	li	a5,2
 8006bee:	00f71863          	bne	a4,a5,8006bfe <_fstat+0x2e>
        st->st_mode = S_IFCHR;
 8006bf2:	fe842783          	lw	a5,-24(s0)
 8006bf6:	6709                	lui	a4,0x2
 8006bf8:	c3d8                	sw	a4,4(a5)
        return 0;
 8006bfa:	4781                	li	a5,0
 8006bfc:	a039                	j	8006c0a <_fstat+0x3a>
    } else {
        errno = EBADF;
 8006bfe:	081197b7          	lui	a5,0x8119
 8006c02:	4725                	li	a4,9
 8006c04:	0ce7ac23          	sw	a4,216(a5) # 81190d8 <errno>
        return -1;
 8006c08:	57fd                	li	a5,-1
    }
}
 8006c0a:	853e                	mv	a0,a5
 8006c0c:	4472                	lw	s0,28(sp)
 8006c0e:	6105                	addi	sp,sp,32
 8006c10:	8082                	ret

08006c12 <_isatty>:
/* See LICENSE of license details. */
#include "nuclei_sdk_soc.h"
#include <unistd.h>

__WEAK int _isatty(int fd)
{
 8006c12:	1101                	addi	sp,sp,-32
 8006c14:	ce22                	sw	s0,28(sp)
 8006c16:	1000                	addi	s0,sp,32
 8006c18:	fea42623          	sw	a0,-20(s0)
    return 1;
 8006c1c:	4785                	li	a5,1
}
 8006c1e:	853e                	mv	a0,a5
 8006c20:	4472                	lw	s0,28(sp)
 8006c22:	6105                	addi	sp,sp,32
 8006c24:	8082                	ret

08006c26 <_lseek>:

#undef errno
extern int errno;

__WEAK int _lseek(int file, int offset, int whence)
{
 8006c26:	1101                	addi	sp,sp,-32
 8006c28:	ce22                	sw	s0,28(sp)
 8006c2a:	1000                	addi	s0,sp,32
 8006c2c:	fea42623          	sw	a0,-20(s0)
 8006c30:	feb42423          	sw	a1,-24(s0)
 8006c34:	fec42223          	sw	a2,-28(s0)
    return 0;
 8006c38:	4781                	li	a5,0
}
 8006c3a:	853e                	mv	a0,a5
 8006c3c:	4472                	lw	s0,28(sp)
 8006c3e:	6105                	addi	sp,sp,32
 8006c40:	8082                	ret

08006c42 <getchar>:
#include "nuclei_sdk_hal.h"

#undef getchar

int getchar(void)
{
 8006c42:	1101                	addi	sp,sp,-32
 8006c44:	ce06                	sw	ra,28(sp)
 8006c46:	cc22                	sw	s0,24(sp)
 8006c48:	1000                	addi	s0,sp,32
    int dat;

    dat = (int)USART_ReceiveData(SOC_DEBUG_USART);
 8006c4a:	18000537          	lui	a0,0x18000
 8006c4e:	3f15                	jal	8006b82 <USART_ReceiveData>
 8006c50:	87aa                	mv	a5,a0
 8006c52:	fef42623          	sw	a5,-20(s0)
#ifdef UART_AUTO_ECHO
    USART_SendData(SOC_DEBUG_USART, (uint8_t)dat);
#endif
    return dat;
 8006c56:	fec42783          	lw	a5,-20(s0)
}
 8006c5a:	853e                	mv	a0,a5
 8006c5c:	40f2                	lw	ra,28(sp)
 8006c5e:	4462                	lw	s0,24(sp)
 8006c60:	6105                	addi	sp,sp,32
 8006c62:	8082                	ret

08006c64 <_read>:

__WEAK ssize_t _read(int fd, void* ptr, size_t len)
{
 8006c64:	7179                	addi	sp,sp,-48
 8006c66:	d606                	sw	ra,44(sp)
 8006c68:	d422                	sw	s0,40(sp)
 8006c6a:	1800                	addi	s0,sp,48
 8006c6c:	fca42e23          	sw	a0,-36(s0)
 8006c70:	fcb42c23          	sw	a1,-40(s0)
 8006c74:	fcc42a23          	sw	a2,-44(s0)
    if (fd != STDIN_FILENO) {
 8006c78:	fdc42783          	lw	a5,-36(s0)
 8006c7c:	c399                	beqz	a5,8006c82 <_read+0x1e>
        return -1;
 8006c7e:	57fd                	li	a5,-1
 8006c80:	a8b9                	j	8006cde <_read+0x7a>
    }
    ssize_t cnt = 0;
 8006c82:	fe042623          	sw	zero,-20(s0)
    uint8_t* readbuf = (uint8_t*)ptr;
 8006c86:	fd842783          	lw	a5,-40(s0)
 8006c8a:	fef42423          	sw	a5,-24(s0)
    for (cnt = 0; cnt < len; cnt ++) {
 8006c8e:	fe042623          	sw	zero,-20(s0)
 8006c92:	a835                	j	8006cce <_read+0x6a>
        readbuf[cnt] = getchar();
 8006c94:	377d                	jal	8006c42 <getchar>
 8006c96:	86aa                	mv	a3,a0
 8006c98:	fec42783          	lw	a5,-20(s0)
 8006c9c:	fe842703          	lw	a4,-24(s0)
 8006ca0:	97ba                	add	a5,a5,a4
 8006ca2:	0ff6f713          	zext.b	a4,a3
 8006ca6:	00e78023          	sb	a4,0(a5)
        /* Return partial buffer if we get EOL */
        if (readbuf[cnt] == '\n') {
 8006caa:	fec42783          	lw	a5,-20(s0)
 8006cae:	fe842703          	lw	a4,-24(s0)
 8006cb2:	97ba                	add	a5,a5,a4
 8006cb4:	0007c703          	lbu	a4,0(a5)
 8006cb8:	47a9                	li	a5,10
 8006cba:	00f71563          	bne	a4,a5,8006cc4 <_read+0x60>
            return cnt;
 8006cbe:	fec42783          	lw	a5,-20(s0)
 8006cc2:	a831                	j	8006cde <_read+0x7a>
    for (cnt = 0; cnt < len; cnt ++) {
 8006cc4:	fec42783          	lw	a5,-20(s0)
 8006cc8:	0785                	addi	a5,a5,1
 8006cca:	fef42623          	sw	a5,-20(s0)
 8006cce:	fec42783          	lw	a5,-20(s0)
 8006cd2:	fd442703          	lw	a4,-44(s0)
 8006cd6:	fae7efe3          	bltu	a5,a4,8006c94 <_read+0x30>
        }
    }

    return cnt;
 8006cda:	fec42783          	lw	a5,-20(s0)
}
 8006cde:	853e                	mv	a0,a5
 8006ce0:	50b2                	lw	ra,44(sp)
 8006ce2:	5422                	lw	s0,40(sp)
 8006ce4:	6145                	addi	sp,sp,48
 8006ce6:	8082                	ret

08006ce8 <_sbrk>:
#include <stdint.h>
#include <stddef.h>
#include <unistd.h>

__WEAK void* _sbrk(ptrdiff_t incr)
{
 8006ce8:	1101                	addi	sp,sp,-32
 8006cea:	ce22                	sw	s0,28(sp)
 8006cec:	1000                	addi	s0,sp,32
 8006cee:	fea42623          	sw	a0,-20(s0)
    extern char __heap_start[];
    extern char __heap_end[];
    static char* curbrk = __heap_start;

    if ((curbrk + incr < __heap_start) || (curbrk + incr > __heap_end)) {
 8006cf2:	081177b7          	lui	a5,0x8117
 8006cf6:	7f87a703          	lw	a4,2040(a5) # 81177f8 <curbrk.0>
 8006cfa:	fec42783          	lw	a5,-20(s0)
 8006cfe:	973e                	add	a4,a4,a5
 8006d00:	081287b7          	lui	a5,0x8128
 8006d04:	69078793          	addi	a5,a5,1680 # 8128690 <__heap_start>
 8006d08:	00f76f63          	bltu	a4,a5,8006d26 <_sbrk+0x3e>
 8006d0c:	081177b7          	lui	a5,0x8117
 8006d10:	7f87a703          	lw	a4,2040(a5) # 81177f8 <curbrk.0>
 8006d14:	fec42783          	lw	a5,-20(s0)
 8006d18:	973e                	add	a4,a4,a5
 8006d1a:	081407b7          	lui	a5,0x8140
 8006d1e:	80078793          	addi	a5,a5,-2048 # 813f800 <__heap_end>
 8006d22:	00e7f463          	bgeu	a5,a4,8006d2a <_sbrk+0x42>
        return (void*)(-1);
 8006d26:	57fd                	li	a5,-1
 8006d28:	a02d                	j	8006d52 <_sbrk+0x6a>
    }

    curbrk += incr;
 8006d2a:	081177b7          	lui	a5,0x8117
 8006d2e:	7f87a703          	lw	a4,2040(a5) # 81177f8 <curbrk.0>
 8006d32:	fec42783          	lw	a5,-20(s0)
 8006d36:	973e                	add	a4,a4,a5
 8006d38:	081177b7          	lui	a5,0x8117
 8006d3c:	7ee7ac23          	sw	a4,2040(a5) # 81177f8 <curbrk.0>
    return (void*)(curbrk - incr);
 8006d40:	081177b7          	lui	a5,0x8117
 8006d44:	7f87a703          	lw	a4,2040(a5) # 81177f8 <curbrk.0>
 8006d48:	fec42783          	lw	a5,-20(s0)
 8006d4c:	40f007b3          	neg	a5,a5
 8006d50:	97ba                	add	a5,a5,a4
}
 8006d52:	853e                	mv	a0,a5
 8006d54:	4472                	lw	s0,28(sp)
 8006d56:	6105                	addi	sp,sp,32
 8006d58:	8082                	ret

08006d5a <putchar>:
#include <nuclei_sdk_hal.h>

#undef putchar

int putchar(int dat)
{
 8006d5a:	1101                	addi	sp,sp,-32
 8006d5c:	ce06                	sw	ra,28(sp)
 8006d5e:	cc22                	sw	s0,24(sp)
 8006d60:	1000                	addi	s0,sp,32
 8006d62:	fea42623          	sw	a0,-20(s0)
    if (dat == '\n') {
 8006d66:	fec42703          	lw	a4,-20(s0)
 8006d6a:	47a9                	li	a5,10
 8006d6c:	00f71663          	bne	a4,a5,8006d78 <putchar+0x1e>
        USART_SendData(SOC_DEBUG_USART, '\r');
 8006d70:	45b5                	li	a1,13
 8006d72:	18000537          	lui	a0,0x18000
 8006d76:	3bf1                	jal	8006b52 <USART_SendData>
    }
    USART_SendData(SOC_DEBUG_USART, dat);
 8006d78:	fec42783          	lw	a5,-20(s0)
 8006d7c:	0ff7f793          	zext.b	a5,a5
 8006d80:	85be                	mv	a1,a5
 8006d82:	18000537          	lui	a0,0x18000
 8006d86:	33f1                	jal	8006b52 <USART_SendData>
    return dat;
 8006d88:	fec42783          	lw	a5,-20(s0)
}
 8006d8c:	853e                	mv	a0,a5
 8006d8e:	40f2                	lw	ra,28(sp)
 8006d90:	4462                	lw	s0,24(sp)
 8006d92:	6105                	addi	sp,sp,32
 8006d94:	8082                	ret

08006d96 <_write>:

__WEAK ssize_t _write(int fd, const void* ptr, size_t len)
{
 8006d96:	7179                	addi	sp,sp,-48
 8006d98:	d606                	sw	ra,44(sp)
 8006d9a:	d422                	sw	s0,40(sp)
 8006d9c:	1800                	addi	s0,sp,48
 8006d9e:	fca42e23          	sw	a0,-36(s0)
 8006da2:	fcb42c23          	sw	a1,-40(s0)
 8006da6:	fcc42a23          	sw	a2,-44(s0)
    if (!isatty(fd)) {
 8006daa:	fdc42503          	lw	a0,-36(s0)
 8006dae:	0590f0ef          	jal	ra,8016606 <isatty>
 8006db2:	87aa                	mv	a5,a0
 8006db4:	e399                	bnez	a5,8006dba <_write+0x24>
        return -1;
 8006db6:	57fd                	li	a5,-1
 8006db8:	a835                	j	8006df4 <_write+0x5e>
    }

    const uint8_t* writebuf = (const uint8_t*)ptr;
 8006dba:	fd842783          	lw	a5,-40(s0)
 8006dbe:	fef42423          	sw	a5,-24(s0)
    for (size_t i = 0; i < len; i++) {
 8006dc2:	fe042623          	sw	zero,-20(s0)
 8006dc6:	a839                	j	8006de4 <_write+0x4e>
        putchar((int)writebuf[i]);
 8006dc8:	fe842703          	lw	a4,-24(s0)
 8006dcc:	fec42783          	lw	a5,-20(s0)
 8006dd0:	97ba                	add	a5,a5,a4
 8006dd2:	0007c783          	lbu	a5,0(a5)
 8006dd6:	853e                	mv	a0,a5
 8006dd8:	3749                	jal	8006d5a <putchar>
    for (size_t i = 0; i < len; i++) {
 8006dda:	fec42783          	lw	a5,-20(s0)
 8006dde:	0785                	addi	a5,a5,1
 8006de0:	fef42623          	sw	a5,-20(s0)
 8006de4:	fec42703          	lw	a4,-20(s0)
 8006de8:	fd442783          	lw	a5,-44(s0)
 8006dec:	fcf76ee3          	bltu	a4,a5,8006dc8 <_write+0x32>
    }
    return len;
 8006df0:	fd442783          	lw	a5,-44(s0)
}
 8006df4:	853e                	mv	a0,a5
 8006df6:	50b2                	lw	ra,44(sp)
 8006df8:	5422                	lw	s0,40(sp)
 8006dfa:	6145                	addi	sp,sp,48
 8006dfc:	8082                	ret

08006dfe <measure_cpu_freq>:
{
    return (uint64_t)SOC_TIMER_FREQ;
}

uint32_t measure_cpu_freq(uint32_t n)
{
 8006dfe:	7169                	addi	sp,sp,-304
 8006e00:	12112623          	sw	ra,300(sp)
 8006e04:	12812423          	sw	s0,296(sp)
 8006e08:	12912223          	sw	s1,292(sp)
 8006e0c:	13212023          	sw	s2,288(sp)
 8006e10:	11312e23          	sw	s3,284(sp)
 8006e14:	11412c23          	sw	s4,280(sp)
 8006e18:	11512a23          	sw	s5,276(sp)
 8006e1c:	11612823          	sw	s6,272(sp)
 8006e20:	11712623          	sw	s7,268(sp)
 8006e24:	11812423          	sw	s8,264(sp)
 8006e28:	11912223          	sw	s9,260(sp)
 8006e2c:	11a12023          	sw	s10,256(sp)
 8006e30:	dfee                	sw	s11,252(sp)
 8006e32:	1a00                	addi	s0,sp,304
 8006e34:	eca42e23          	sw	a0,-292(s0)
    return (uint64_t)SOC_TIMER_FREQ;
 8006e38:	6521                	lui	a0,0x8
 8006e3a:	4581                	li	a1,0
    uint32_t start_mcycle, delta_mcycle;
    uint32_t start_mtime, delta_mtime;
    uint64_t mtime_freq = get_timer_freq();
 8006e3c:	faa42c23          	sw	a0,-72(s0)
 8006e40:	fab42e23          	sw	a1,-68(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006e44:	000305b7          	lui	a1,0x30
 8006e48:	f8b42c23          	sw	a1,-104(s0)
    high0 = __LW(addr + 4);
 8006e4c:	f9842583          	lw	a1,-104(s0)
 8006e50:	0591                	addi	a1,a1,4
 8006e52:	f8b42a23          	sw	a1,-108(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e56:	f9442583          	lw	a1,-108(s0)
 8006e5a:	418c                	lw	a1,0(a1)
 8006e5c:	f8b42823          	sw	a1,-112(s0)
    return result;
 8006e60:	f9042583          	lw	a1,-112(s0)
 8006e64:	eeb42a23          	sw	a1,-268(s0)
 8006e68:	f9842583          	lw	a1,-104(s0)
 8006e6c:	f8b42623          	sw	a1,-116(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e70:	f8c42583          	lw	a1,-116(s0)
 8006e74:	418c                	lw	a1,0(a1)
 8006e76:	f8b42423          	sw	a1,-120(s0)
    return result;
 8006e7a:	f8842583          	lw	a1,-120(s0)
    low = __LW(addr);
 8006e7e:	eeb42823          	sw	a1,-272(s0)
    high = __LW(addr + 4);
 8006e82:	f9842583          	lw	a1,-104(s0)
 8006e86:	0591                	addi	a1,a1,4
 8006e88:	f8b42223          	sw	a1,-124(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e8c:	f8442583          	lw	a1,-124(s0)
 8006e90:	418c                	lw	a1,0(a1)
 8006e92:	f8b42023          	sw	a1,-128(s0)
    return result;
 8006e96:	f8042583          	lw	a1,-128(s0)
 8006e9a:	eeb42623          	sw	a1,-276(s0)
    if (high0 != high) {
 8006e9e:	ef442503          	lw	a0,-268(s0)
 8006ea2:	eec42583          	lw	a1,-276(s0)
 8006ea6:	00b50f63          	beq	a0,a1,8006ec4 <measure_cpu_freq+0xc6>
 8006eaa:	f9842583          	lw	a1,-104(s0)
 8006eae:	f6b42e23          	sw	a1,-132(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006eb2:	f7c42583          	lw	a1,-132(s0)
 8006eb6:	418c                	lw	a1,0(a1)
 8006eb8:	f6b42c23          	sw	a1,-136(s0)
    return result;
 8006ebc:	f7842583          	lw	a1,-136(s0)
        low = __LW(addr);
 8006ec0:	eeb42823          	sw	a1,-272(s0)
    full = (((uint64_t)high) << 32) | low;
 8006ec4:	eec42583          	lw	a1,-276(s0)
 8006ec8:	8d2e                	mv	s10,a1
 8006eca:	4d81                	li	s11,0
 8006ecc:	000d1393          	slli	t2,s10,0x0
 8006ed0:	4301                	li	t1,0
 8006ed2:	ef042583          	lw	a1,-272(s0)
 8006ed6:	8a2e                	mv	s4,a1
 8006ed8:	4a81                	li	s5,0
 8006eda:	014365b3          	or	a1,t1,s4
 8006ede:	f6b42823          	sw	a1,-144(s0)
 8006ee2:	0153e5b3          	or	a1,t2,s5
 8006ee6:	f6b42a23          	sw	a1,-140(s0)
    return full;
 8006eea:	f7042503          	lw	a0,-144(s0)
 8006eee:	f7442583          	lw	a1,-140(s0)

    uint32_t tmp = (uint32_t)SysTimer_GetLoadValue();
 8006ef2:	faa42a23          	sw	a0,-76(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006ef6:	000305b7          	lui	a1,0x30
 8006efa:	f6b42623          	sw	a1,-148(s0)
    high0 = __LW(addr + 4);
 8006efe:	f6c42583          	lw	a1,-148(s0)
 8006f02:	0591                	addi	a1,a1,4
 8006f04:	f6b42423          	sw	a1,-152(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006f08:	f6842583          	lw	a1,-152(s0)
 8006f0c:	418c                	lw	a1,0(a1)
 8006f0e:	f6b42223          	sw	a1,-156(s0)
    return result;
 8006f12:	f6442583          	lw	a1,-156(s0)
 8006f16:	f0b42023          	sw	a1,-256(s0)
 8006f1a:	f6c42583          	lw	a1,-148(s0)
 8006f1e:	f6b42023          	sw	a1,-160(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006f22:	f6042583          	lw	a1,-160(s0)
 8006f26:	418c                	lw	a1,0(a1)
 8006f28:	f4b42e23          	sw	a1,-164(s0)
    return result;
 8006f2c:	f5c42583          	lw	a1,-164(s0)
    low = __LW(addr);
 8006f30:	eeb42e23          	sw	a1,-260(s0)
    high = __LW(addr + 4);
 8006f34:	f6c42583          	lw	a1,-148(s0)
 8006f38:	0591                	addi	a1,a1,4
 8006f3a:	f4b42c23          	sw	a1,-168(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006f3e:	f5842583          	lw	a1,-168(s0)
 8006f42:	418c                	lw	a1,0(a1)
 8006f44:	f4b42a23          	sw	a1,-172(s0)
    return result;
 8006f48:	f5442583          	lw	a1,-172(s0)
 8006f4c:	eeb42c23          	sw	a1,-264(s0)
    if (high0 != high) {
 8006f50:	f0042503          	lw	a0,-256(s0)
 8006f54:	ef842583          	lw	a1,-264(s0)
 8006f58:	00b50f63          	beq	a0,a1,8006f76 <measure_cpu_freq+0x178>
 8006f5c:	f6c42583          	lw	a1,-148(s0)
 8006f60:	f4b42823          	sw	a1,-176(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006f64:	f5042583          	lw	a1,-176(s0)
 8006f68:	418c                	lw	a1,0(a1)
 8006f6a:	f4b42623          	sw	a1,-180(s0)
    return result;
 8006f6e:	f4c42583          	lw	a1,-180(s0)
        low = __LW(addr);
 8006f72:	eeb42e23          	sw	a1,-260(s0)
    full = (((uint64_t)high) << 32) | low;
 8006f76:	ef842583          	lw	a1,-264(s0)
 8006f7a:	8c2e                	mv	s8,a1
 8006f7c:	4c81                	li	s9,0
 8006f7e:	000c1893          	slli	a7,s8,0x0
 8006f82:	4801                	li	a6,0
 8006f84:	efc42583          	lw	a1,-260(s0)
 8006f88:	892e                	mv	s2,a1
 8006f8a:	4981                	li	s3,0
 8006f8c:	012865b3          	or	a1,a6,s2
 8006f90:	f4b42023          	sw	a1,-192(s0)
 8006f94:	0138e5b3          	or	a1,a7,s3
 8006f98:	f4b42223          	sw	a1,-188(s0)
    return full;
 8006f9c:	f4042503          	lw	a0,-192(s0)
 8006fa0:	f4442583          	lw	a1,-188(s0)
    do {
        start_mtime = (uint32_t)SysTimer_GetLoadValue();
 8006fa4:	faa42823          	sw	a0,-80(s0)
        start_mcycle = __RV_CSR_READ(CSR_MCYCLE);
 8006fa8:	b00025f3          	csrr	a1,mcycle
 8006fac:	fab42623          	sw	a1,-84(s0)
 8006fb0:	fac42583          	lw	a1,-84(s0)
 8006fb4:	fab42423          	sw	a1,-88(s0)
    } while (start_mtime == tmp);
 8006fb8:	fb042503          	lw	a0,-80(s0)
 8006fbc:	fb442583          	lw	a1,-76(s0)
 8006fc0:	f2b50be3          	beq	a0,a1,8006ef6 <measure_cpu_freq+0xf8>
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006fc4:	000305b7          	lui	a1,0x30
 8006fc8:	f2b42e23          	sw	a1,-196(s0)
    high0 = __LW(addr + 4);
 8006fcc:	f3c42583          	lw	a1,-196(s0)
 8006fd0:	0591                	addi	a1,a1,4
 8006fd2:	f2b42c23          	sw	a1,-200(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006fd6:	f3842583          	lw	a1,-200(s0)
 8006fda:	418c                	lw	a1,0(a1)
 8006fdc:	f2b42a23          	sw	a1,-204(s0)
    return result;
 8006fe0:	f3442583          	lw	a1,-204(s0)
 8006fe4:	f0b42623          	sw	a1,-244(s0)
 8006fe8:	f3c42583          	lw	a1,-196(s0)
 8006fec:	f2b42823          	sw	a1,-208(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006ff0:	f3042583          	lw	a1,-208(s0)
 8006ff4:	418c                	lw	a1,0(a1)
 8006ff6:	f2b42623          	sw	a1,-212(s0)
    return result;
 8006ffa:	f2c42583          	lw	a1,-212(s0)
    low = __LW(addr);
 8006ffe:	f0b42423          	sw	a1,-248(s0)
    high = __LW(addr + 4);
 8007002:	f3c42583          	lw	a1,-196(s0)
 8007006:	0591                	addi	a1,a1,4
 8007008:	f2b42423          	sw	a1,-216(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 800700c:	f2842583          	lw	a1,-216(s0)
 8007010:	418c                	lw	a1,0(a1)
 8007012:	f2b42223          	sw	a1,-220(s0)
    return result;
 8007016:	f2442583          	lw	a1,-220(s0)
 800701a:	f0b42223          	sw	a1,-252(s0)
    if (high0 != high) {
 800701e:	f0c42503          	lw	a0,-244(s0)
 8007022:	f0442583          	lw	a1,-252(s0)
 8007026:	00b50f63          	beq	a0,a1,8007044 <measure_cpu_freq+0x246>
 800702a:	f3c42583          	lw	a1,-196(s0)
 800702e:	f2b42023          	sw	a1,-224(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8007032:	f2042583          	lw	a1,-224(s0)
 8007036:	418c                	lw	a1,0(a1)
 8007038:	f0b42e23          	sw	a1,-228(s0)
    return result;
 800703c:	f1c42583          	lw	a1,-228(s0)
        low = __LW(addr);
 8007040:	f0b42423          	sw	a1,-248(s0)
    full = (((uint64_t)high) << 32) | low;
 8007044:	f0442583          	lw	a1,-252(s0)
 8007048:	8b2e                	mv	s6,a1
 800704a:	4b81                	li	s7,0
 800704c:	000b1693          	slli	a3,s6,0x0
 8007050:	4601                	li	a2,0
 8007052:	f0842583          	lw	a1,-248(s0)
 8007056:	8f2e                	mv	t5,a1
 8007058:	4f81                	li	t6,0
 800705a:	01e665b3          	or	a1,a2,t5
 800705e:	f0b42823          	sw	a1,-240(s0)
 8007062:	01f6e5b3          	or	a1,a3,t6
 8007066:	f0b42a23          	sw	a1,-236(s0)
    return full;
 800706a:	f1042503          	lw	a0,-240(s0)
 800706e:	f1442583          	lw	a1,-236(s0)

    do {
        delta_mtime = (uint32_t)SysTimer_GetLoadValue() - start_mtime;
 8007072:	fb042583          	lw	a1,-80(s0)
 8007076:	40b505b3          	sub	a1,a0,a1
 800707a:	fab42223          	sw	a1,-92(s0)
    } while (delta_mtime < n);
 800707e:	fa442503          	lw	a0,-92(s0)
 8007082:	edc42583          	lw	a1,-292(s0)
 8007086:	f2b56fe3          	bltu	a0,a1,8006fc4 <measure_cpu_freq+0x1c6>

    delta_mcycle = __RV_CSR_READ(CSR_MCYCLE) - start_mcycle;
 800708a:	b00026f3          	csrr	a3,mcycle
 800708e:	fad42023          	sw	a3,-96(s0)
 8007092:	fa042603          	lw	a2,-96(s0)
 8007096:	fa842683          	lw	a3,-88(s0)
 800709a:	40d606b3          	sub	a3,a2,a3
 800709e:	f8d42e23          	sw	a3,-100(s0)

    return (delta_mcycle / delta_mtime) * mtime_freq
 80070a2:	f9c42603          	lw	a2,-100(s0)
 80070a6:	fa442683          	lw	a3,-92(s0)
 80070aa:	02d65633          	divu	a2,a2,a3
           + ((delta_mcycle % delta_mtime) * mtime_freq) / delta_mtime;
 80070ae:	fb842683          	lw	a3,-72(s0)
 80070b2:	02d604b3          	mul	s1,a2,a3
 80070b6:	f9c42603          	lw	a2,-100(s0)
 80070ba:	fa442683          	lw	a3,-92(s0)
 80070be:	02d676b3          	remu	a3,a2,a3
 80070c2:	8736                	mv	a4,a3
 80070c4:	4781                	li	a5,0
 80070c6:	fb842683          	lw	a3,-72(s0)
 80070ca:	02f68633          	mul	a2,a3,a5
 80070ce:	fbc42683          	lw	a3,-68(s0)
 80070d2:	02e686b3          	mul	a3,a3,a4
 80070d6:	9636                	add	a2,a2,a3
 80070d8:	fb842683          	lw	a3,-72(s0)
 80070dc:	02e685b3          	mul	a1,a3,a4
 80070e0:	02e6beb3          	mulhu	t4,a3,a4
 80070e4:	8e2e                	mv	t3,a1
 80070e6:	01d607b3          	add	a5,a2,t4
 80070ea:	8ebe                	mv	t4,a5
 80070ec:	fa442783          	lw	a5,-92(s0)
 80070f0:	ecf42823          	sw	a5,-304(s0)
 80070f4:	ec042a23          	sw	zero,-300(s0)
 80070f8:	ed042603          	lw	a2,-304(s0)
 80070fc:	ed442683          	lw	a3,-300(s0)
 8007100:	8572                	mv	a0,t3
 8007102:	85f6                	mv	a1,t4
 8007104:	4690e0ef          	jal	ra,8015d6c <__udivdi3>
 8007108:	872a                	mv	a4,a0
 800710a:	87ae                	mv	a5,a1
 800710c:	87ba                	mv	a5,a4
 800710e:	97a6                	add	a5,a5,s1
}
 8007110:	853e                	mv	a0,a5
 8007112:	12c12083          	lw	ra,300(sp)
 8007116:	12812403          	lw	s0,296(sp)
 800711a:	12412483          	lw	s1,292(sp)
 800711e:	12012903          	lw	s2,288(sp)
 8007122:	11c12983          	lw	s3,284(sp)
 8007126:	11812a03          	lw	s4,280(sp)
 800712a:	11412a83          	lw	s5,276(sp)
 800712e:	11012b03          	lw	s6,272(sp)
 8007132:	10c12b83          	lw	s7,268(sp)
 8007136:	10812c03          	lw	s8,264(sp)
 800713a:	10412c83          	lw	s9,260(sp)
 800713e:	10012d03          	lw	s10,256(sp)
 8007142:	5dfe                	lw	s11,252(sp)
 8007144:	6155                	addi	sp,sp,304
 8007146:	8082                	ret

08007148 <get_cpu_freq>:

uint32_t get_cpu_freq(void)
{
 8007148:	1101                	addi	sp,sp,-32
 800714a:	ce06                	sw	ra,28(sp)
 800714c:	cc22                	sw	s0,24(sp)
 800714e:	1000                	addi	s0,sp,32
    uint32_t cpu_freq;

    measure_cpu_freq(1);
 8007150:	4505                	li	a0,1
 8007152:	cadff0ef          	jal	ra,8006dfe <measure_cpu_freq>
    
    cpu_freq = measure_cpu_freq(10000);
 8007156:	6789                	lui	a5,0x2
 8007158:	71078513          	addi	a0,a5,1808 # 2710 <__HEAP_SIZE+0x1f10>
 800715c:	ca3ff0ef          	jal	ra,8006dfe <measure_cpu_freq>
 8007160:	fea42623          	sw	a0,-20(s0)

    return cpu_freq;
 8007164:	fec42783          	lw	a5,-20(s0)
}
 8007168:	853e                	mv	a0,a5
 800716a:	40f2                	lw	ra,28(sp)
 800716c:	4462                	lw	s0,24(sp)
 800716e:	6105                	addi	sp,sp,32
 8007170:	8082                	ret

08007172 <delay_1ms>:
 *             provide API for delay
 * \param[in]  count: count in milliseconds
 * \remarks
 */
void delay_1ms(uint32_t count)
{
 8007172:	7179                	addi	sp,sp,-48
 8007174:	d622                	sw	s0,44(sp)
 8007176:	1800                	addi	s0,sp,48
 8007178:	fca42e23          	sw	a0,-36(s0)
//    start_mtime = SysTimer_GetLoadValue();
//
//    do {
//        delta_mtime = SysTimer_GetLoadValue() - start_mtime;
//    } while (delta_mtime < delay_ticks);
	for( long i = 0; i < 38000 * count; i++ );
 800717c:	fe042623          	sw	zero,-20(s0)
 8007180:	a031                	j	800718c <delay_1ms+0x1a>
 8007182:	fec42783          	lw	a5,-20(s0)
 8007186:	0785                	addi	a5,a5,1
 8007188:	fef42623          	sw	a5,-20(s0)
 800718c:	fdc42703          	lw	a4,-36(s0)
 8007190:	67a5                	lui	a5,0x9
 8007192:	47078793          	addi	a5,a5,1136 # 9470 <__HEAP_SIZE+0x8c70>
 8007196:	02f70733          	mul	a4,a4,a5
 800719a:	fec42783          	lw	a5,-20(s0)
 800719e:	fee7e2e3          	bltu	a5,a4,8007182 <delay_1ms+0x10>
}
 80071a2:	0001                	nop
 80071a4:	0001                	nop
 80071a6:	5432                	lw	s0,44(sp)
 80071a8:	6145                	addi	sp,sp,48
 80071aa:	8082                	ret

080071ac <SystemInit>:
{
 80071ac:	1141                	addi	sp,sp,-16
 80071ae:	c622                	sw	s0,12(sp)
 80071b0:	0800                	addi	s0,sp,16
    SystemCoreClock = SYSTEM_CLOCK;
 80071b2:	01250737          	lui	a4,0x1250
 80071b6:	80070713          	addi	a4,a4,-2048 # 124f800 <__HEAP_SIZE+0x124f000>
 80071ba:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
}
 80071be:	0001                	nop
 80071c0:	4432                	lw	s0,12(sp)
 80071c2:	0141                	addi	sp,sp,16
 80071c4:	8082                	ret

080071c6 <system_default_exception_handler>:
{
 80071c6:	7139                	addi	sp,sp,-64
 80071c8:	de06                	sw	ra,60(sp)
 80071ca:	dc22                	sw	s0,56(sp)
 80071cc:	0080                	addi	s0,sp,64
 80071ce:	fca42623          	sw	a0,-52(s0)
 80071d2:	fcb42423          	sw	a1,-56(s0)
    printf("MCAUSE : 0x%lx\r\n", mcause);
 80071d6:	fcc42583          	lw	a1,-52(s0)
 80071da:	a7818513          	addi	a0,gp,-1416 # 8117a68 <_global_impure_ptr+0x78>
 80071de:	2960f0ef          	jal	ra,8016474 <iprintf>
    printf("MDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_MDCAUSE));
 80071e2:	7c9027f3          	csrr	a5,mdcause
 80071e6:	fef42623          	sw	a5,-20(s0)
 80071ea:	fec42783          	lw	a5,-20(s0)
 80071ee:	85be                	mv	a1,a5
 80071f0:	a8c18513          	addi	a0,gp,-1396 # 8117a7c <_global_impure_ptr+0x8c>
 80071f4:	2800f0ef          	jal	ra,8016474 <iprintf>
    printf("MEPC   : 0x%lx\r\n", __RV_CSR_READ(CSR_MEPC));
 80071f8:	341027f3          	csrr	a5,mepc
 80071fc:	fef42423          	sw	a5,-24(s0)
 8007200:	fe842783          	lw	a5,-24(s0)
 8007204:	85be                	mv	a1,a5
 8007206:	aa018513          	addi	a0,gp,-1376 # 8117a90 <_global_impure_ptr+0xa0>
 800720a:	26a0f0ef          	jal	ra,8016474 <iprintf>
    printf("MTVAL  : 0x%lx\r\n", __RV_CSR_READ(CSR_MTVAL));
 800720e:	343027f3          	csrr	a5,mtval
 8007212:	fef42223          	sw	a5,-28(s0)
 8007216:	fe442783          	lw	a5,-28(s0)
 800721a:	85be                	mv	a1,a5
 800721c:	ab418513          	addi	a0,gp,-1356 # 8117aa4 <_global_impure_ptr+0xb4>
 8007220:	2540f0ef          	jal	ra,8016474 <iprintf>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8007224:	f14027f3          	csrr	a5,mhartid
 8007228:	fef42023          	sw	a5,-32(s0)
 800722c:	fe042783          	lw	a5,-32(s0)
 8007230:	0ff7f793          	zext.b	a5,a5
 8007234:	fcf42e23          	sw	a5,-36(s0)
    return id;
 8007238:	fdc42783          	lw	a5,-36(s0)
    printf("HARTID : %u\r\n", (unsigned int)__get_hart_id());
 800723c:	85be                	mv	a1,a5
 800723e:	ac818513          	addi	a0,gp,-1336 # 8117ab8 <_global_impure_ptr+0xc8>
 8007242:	2320f0ef          	jal	ra,8016474 <iprintf>
    Exception_DumpFrame(sp, PRV_M);
 8007246:	458d                	li	a1,3
 8007248:	fc842503          	lw	a0,-56(s0)
 800724c:	28a1                	jal	80072a4 <Exception_DumpFrame>
    while (1);
 800724e:	a001                	j	800724e <system_default_exception_handler+0x88>

08007250 <Exception_Init>:
{
 8007250:	1101                	addi	sp,sp,-32
 8007252:	ce22                	sw	s0,28(sp)
 8007254:	1000                	addi	s0,sp,32
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM; i++) {
 8007256:	fe042623          	sw	zero,-20(s0)
 800725a:	a01d                	j	8007280 <Exception_Init+0x30>
        SystemExceptionHandlers[i] = (unsigned long)system_default_exception_handler;
 800725c:	080077b7          	lui	a5,0x8007
 8007260:	1c678713          	addi	a4,a5,454 # 80071c6 <system_default_exception_handler>
 8007264:	081217b7          	lui	a5,0x8121
 8007268:	a9878693          	addi	a3,a5,-1384 # 8120a98 <SystemExceptionHandlers>
 800726c:	fec42783          	lw	a5,-20(s0)
 8007270:	078a                	slli	a5,a5,0x2
 8007272:	97b6                	add	a5,a5,a3
 8007274:	c398                	sw	a4,0(a5)
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM; i++) {
 8007276:	fec42783          	lw	a5,-20(s0)
 800727a:	0785                	addi	a5,a5,1
 800727c:	fef42623          	sw	a5,-20(s0)
 8007280:	fec42703          	lw	a4,-20(s0)
 8007284:	47bd                	li	a5,15
 8007286:	fce7dbe3          	bge	a5,a4,800725c <Exception_Init+0xc>
    SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = (unsigned long)system_default_exception_handler;
 800728a:	080077b7          	lui	a5,0x8007
 800728e:	1c678713          	addi	a4,a5,454 # 80071c6 <system_default_exception_handler>
 8007292:	081217b7          	lui	a5,0x8121
 8007296:	a9878793          	addi	a5,a5,-1384 # 8120a98 <SystemExceptionHandlers>
 800729a:	c3b8                	sw	a4,64(a5)
}
 800729c:	0001                	nop
 800729e:	4472                	lw	s0,28(sp)
 80072a0:	6105                	addi	sp,sp,32
 80072a2:	8082                	ret

080072a4 <Exception_DumpFrame>:
{
 80072a4:	7159                	addi	sp,sp,-112
 80072a6:	d686                	sw	ra,108(sp)
 80072a8:	d4a2                	sw	s0,104(sp)
 80072aa:	d2a6                	sw	s1,100(sp)
 80072ac:	d0ca                	sw	s2,96(sp)
 80072ae:	cece                	sw	s3,92(sp)
 80072b0:	1880                	addi	s0,sp,112
 80072b2:	fca42623          	sw	a0,-52(s0)
 80072b6:	87ae                	mv	a5,a1
 80072b8:	fcf405a3          	sb	a5,-53(s0)
    EXC_Frame_Type *exc_frame = (EXC_Frame_Type *)sp;
 80072bc:	fcc42783          	lw	a5,-52(s0)
 80072c0:	fcf42e23          	sw	a5,-36(s0)
    printf("ra: 0x%lx, tp: 0x%lx, t0: 0x%lx, t1: 0x%lx, t2: 0x%lx, t3: 0x%lx, t4: 0x%lx, t5: 0x%lx, t6: 0x%lx\n"            "a0: 0x%lx, a1: 0x%lx, a2: 0x%lx, a3: 0x%lx, a4: 0x%lx, a5: 0x%lx, a6: 0x%lx, a7: 0x%lx\n"            "cause: 0x%lx, epc: 0x%lx\n", exc_frame->ra, exc_frame->tp, exc_frame->t0,            exc_frame->t1, exc_frame->t2, exc_frame->t3, exc_frame->t4, exc_frame->t5, exc_frame->t6,            exc_frame->a0, exc_frame->a1, exc_frame->a2, exc_frame->a3, exc_frame->a4, exc_frame->a5,            exc_frame->a6, exc_frame->a7, exc_frame->cause, exc_frame->epc);
 80072c4:	fdc42783          	lw	a5,-36(s0)
 80072c8:	0007af83          	lw	t6,0(a5)
 80072cc:	fdc42783          	lw	a5,-36(s0)
 80072d0:	0047a283          	lw	t0,4(a5)
 80072d4:	fdc42783          	lw	a5,-36(s0)
 80072d8:	0087a383          	lw	t2,8(a5)
 80072dc:	fdc42783          	lw	a5,-36(s0)
 80072e0:	00c7a083          	lw	ra,12(a5)
 80072e4:	fdc42783          	lw	a5,-36(s0)
 80072e8:	4b84                	lw	s1,16(a5)
 80072ea:	fdc42783          	lw	a5,-36(s0)
 80072ee:	0407a903          	lw	s2,64(a5)
 80072f2:	fdc42783          	lw	a5,-36(s0)
 80072f6:	0447a983          	lw	s3,68(a5)
 80072fa:	fdc42783          	lw	a5,-36(s0)
 80072fe:	47bc                	lw	a5,72(a5)
 8007300:	fdc42703          	lw	a4,-36(s0)
 8007304:	4778                	lw	a4,76(a4)
 8007306:	fdc42683          	lw	a3,-36(s0)
 800730a:	4ad4                	lw	a3,20(a3)
 800730c:	fdc42603          	lw	a2,-36(s0)
 8007310:	4e10                	lw	a2,24(a2)
 8007312:	fdc42583          	lw	a1,-36(s0)
 8007316:	4dcc                	lw	a1,28(a1)
 8007318:	fdc42503          	lw	a0,-36(s0)
 800731c:	5108                	lw	a0,32(a0)
 800731e:	fdc42803          	lw	a6,-36(s0)
 8007322:	02482803          	lw	a6,36(a6)
 8007326:	fdc42883          	lw	a7,-36(s0)
 800732a:	0288a883          	lw	a7,40(a7)
 800732e:	fdc42303          	lw	t1,-36(s0)
 8007332:	03832303          	lw	t1,56(t1)
 8007336:	fdc42e03          	lw	t3,-36(s0)
 800733a:	03ce2e03          	lw	t3,60(t3)
 800733e:	fdc42e83          	lw	t4,-36(s0)
 8007342:	02ceae83          	lw	t4,44(t4)
 8007346:	fdc42f03          	lw	t5,-36(s0)
 800734a:	030f2f03          	lw	t5,48(t5)
 800734e:	d67a                	sw	t5,44(sp)
 8007350:	d476                	sw	t4,40(sp)
 8007352:	d272                	sw	t3,36(sp)
 8007354:	d01a                	sw	t1,32(sp)
 8007356:	ce46                	sw	a7,28(sp)
 8007358:	cc42                	sw	a6,24(sp)
 800735a:	ca2a                	sw	a0,20(sp)
 800735c:	c82e                	sw	a1,16(sp)
 800735e:	c632                	sw	a2,12(sp)
 8007360:	c436                	sw	a3,8(sp)
 8007362:	c23a                	sw	a4,4(sp)
 8007364:	c03e                	sw	a5,0(sp)
 8007366:	88ce                	mv	a7,s3
 8007368:	884a                	mv	a6,s2
 800736a:	87a6                	mv	a5,s1
 800736c:	8706                	mv	a4,ra
 800736e:	869e                	mv	a3,t2
 8007370:	8616                	mv	a2,t0
 8007372:	85fe                	mv	a1,t6
 8007374:	ad818513          	addi	a0,gp,-1320 # 8117ac8 <_global_impure_ptr+0xd8>
 8007378:	0fc0f0ef          	jal	ra,8016474 <iprintf>
    if (PRV_M == mode) {
 800737c:	fcb44703          	lbu	a4,-53(s0)
 8007380:	478d                	li	a5,3
 8007382:	00f71a63          	bne	a4,a5,8007396 <Exception_DumpFrame+0xf2>
        printf("msubm: 0x%lx\n", exc_frame->msubm);
 8007386:	fdc42783          	lw	a5,-36(s0)
 800738a:	5bdc                	lw	a5,52(a5)
 800738c:	85be                	mv	a1,a5
 800738e:	bac18513          	addi	a0,gp,-1108 # 8117b9c <_global_impure_ptr+0x1ac>
 8007392:	0e20f0ef          	jal	ra,8016474 <iprintf>
}
 8007396:	0001                	nop
 8007398:	50b6                	lw	ra,108(sp)
 800739a:	5426                	lw	s0,104(sp)
 800739c:	5496                	lw	s1,100(sp)
 800739e:	5906                	lw	s2,96(sp)
 80073a0:	49f6                	lw	s3,92(sp)
 80073a2:	6165                	addi	sp,sp,112
 80073a4:	8082                	ret

080073a6 <core_exception_handler>:
{
 80073a6:	7179                	addi	sp,sp,-48
 80073a8:	d606                	sw	ra,44(sp)
 80073aa:	d422                	sw	s0,40(sp)
 80073ac:	1800                	addi	s0,sp,48
 80073ae:	fca42e23          	sw	a0,-36(s0)
 80073b2:	fcb42c23          	sw	a1,-40(s0)
    uint32_t EXCn = (uint32_t)(mcause & 0X00000fff);
 80073b6:	fdc42703          	lw	a4,-36(s0)
 80073ba:	6785                	lui	a5,0x1
 80073bc:	17fd                	addi	a5,a5,-1
 80073be:	8ff9                	and	a5,a5,a4
 80073c0:	fef42423          	sw	a5,-24(s0)
    if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {
 80073c4:	fe842703          	lw	a4,-24(s0)
 80073c8:	47bd                	li	a5,15
 80073ca:	00e7ee63          	bltu	a5,a4,80073e6 <core_exception_handler+0x40>
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[EXCn];
 80073ce:	081217b7          	lui	a5,0x8121
 80073d2:	a9878713          	addi	a4,a5,-1384 # 8120a98 <SystemExceptionHandlers>
 80073d6:	fe842783          	lw	a5,-24(s0)
 80073da:	078a                	slli	a5,a5,0x2
 80073dc:	97ba                	add	a5,a5,a4
 80073de:	439c                	lw	a5,0(a5)
 80073e0:	fef42623          	sw	a5,-20(s0)
 80073e4:	a02d                	j	800740e <core_exception_handler+0x68>
    } else if (EXCn == NMI_EXCn) {
 80073e6:	fe842703          	lw	a4,-24(s0)
 80073ea:	6785                	lui	a5,0x1
 80073ec:	17fd                	addi	a5,a5,-1
 80073ee:	00f71a63          	bne	a4,a5,8007402 <core_exception_handler+0x5c>
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM];
 80073f2:	081217b7          	lui	a5,0x8121
 80073f6:	a9878793          	addi	a5,a5,-1384 # 8120a98 <SystemExceptionHandlers>
 80073fa:	43bc                	lw	a5,64(a5)
 80073fc:	fef42623          	sw	a5,-20(s0)
 8007400:	a039                	j	800740e <core_exception_handler+0x68>
        exc_handler = (EXC_HANDLER)system_default_exception_handler;
 8007402:	080077b7          	lui	a5,0x8007
 8007406:	1c678793          	addi	a5,a5,454 # 80071c6 <system_default_exception_handler>
 800740a:	fef42623          	sw	a5,-20(s0)
    if (exc_handler != NULL) {
 800740e:	fec42783          	lw	a5,-20(s0)
 8007412:	cb81                	beqz	a5,8007422 <core_exception_handler+0x7c>
        exc_handler(mcause, sp);
 8007414:	fec42783          	lw	a5,-20(s0)
 8007418:	fd842583          	lw	a1,-40(s0)
 800741c:	fdc42503          	lw	a0,-36(s0)
 8007420:	9782                	jalr	a5
    return 0;
 8007422:	4781                	li	a5,0
}
 8007424:	853e                	mv	a0,a5
 8007426:	50b2                	lw	ra,44(sp)
 8007428:	5422                	lw	s0,40(sp)
 800742a:	6145                	addi	sp,sp,48
 800742c:	8082                	ret

0800742e <SystemBannerPrint>:
{
 800742e:	1101                	addi	sp,sp,-32
 8007430:	ce06                	sw	ra,28(sp)
 8007432:	cc22                	sw	s0,24(sp)
 8007434:	1000                	addi	s0,sp,32
    printf("Nuclei SDK Build Time: %s, %s\r\n", __DATE__, __TIME__);
 8007436:	bbc18613          	addi	a2,gp,-1092 # 8117bac <_global_impure_ptr+0x1bc>
 800743a:	bc818593          	addi	a1,gp,-1080 # 8117bb8 <_global_impure_ptr+0x1c8>
 800743e:	bd418513          	addi	a0,gp,-1068 # 8117bc4 <_global_impure_ptr+0x1d4>
 8007442:	0320f0ef          	jal	ra,8016474 <iprintf>
    printf("Download Mode: %s\r\n", DOWNLOAD_MODE_STRING);
 8007446:	bf418593          	addi	a1,gp,-1036 # 8117be4 <_global_impure_ptr+0x1f4>
 800744a:	bf818513          	addi	a0,gp,-1032 # 8117be8 <_global_impure_ptr+0x1f8>
 800744e:	0260f0ef          	jal	ra,8016474 <iprintf>
    printf("CPU Frequency %u Hz\r\n", (unsigned int)SystemCoreClock);
 8007452:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 8007456:	85be                	mv	a1,a5
 8007458:	c0c18513          	addi	a0,gp,-1012 # 8117bfc <_global_impure_ptr+0x20c>
 800745c:	0180f0ef          	jal	ra,8016474 <iprintf>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8007460:	f14027f3          	csrr	a5,mhartid
 8007464:	fef42623          	sw	a5,-20(s0)
 8007468:	fec42783          	lw	a5,-20(s0)
 800746c:	0ff7f793          	zext.b	a5,a5
 8007470:	fef42423          	sw	a5,-24(s0)
    return id;
 8007474:	fe842783          	lw	a5,-24(s0)
    printf("CPU HartID: %u\r\n", (unsigned int)__get_hart_id());
 8007478:	85be                	mv	a1,a5
 800747a:	c2418513          	addi	a0,gp,-988 # 8117c14 <_global_impure_ptr+0x224>
 800747e:	7f70e0ef          	jal	ra,8016474 <iprintf>
}
 8007482:	0001                	nop
 8007484:	40f2                	lw	ra,28(sp)
 8007486:	4462                	lw	s0,24(sp)
 8007488:	6105                	addi	sp,sp,32
 800748a:	8082                	ret

0800748c <ECLIC_Init>:
{
 800748c:	1101                	addi	sp,sp,-32
 800748e:	ce22                	sw	s0,28(sp)
 8007490:	1000                	addi	s0,sp,32
 8007492:	fe0405a3          	sb	zero,-21(s0)
    ECLIC->MTH = mth;
 8007496:	000207b7          	lui	a5,0x20
 800749a:	feb44703          	lbu	a4,-21(s0)
 800749e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80074a2:	0001                	nop
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80074a4:	000207b7          	lui	a5,0x20
 80074a8:	43dc                	lw	a5,4(a5)
 80074aa:	83d5                	srli	a5,a5,0x15
 80074ac:	8bbd                	andi	a5,a5,15
 80074ae:	fef42623          	sw	a5,-20(s0)
    ECLIC->CFG &= ~CLIC_CLICCFG_NLBIT_Msk;
 80074b2:	000207b7          	lui	a5,0x20
 80074b6:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80074ba:	0ff7f713          	zext.b	a4,a5
 80074be:	000207b7          	lui	a5,0x20
 80074c2:	9b05                	andi	a4,a4,-31
 80074c4:	0ff77713          	zext.b	a4,a4
 80074c8:	00e78023          	sb	a4,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
    ECLIC->CFG |= (uint8_t)((nlbits <<CLIC_CLICCFG_NLBIT_Pos) & CLIC_CLICCFG_NLBIT_Msk);
 80074cc:	000207b7          	lui	a5,0x20
 80074d0:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80074d4:	0ff7f793          	zext.b	a5,a5
 80074d8:	01879713          	slli	a4,a5,0x18
 80074dc:	8761                	srai	a4,a4,0x18
 80074de:	fec42783          	lw	a5,-20(s0)
 80074e2:	0ff7f793          	zext.b	a5,a5
 80074e6:	0786                	slli	a5,a5,0x1
 80074e8:	0ff7f793          	zext.b	a5,a5
 80074ec:	07e2                	slli	a5,a5,0x18
 80074ee:	87e1                	srai	a5,a5,0x18
 80074f0:	8bf9                	andi	a5,a5,30
 80074f2:	07e2                	slli	a5,a5,0x18
 80074f4:	87e1                	srai	a5,a5,0x18
 80074f6:	8fd9                	or	a5,a5,a4
 80074f8:	07e2                	slli	a5,a5,0x18
 80074fa:	87e1                	srai	a5,a5,0x18
 80074fc:	00020737          	lui	a4,0x20
 8007500:	0ff7f793          	zext.b	a5,a5
 8007504:	00f70023          	sb	a5,0(a4) # 20000 <__HEAP_SIZE+0x1f800>
}
 8007508:	0001                	nop
}
 800750a:	0001                	nop
 800750c:	4472                	lw	s0,28(sp)
 800750e:	6105                	addi	sp,sp,32
 8007510:	8082                	ret

08007512 <ECLIC_Register_IRQ>:
{
 8007512:	7119                	addi	sp,sp,-128
 8007514:	dea2                	sw	s0,124(sp)
 8007516:	0100                	addi	s0,sp,128
 8007518:	f8a42623          	sw	a0,-116(s0)
 800751c:	f8c42223          	sw	a2,-124(s0)
 8007520:	f8f42023          	sw	a5,-128(s0)
 8007524:	87ae                	mv	a5,a1
 8007526:	f8f405a3          	sb	a5,-117(s0)
 800752a:	87b6                	mv	a5,a3
 800752c:	f8f40523          	sb	a5,-118(s0)
 8007530:	87ba                	mv	a5,a4
 8007532:	f8f404a3          	sb	a5,-119(s0)
    if ((IRQn > SOC_INT_MAX) || (shv > ECLIC_VECTOR_INTERRUPT)         || (trig_mode > ECLIC_NEGTIVE_EDGE_TRIGGER)) {
 8007536:	f8c42703          	lw	a4,-116(s0)
 800753a:	02200793          	li	a5,34
 800753e:	00e7ec63          	bltu	a5,a4,8007556 <ECLIC_Register_IRQ+0x44>
 8007542:	f8b44703          	lbu	a4,-117(s0)
 8007546:	4785                	li	a5,1
 8007548:	00e7e763          	bltu	a5,a4,8007556 <ECLIC_Register_IRQ+0x44>
 800754c:	f8442703          	lw	a4,-124(s0)
 8007550:	478d                	li	a5,3
 8007552:	00e7f463          	bgeu	a5,a4,800755a <ECLIC_Register_IRQ+0x48>
        return -1;
 8007556:	57fd                	li	a5,-1
 8007558:	ae75                	j	8007914 <ECLIC_Register_IRQ+0x402>
    ECLIC_SetShvIRQ(IRQn, shv);
 800755a:	f8b44783          	lbu	a5,-117(s0)
 800755e:	f8c42703          	lw	a4,-116(s0)
 8007562:	fae42623          	sw	a4,-84(s0)
 8007566:	faf42423          	sw	a5,-88(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 800756a:	00020737          	lui	a4,0x20
 800756e:	fac42783          	lw	a5,-84(s0)
 8007572:	40078793          	addi	a5,a5,1024
 8007576:	078a                	slli	a5,a5,0x2
 8007578:	97ba                	add	a5,a5,a4
 800757a:	0027c783          	lbu	a5,2(a5)
 800757e:	0ff7f793          	zext.b	a5,a5
 8007582:	000206b7          	lui	a3,0x20
 8007586:	9bf9                	andi	a5,a5,-2
 8007588:	0ff7f713          	zext.b	a4,a5
 800758c:	fac42783          	lw	a5,-84(s0)
 8007590:	40078793          	addi	a5,a5,1024
 8007594:	078a                	slli	a5,a5,0x2
 8007596:	97b6                	add	a5,a5,a3
 8007598:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 800759c:	00020737          	lui	a4,0x20
 80075a0:	fac42783          	lw	a5,-84(s0)
 80075a4:	40078793          	addi	a5,a5,1024
 80075a8:	078a                	slli	a5,a5,0x2
 80075aa:	97ba                	add	a5,a5,a4
 80075ac:	0027c783          	lbu	a5,2(a5)
 80075b0:	0ff7f713          	zext.b	a4,a5
 80075b4:	fa842783          	lw	a5,-88(s0)
 80075b8:	0ff7f793          	zext.b	a5,a5
 80075bc:	000206b7          	lui	a3,0x20
 80075c0:	8fd9                	or	a5,a5,a4
 80075c2:	0ff7f713          	zext.b	a4,a5
 80075c6:	fac42783          	lw	a5,-84(s0)
 80075ca:	40078793          	addi	a5,a5,1024
 80075ce:	078a                	slli	a5,a5,0x2
 80075d0:	97b6                	add	a5,a5,a3
 80075d2:	00e78123          	sb	a4,2(a5)
}
 80075d6:	0001                	nop
 80075d8:	f8c42783          	lw	a5,-116(s0)
 80075dc:	faf42a23          	sw	a5,-76(s0)
 80075e0:	f8442783          	lw	a5,-124(s0)
 80075e4:	faf42823          	sw	a5,-80(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_TRIG_Msk;
 80075e8:	00020737          	lui	a4,0x20
 80075ec:	fb442783          	lw	a5,-76(s0)
 80075f0:	40078793          	addi	a5,a5,1024
 80075f4:	078a                	slli	a5,a5,0x2
 80075f6:	97ba                	add	a5,a5,a4
 80075f8:	0027c783          	lbu	a5,2(a5)
 80075fc:	0ff7f793          	zext.b	a5,a5
 8007600:	000206b7          	lui	a3,0x20
 8007604:	9be5                	andi	a5,a5,-7
 8007606:	0ff7f713          	zext.b	a4,a5
 800760a:	fb442783          	lw	a5,-76(s0)
 800760e:	40078793          	addi	a5,a5,1024
 8007612:	078a                	slli	a5,a5,0x2
 8007614:	97b6                	add	a5,a5,a3
 8007616:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(trig << CLIC_INTATTR_TRIG_Pos);
 800761a:	00020737          	lui	a4,0x20
 800761e:	fb442783          	lw	a5,-76(s0)
 8007622:	40078793          	addi	a5,a5,1024
 8007626:	078a                	slli	a5,a5,0x2
 8007628:	97ba                	add	a5,a5,a4
 800762a:	0027c783          	lbu	a5,2(a5)
 800762e:	0ff7f713          	zext.b	a4,a5
 8007632:	fb042783          	lw	a5,-80(s0)
 8007636:	0ff7f793          	zext.b	a5,a5
 800763a:	0786                	slli	a5,a5,0x1
 800763c:	0ff7f793          	zext.b	a5,a5
 8007640:	000206b7          	lui	a3,0x20
 8007644:	8fd9                	or	a5,a5,a4
 8007646:	0ff7f713          	zext.b	a4,a5
 800764a:	fb442783          	lw	a5,-76(s0)
 800764e:	40078793          	addi	a5,a5,1024
 8007652:	078a                	slli	a5,a5,0x2
 8007654:	97b6                	add	a5,a5,a3
 8007656:	00e78123          	sb	a4,2(a5)
}
 800765a:	0001                	nop
 800765c:	f8c42783          	lw	a5,-116(s0)
 8007660:	fcf42823          	sw	a5,-48(s0)
 8007664:	f8a44783          	lbu	a5,-118(s0)
 8007668:	fcf407a3          	sb	a5,-49(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 800766c:	000207b7          	lui	a5,0x20
 8007670:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8007674:	0ff7f793          	zext.b	a5,a5
 8007678:	8385                	srli	a5,a5,0x1
 800767a:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 800767c:	fcf40723          	sb	a5,-50(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8007680:	000207b7          	lui	a5,0x20
 8007684:	43dc                	lw	a5,4(a5)
 8007686:	83d5                	srli	a5,a5,0x15
 8007688:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 800768a:	fcf406a3          	sb	a5,-51(s0)
    if (nlbits == 0) {
 800768e:	fce44783          	lbu	a5,-50(s0)
 8007692:	c7f1                	beqz	a5,800775e <ECLIC_Register_IRQ+0x24c>
    if (nlbits > intctlbits) {
 8007694:	fce44703          	lbu	a4,-50(s0)
 8007698:	fcd44783          	lbu	a5,-51(s0)
 800769c:	00e7f663          	bgeu	a5,a4,80076a8 <ECLIC_Register_IRQ+0x196>
        nlbits = intctlbits;
 80076a0:	fcd44783          	lbu	a5,-51(s0)
 80076a4:	fcf40723          	sb	a5,-50(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 80076a8:	fce44783          	lbu	a5,-50(s0)
 80076ac:	4705                	li	a4,1
 80076ae:	00f717b3          	sll	a5,a4,a5
 80076b2:	0ff7f793          	zext.b	a5,a5
 80076b6:	17fd                	addi	a5,a5,-1
 80076b8:	fcf40623          	sb	a5,-52(s0)
    if (lvl_abs > maxlvl) {
 80076bc:	fcf44703          	lbu	a4,-49(s0)
 80076c0:	fcc44783          	lbu	a5,-52(s0)
 80076c4:	00e7f663          	bgeu	a5,a4,80076d0 <ECLIC_Register_IRQ+0x1be>
        lvl_abs = maxlvl;
 80076c8:	fcc44783          	lbu	a5,-52(s0)
 80076cc:	fcf407a3          	sb	a5,-49(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 80076d0:	fcf44703          	lbu	a4,-49(s0)
 80076d4:	fce44783          	lbu	a5,-50(s0)
 80076d8:	46a1                	li	a3,8
 80076da:	40f687b3          	sub	a5,a3,a5
 80076de:	00f717b3          	sll	a5,a4,a5
 80076e2:	fcf405a3          	sb	a5,-53(s0)
 80076e6:	fd042783          	lw	a5,-48(s0)
 80076ea:	fcf42223          	sw	a5,-60(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80076ee:	00020737          	lui	a4,0x20
 80076f2:	fc442783          	lw	a5,-60(s0)
 80076f6:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80076fa:	078a                	slli	a5,a5,0x2
 80076fc:	97ba                	add	a5,a5,a4
 80076fe:	0037c783          	lbu	a5,3(a5)
 8007702:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8007706:	fcf401a3          	sb	a5,-61(s0)
    cur_ctrl = cur_ctrl << nlbits;
 800770a:	fc344703          	lbu	a4,-61(s0)
 800770e:	fce44783          	lbu	a5,-50(s0)
 8007712:	00f717b3          	sll	a5,a4,a5
 8007716:	fcf401a3          	sb	a5,-61(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 800771a:	fc344703          	lbu	a4,-61(s0)
 800771e:	fce44783          	lbu	a5,-50(s0)
 8007722:	40f757b3          	sra	a5,a4,a5
 8007726:	fcf401a3          	sb	a5,-61(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 800772a:	fcb44703          	lbu	a4,-53(s0)
 800772e:	fc344783          	lbu	a5,-61(s0)
 8007732:	8fd9                	or	a5,a5,a4
 8007734:	0ff7f793          	zext.b	a5,a5
 8007738:	fd042703          	lw	a4,-48(s0)
 800773c:	fae42e23          	sw	a4,-68(s0)
 8007740:	faf40da3          	sb	a5,-69(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 8007744:	00020737          	lui	a4,0x20
 8007748:	fbc42783          	lw	a5,-68(s0)
 800774c:	40078793          	addi	a5,a5,1024
 8007750:	078a                	slli	a5,a5,0x2
 8007752:	97ba                	add	a5,a5,a4
 8007754:	fbb44703          	lbu	a4,-69(s0)
 8007758:	00e781a3          	sb	a4,3(a5)
}
 800775c:	a011                	j	8007760 <ECLIC_Register_IRQ+0x24e>
        return;
 800775e:	0001                	nop
 8007760:	f8c42783          	lw	a5,-116(s0)
 8007764:	fef42623          	sw	a5,-20(s0)
 8007768:	f8944783          	lbu	a5,-119(s0)
 800776c:	fef405a3          	sb	a5,-21(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8007770:	000207b7          	lui	a5,0x20
 8007774:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8007778:	0ff7f793          	zext.b	a5,a5
 800777c:	8385                	srli	a5,a5,0x1
 800777e:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_GetPriorityIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ(IRQn_Type IRQn, uint8_t pri)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8007780:	fef40523          	sb	a5,-22(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8007784:	000207b7          	lui	a5,0x20
 8007788:	43dc                	lw	a5,4(a5)
 800778a:	83d5                	srli	a5,a5,0x15
 800778c:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 800778e:	fef404a3          	sb	a5,-23(s0)
    if (nlbits < intctlbits) {
 8007792:	fea44703          	lbu	a4,-22(s0)
 8007796:	fe944783          	lbu	a5,-23(s0)
 800779a:	0ef77663          	bgeu	a4,a5,8007886 <ECLIC_Register_IRQ+0x374>
        uint8_t maxpri = ((1 << (intctlbits - nlbits)) - 1);
 800779e:	fe944703          	lbu	a4,-23(s0)
 80077a2:	fea44783          	lbu	a5,-22(s0)
 80077a6:	40f707b3          	sub	a5,a4,a5
 80077aa:	4705                	li	a4,1
 80077ac:	00f717b3          	sll	a5,a4,a5
 80077b0:	0ff7f793          	zext.b	a5,a5
 80077b4:	17fd                	addi	a5,a5,-1
 80077b6:	fef40423          	sb	a5,-24(s0)
        if (pri > maxpri) {
 80077ba:	feb44703          	lbu	a4,-21(s0)
 80077be:	fe844783          	lbu	a5,-24(s0)
 80077c2:	00e7f663          	bgeu	a5,a4,80077ce <ECLIC_Register_IRQ+0x2bc>
            pri = maxpri;
 80077c6:	fe844783          	lbu	a5,-24(s0)
 80077ca:	fef405a3          	sb	a5,-21(s0)
        }
        pri = pri << (ECLIC_MAX_NLBITS - intctlbits);
 80077ce:	feb44703          	lbu	a4,-21(s0)
 80077d2:	fe944783          	lbu	a5,-23(s0)
 80077d6:	46a1                	li	a3,8
 80077d8:	40f687b3          	sub	a5,a3,a5
 80077dc:	00f717b3          	sll	a5,a4,a5
 80077e0:	fef405a3          	sb	a5,-21(s0)
        uint8_t mask = ((uint8_t)(-1)) >> intctlbits;
 80077e4:	fe944783          	lbu	a5,-23(s0)
 80077e8:	0ff00713          	li	a4,255
 80077ec:	40f757b3          	sra	a5,a4,a5
 80077f0:	fef403a3          	sb	a5,-25(s0)
        pri = pri | mask;
 80077f4:	feb44703          	lbu	a4,-21(s0)
 80077f8:	fe744783          	lbu	a5,-25(s0)
 80077fc:	8fd9                	or	a5,a5,a4
 80077fe:	fef405a3          	sb	a5,-21(s0)
 8007802:	fec42783          	lw	a5,-20(s0)
 8007806:	fef42023          	sw	a5,-32(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 800780a:	00020737          	lui	a4,0x20
 800780e:	fe042783          	lw	a5,-32(s0)
 8007812:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 8007816:	078a                	slli	a5,a5,0x2
 8007818:	97ba                	add	a5,a5,a4
 800781a:	0037c783          	lbu	a5,3(a5)
 800781e:	0ff7f793          	zext.b	a5,a5
        uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8007822:	fcf40fa3          	sb	a5,-33(s0)
        cur_ctrl = cur_ctrl >> (ECLIC_MAX_NLBITS - nlbits);
 8007826:	fdf44703          	lbu	a4,-33(s0)
 800782a:	fea44783          	lbu	a5,-22(s0)
 800782e:	46a1                	li	a3,8
 8007830:	40f687b3          	sub	a5,a3,a5
 8007834:	40f757b3          	sra	a5,a4,a5
 8007838:	fcf40fa3          	sb	a5,-33(s0)
        cur_ctrl = cur_ctrl << (ECLIC_MAX_NLBITS - nlbits);
 800783c:	fdf44703          	lbu	a4,-33(s0)
 8007840:	fea44783          	lbu	a5,-22(s0)
 8007844:	46a1                	li	a3,8
 8007846:	40f687b3          	sub	a5,a3,a5
 800784a:	00f717b3          	sll	a5,a4,a5
 800784e:	fcf40fa3          	sb	a5,-33(s0)
        __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | pri));
 8007852:	feb44703          	lbu	a4,-21(s0)
 8007856:	fdf44783          	lbu	a5,-33(s0)
 800785a:	8fd9                	or	a5,a5,a4
 800785c:	0ff7f793          	zext.b	a5,a5
 8007860:	fec42703          	lw	a4,-20(s0)
 8007864:	fce42c23          	sw	a4,-40(s0)
 8007868:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 800786c:	00020737          	lui	a4,0x20
 8007870:	fd842783          	lw	a5,-40(s0)
 8007874:	40078793          	addi	a5,a5,1024
 8007878:	078a                	slli	a5,a5,0x2
 800787a:	97ba                	add	a5,a5,a4
 800787c:	fd744703          	lbu	a4,-41(s0)
 8007880:	00e781a3          	sb	a4,3(a5)
}
 8007884:	0001                	nop
    }
}
 8007886:	0001                	nop
    if (handler != NULL) {
 8007888:	f8042783          	lw	a5,-128(s0)
 800788c:	c7a1                	beqz	a5,80078d4 <ECLIC_Register_IRQ+0x3c2>
        ECLIC_SetVector(IRQn, (rv_csr_t)handler);
 800788e:	f8042783          	lw	a5,-128(s0)
 8007892:	f8c42703          	lw	a4,-116(s0)
 8007896:	fae42223          	sw	a4,-92(s0)
 800789a:	faf42023          	sw	a5,-96(s0)
 * - \ref ECLIC_GetVector
 */
__STATIC_FORCEINLINE void __ECLIC_SetVector(IRQn_Type IRQn, rv_csr_t vector)
{
    volatile unsigned long vec_base;
    vec_base = ((unsigned long)__RV_CSR_READ(CSR_MTVT));
 800789e:	307027f3          	csrr	a5,mtvt
 80078a2:	f8f42e23          	sw	a5,-100(s0)
 80078a6:	f9c42783          	lw	a5,-100(s0)
 80078aa:	f8f42a23          	sw	a5,-108(s0)
    vec_base += ((unsigned long)IRQn) * sizeof(unsigned long);
 80078ae:	fa442783          	lw	a5,-92(s0)
 80078b2:	00279713          	slli	a4,a5,0x2
 80078b6:	f9442783          	lw	a5,-108(s0)
 80078ba:	97ba                	add	a5,a5,a4
 80078bc:	f8f42a23          	sw	a5,-108(s0)
    (* (unsigned long *) vec_base) = vector;
 80078c0:	f9442783          	lw	a5,-108(s0)
 80078c4:	873e                	mv	a4,a5
 80078c6:	fa042783          	lw	a5,-96(s0)
 80078ca:	c31c                	sw	a5,0(a4)
    __ASM volatile("fence.i");
 80078cc:	0000100f          	fence.i
}
 80078d0:	0001                	nop
    MInvalICacheLine((unsigned long)vec_base);
#else
    __FENCE_I();
#endif
#endif
}
 80078d2:	0001                	nop
 80078d4:	f8c42783          	lw	a5,-116(s0)
 80078d8:	f8f42c23          	sw	a5,-104(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 80078dc:	00020737          	lui	a4,0x20
 80078e0:	f9842783          	lw	a5,-104(s0)
 80078e4:	40078793          	addi	a5,a5,1024
 80078e8:	078a                	slli	a5,a5,0x2
 80078ea:	97ba                	add	a5,a5,a4
 80078ec:	0017c783          	lbu	a5,1(a5)
 80078f0:	0ff7f793          	zext.b	a5,a5
 80078f4:	000206b7          	lui	a3,0x20
 80078f8:	0017e793          	ori	a5,a5,1
 80078fc:	0ff7f713          	zext.b	a4,a5
 8007900:	f9842783          	lw	a5,-104(s0)
 8007904:	40078793          	addi	a5,a5,1024
 8007908:	078a                	slli	a5,a5,0x2
 800790a:	97b6                	add	a5,a5,a3
 800790c:	00e780a3          	sb	a4,1(a5)
}
 8007910:	0001                	nop
    return 0;
 8007912:	4781                	li	a5,0
}
 8007914:	853e                	mv	a0,a5
 8007916:	5476                	lw	s0,124(sp)
 8007918:	6109                	addi	sp,sp,128
 800791a:	8082                	ret

0800791c <Trap_Init>:
 * \brief do the init for trap(interrupt and exception) entry for supervisor mode
 * \details
 * This function provide initialization of CSR_STVT CSR_STVT2 and CSR_STVEC.
 */
static void Trap_Init(void)
{
 800791c:	1141                	addi	sp,sp,-16
 800791e:	c622                	sw	s0,12(sp)
 8007920:	0800                	addi	s0,sp,16
    __RV_CSR_SET(CSR_STVT2, 0x01);
    /*
     * Set supervisor exception entry stvec to exc_entry_s */
    __RV_CSR_WRITE(CSR_STVEC, &exc_entry_s);
#endif
}
 8007922:	0001                	nop
 8007924:	4432                	lw	s0,12(sp)
 8007926:	0141                	addi	sp,sp,16
 8007928:	8082                	ret

0800792a <_premain_init>:
 * by __libc_init_array function, so we defined a new function
 * to do initialization
 */
volatile HartID_Info_Typedef hart_id;
void _premain_init(void)
{
 800792a:	715d                	addi	sp,sp,-80
 800792c:	c686                	sw	ra,76(sp)
 800792e:	c4a2                	sw	s0,72(sp)
 8007930:	0880                	addi	s0,sp,80
    
    hart_id.d = __RV_CSR_READ(CSR_MHARTID);
 8007932:	f14027f3          	csrr	a5,mhartid
 8007936:	fef42623          	sw	a5,-20(s0)
 800793a:	fec42703          	lw	a4,-20(s0)
 800793e:	081197b7          	lui	a5,0x8119
 8007942:	fce7ac23          	sw	a4,-40(a5) # 8118fd8 <hart_id>

    /* TODO: Add your own initialization code here, called before main */

    // disable the clock for apb_slv0 so that the simulation can be a little faster
    (*(volatile int *)(0x1C100000 + 0x40)) = ~(0x1 << 13);   // set the apb slv0 clock to be closed
 8007946:	1c1007b7          	lui	a5,0x1c100
 800794a:	04078793          	addi	a5,a5,64 # 1c100040 <_sp+0x13fc0040>
 800794e:	7779                	lui	a4,0xffffe
 8007950:	177d                	addi	a4,a4,-1
 8007952:	c398                	sw	a4,0(a5)
 * \sa
 * - \ref DisableICache
*/
__STATIC_FORCEINLINE void EnableICache(void)
{
    __RV_CSR_SET(CSR_MCACHE_CTL, MCACHE_CTL_IC_EN);
 8007954:	4785                	li	a5,1
 8007956:	fef42423          	sw	a5,-24(s0)
 800795a:	fe842783          	lw	a5,-24(s0)
 800795e:	7ca7a073          	csrs	mcache_ctl,a5
}
 8007962:	0001                	nop
#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT == 1
    EnableDCache();
#endif

    /* Do fence and fence.i to make sure previous ilm/dlm/icache/dcache control done */
    __RWMB();
 8007964:	0ff0000f          	fence
    __ASM volatile("fence.i");
 8007968:	0000100f          	fence.i
}
 800796c:	0001                	nop
    __FENCE_I();
#if defined(SMP_CPU_CNT) && SMP_CPU_CNT>1
    if (hart_id.b.core_id == 0) { 
#endif
        
        usart0_clk_en(ENABLE);
 800796e:	4505                	li	a0,1
 8007970:	fb6fe0ef          	jal	ra,8006126 <usart0_clk_en>

        iomux_clk_en(ENABLE);
 8007974:	4505                	li	a0,1
 8007976:	e52fe0ef          	jal	ra,8005fc8 <iomux_clk_en>

        idu_clk_en( ENABLE);
 800797a:	4505                	li	a0,1
 800797c:	e72fe0ef          	jal	ra,8005fee <idu_clk_en>

        #ifndef CFG_SIMULATION
        SystemCoreClock =  SYSTEM_CLOCK;
 8007980:	01250737          	lui	a4,0x1250
 8007984:	80070713          	addi	a4,a4,-2048 # 124f800 <__HEAP_SIZE+0x124f000>
 8007988:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
        #endif
        #ifdef CFG_SIMULATION
        all_clk_div(2);
        #endif
        USART_InitTypeDef usart_init_t;
        USART_StructInit(&usart_init_t);
 800798c:	fb040793          	addi	a5,s0,-80
 8007990:	853e                	mv	a0,a5
 8007992:	90aff0ef          	jal	ra,8006a9c <USART_StructInit>
#if defined(USART_SETUP_BIT_LENGTH_8)
        usart_init_t.USART_BaudRate = 115200;
 8007996:	67f1                	lui	a5,0x1c
 8007998:	20078793          	addi	a5,a5,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 800799c:	faf42823          	sw	a5,-80(s0)
        usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;                                              
 80079a0:	03000793          	li	a5,48
 80079a4:	faf42a23          	sw	a5,-76(s0)
        usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;                      
 80079a8:	4789                	li	a5,2
 80079aa:	faf42c23          	sw	a5,-72(s0)
        usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 80079ae:	4785                	li	a5,1
 80079b0:	fcf42023          	sw	a5,-64(s0)
        usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 80079b4:	4785                	li	a5,1
 80079b6:	fcf42223          	sw	a5,-60(s0)
        usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;                                
 80079ba:	fa042e23          	sw	zero,-68(s0)
        usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE |USART_SETUP_CTSE_DISABLE;
 80079be:	fc042423          	sw	zero,-56(s0)
        usart_init_t.USART_TX_CTL = USART_TXCTRL_ENABLE;
        usart_init_t.USART_RX_CTL = USART_RXCTRL_ENABLE;
        usart_init_t.USART_Parity = USART_PARITY_DISABLE;                                
        usart_init_t.USART_HardwareFlowControl = USART_HardwareFlowControl_NONE; 
#endif
        USART_Init(SOC_DEBUG_UART, &usart_init_t);
 80079c2:	fb040793          	addi	a5,s0,-80
 80079c6:	85be                	mv	a1,a5
 80079c8:	18000537          	lui	a0,0x18000
 80079cc:	e63fe0ef          	jal	ra,800682e <USART_Init>
        
        /* Display banner after UART initialized */
        SystemBannerPrint();
 80079d0:	a5fff0ef          	jal	ra,800742e <SystemBannerPrint>
        /* Initialize exception default handlers */
        Exception_Init();
 80079d4:	87dff0ef          	jal	ra,8007250 <Exception_Init>
        /* ECLIC initialization, mainly MTH and NLBIT */
        ECLIC_Init();
 80079d8:	ab5ff0ef          	jal	ra,800748c <ECLIC_Init>
        Trap_Init();
 80079dc:	3781                	jal	800791c <Trap_Init>
#if defined(SMP_CPU_CNT) && SMP_CPU_CNT>1
    }
#endif
}
 80079de:	0001                	nop
 80079e0:	40b6                	lw	ra,76(sp)
 80079e2:	4426                	lw	s0,72(sp)
 80079e4:	6161                	addi	sp,sp,80
 80079e6:	8082                	ret

080079e8 <_postmain_fini>:
 * For RISC-V gnu toolchain, _fini function might not be called
 * by __libc_fini_array function, so we defined a new function
 * to do initialization
 */
void _postmain_fini(int status)
{
 80079e8:	1101                	addi	sp,sp,-32
 80079ea:	ce22                	sw	s0,28(sp)
 80079ec:	1000                	addi	s0,sp,32
 80079ee:	fea42623          	sw	a0,-20(s0)
    /* TODO: Add your own finishing code here, called after main */
#if defined(SIMULATION_MODE)
    extern void simulation_exit(int status);
    simulation_exit(status);
#endif
}
 80079f2:	0001                	nop
 80079f4:	4472                	lw	s0,28(sp)
 80079f6:	6105                	addi	sp,sp,32
 80079f8:	8082                	ret

080079fa <_init>:
 * error init.c:(.text.__libc_init_array+0x26): undefined reference to '_init'
 * \note
 * Please use \ref _premain_init function now
 */
void _init(void)
{
 80079fa:	1141                	addi	sp,sp,-16
 80079fc:	c622                	sw	s0,12(sp)
 80079fe:	0800                	addi	s0,sp,16
    /* Don't put any code here, please use _premain_init now */
}
 8007a00:	0001                	nop
 8007a02:	4432                	lw	s0,12(sp)
 8007a04:	0141                	addi	sp,sp,16
 8007a06:	8082                	ret

08007a08 <_fini>:
 * error fini.c:(.text.__libc_fini_array+0x28): undefined reference to '_fini'
 * \note
 * Please use \ref _postmain_fini function now
 */
void _fini(void)
{
 8007a08:	1141                	addi	sp,sp,-16
 8007a0a:	c622                	sw	s0,12(sp)
 8007a0c:	0800                	addi	s0,sp,16
    /* Don't put any code here, please use _postmain_fini now */
}
 8007a0e:	0001                	nop
 8007a10:	4432                	lw	s0,12(sp)
 8007a12:	0141                	addi	sp,sp,16
 8007a14:	8082                	ret

08007a16 <pps_clk_compute>:
//	}
//
//}

void pps_clk_compute(pps_adjust_ptr pps_adjust_p)
{
 8007a16:	7135                	addi	sp,sp,-160
 8007a18:	cf06                	sw	ra,156(sp)
 8007a1a:	cd22                	sw	s0,152(sp)
 8007a1c:	cb4a                	sw	s2,148(sp)
 8007a1e:	c94e                	sw	s3,144(sp)
 8007a20:	c752                	sw	s4,140(sp)
 8007a22:	c556                	sw	s5,136(sp)
 8007a24:	c35a                	sw	s6,132(sp)
 8007a26:	c15e                	sw	s7,128(sp)
 8007a28:	dee2                	sw	s8,124(sp)
 8007a2a:	dce6                	sw	s9,120(sp)
 8007a2c:	b4a2                	fsd	fs0,104(sp)
 8007a2e:	1100                	addi	s0,sp,160
 8007a30:	f6a42623          	sw	a0,-148(s0)
	uint64_t delta_rx_time = timestamp_substract(pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] , pps_adjust_p->rx_time_set[0]);
 8007a34:	f6c42783          	lw	a5,-148(s0)
 8007a38:	0487c703          	lbu	a4,72(a5)
 8007a3c:	0497c683          	lbu	a3,73(a5)
 8007a40:	06a2                	slli	a3,a3,0x8
 8007a42:	8f55                	or	a4,a4,a3
 8007a44:	04a7c683          	lbu	a3,74(a5)
 8007a48:	06c2                	slli	a3,a3,0x10
 8007a4a:	8f55                	or	a4,a4,a3
 8007a4c:	04b7c683          	lbu	a3,75(a5)
 8007a50:	06e2                	slli	a3,a3,0x18
 8007a52:	8f55                	or	a4,a4,a3
 8007a54:	853a                	mv	a0,a4
 8007a56:	04c7c703          	lbu	a4,76(a5)
 8007a5a:	04d7c683          	lbu	a3,77(a5)
 8007a5e:	06a2                	slli	a3,a3,0x8
 8007a60:	8f55                	or	a4,a4,a3
 8007a62:	04e7c683          	lbu	a3,78(a5)
 8007a66:	06c2                	slli	a3,a3,0x10
 8007a68:	8f55                	or	a4,a4,a3
 8007a6a:	04f7c783          	lbu	a5,79(a5)
 8007a6e:	07e2                	slli	a5,a5,0x18
 8007a70:	8fd9                	or	a5,a5,a4
 8007a72:	85be                	mv	a1,a5
 8007a74:	882a                	mv	a6,a0
 8007a76:	88ae                	mv	a7,a1
 8007a78:	f6c42783          	lw	a5,-148(s0)
 8007a7c:	0287c703          	lbu	a4,40(a5)
 8007a80:	0297c683          	lbu	a3,41(a5)
 8007a84:	06a2                	slli	a3,a3,0x8
 8007a86:	8f55                	or	a4,a4,a3
 8007a88:	02a7c683          	lbu	a3,42(a5)
 8007a8c:	06c2                	slli	a3,a3,0x10
 8007a8e:	8f55                	or	a4,a4,a3
 8007a90:	02b7c683          	lbu	a3,43(a5)
 8007a94:	06e2                	slli	a3,a3,0x18
 8007a96:	8f55                	or	a4,a4,a3
 8007a98:	853a                	mv	a0,a4
 8007a9a:	02c7c703          	lbu	a4,44(a5)
 8007a9e:	02d7c683          	lbu	a3,45(a5)
 8007aa2:	06a2                	slli	a3,a3,0x8
 8007aa4:	8f55                	or	a4,a4,a3
 8007aa6:	02e7c683          	lbu	a3,46(a5)
 8007aaa:	06c2                	slli	a3,a3,0x10
 8007aac:	8f55                	or	a4,a4,a3
 8007aae:	02f7c783          	lbu	a5,47(a5)
 8007ab2:	07e2                	slli	a5,a5,0x18
 8007ab4:	8fd9                	or	a5,a5,a4
 8007ab6:	85be                	mv	a1,a5
 8007ab8:	872a                	mv	a4,a0
 8007aba:	87ae                	mv	a5,a1
 8007abc:	863a                	mv	a2,a4
 8007abe:	86be                	mv	a3,a5
 8007ac0:	8542                	mv	a0,a6
 8007ac2:	85c6                	mv	a1,a7
 8007ac4:	1d1070ef          	jal	ra,800f494 <timestamp_substract>
 8007ac8:	872a                	mv	a4,a0
 8007aca:	87ae                	mv	a5,a1
 8007acc:	f8e42c23          	sw	a4,-104(s0)
 8007ad0:	f8f42e23          	sw	a5,-100(s0)
	uint64_t delta_tx_time = timestamp_substract(pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1] , pps_adjust_p->tx_time_set[0]);
 8007ad4:	f6c42783          	lw	a5,-148(s0)
 8007ad8:	0207c703          	lbu	a4,32(a5)
 8007adc:	0217c683          	lbu	a3,33(a5)
 8007ae0:	06a2                	slli	a3,a3,0x8
 8007ae2:	8f55                	or	a4,a4,a3
 8007ae4:	0227c683          	lbu	a3,34(a5)
 8007ae8:	06c2                	slli	a3,a3,0x10
 8007aea:	8f55                	or	a4,a4,a3
 8007aec:	0237c683          	lbu	a3,35(a5)
 8007af0:	06e2                	slli	a3,a3,0x18
 8007af2:	8f55                	or	a4,a4,a3
 8007af4:	853a                	mv	a0,a4
 8007af6:	0247c703          	lbu	a4,36(a5)
 8007afa:	0257c683          	lbu	a3,37(a5)
 8007afe:	06a2                	slli	a3,a3,0x8
 8007b00:	8f55                	or	a4,a4,a3
 8007b02:	0267c683          	lbu	a3,38(a5)
 8007b06:	06c2                	slli	a3,a3,0x10
 8007b08:	8f55                	or	a4,a4,a3
 8007b0a:	0277c783          	lbu	a5,39(a5)
 8007b0e:	07e2                	slli	a5,a5,0x18
 8007b10:	8fd9                	or	a5,a5,a4
 8007b12:	85be                	mv	a1,a5
 8007b14:	882a                	mv	a6,a0
 8007b16:	88ae                	mv	a7,a1
 8007b18:	f6c42783          	lw	a5,-148(s0)
 8007b1c:	0007c703          	lbu	a4,0(a5)
 8007b20:	0017c683          	lbu	a3,1(a5)
 8007b24:	06a2                	slli	a3,a3,0x8
 8007b26:	8f55                	or	a4,a4,a3
 8007b28:	0027c683          	lbu	a3,2(a5)
 8007b2c:	06c2                	slli	a3,a3,0x10
 8007b2e:	8f55                	or	a4,a4,a3
 8007b30:	0037c683          	lbu	a3,3(a5)
 8007b34:	06e2                	slli	a3,a3,0x18
 8007b36:	8f55                	or	a4,a4,a3
 8007b38:	853a                	mv	a0,a4
 8007b3a:	0047c703          	lbu	a4,4(a5)
 8007b3e:	0057c683          	lbu	a3,5(a5)
 8007b42:	06a2                	slli	a3,a3,0x8
 8007b44:	8f55                	or	a4,a4,a3
 8007b46:	0067c683          	lbu	a3,6(a5)
 8007b4a:	06c2                	slli	a3,a3,0x10
 8007b4c:	8f55                	or	a4,a4,a3
 8007b4e:	0077c783          	lbu	a5,7(a5)
 8007b52:	07e2                	slli	a5,a5,0x18
 8007b54:	8fd9                	or	a5,a5,a4
 8007b56:	85be                	mv	a1,a5
 8007b58:	872a                	mv	a4,a0
 8007b5a:	87ae                	mv	a5,a1
 8007b5c:	863a                	mv	a2,a4
 8007b5e:	86be                	mv	a3,a5
 8007b60:	8542                	mv	a0,a6
 8007b62:	85c6                	mv	a1,a7
 8007b64:	131070ef          	jal	ra,800f494 <timestamp_substract>
 8007b68:	872a                	mv	a4,a0
 8007b6a:	87ae                	mv	a5,a1
 8007b6c:	f8e42823          	sw	a4,-112(s0)
 8007b70:	f8f42a23          	sw	a5,-108(s0)
	double clk_frift_coff_new;
	if(delta_tx_time!=0)
 8007b74:	f9042783          	lw	a5,-112(s0)
 8007b78:	f9442703          	lw	a4,-108(s0)
 8007b7c:	8fd9                	or	a5,a5,a4
 8007b7e:	26078263          	beqz	a5,8007de2 <pps_clk_compute+0x3cc>
	{
		clk_frift_coff_new=(double)delta_rx_time / (double)delta_tx_time;
 8007b82:	f9842503          	lw	a0,-104(s0)
 8007b86:	f9c42583          	lw	a1,-100(s0)
 8007b8a:	1cc0e0ef          	jal	ra,8015d56 <__floatundidf>
 8007b8e:	22a50453          	fmv.d	fs0,fa0
 8007b92:	f9042503          	lw	a0,-112(s0)
 8007b96:	f9442583          	lw	a1,-108(s0)
 8007b9a:	1bc0e0ef          	jal	ra,8015d56 <__floatundidf>
 8007b9e:	22a507d3          	fmv.d	fa5,fa0
 8007ba2:	1af477d3          	fdiv.d	fa5,fs0,fa5
 8007ba6:	f8f43427          	fsd	fa5,-120(s0)
		if(pps_adjust_p->clk_drift_coff==0)
 8007baa:	f6c42783          	lw	a5,-148(s0)
 8007bae:	0617c703          	lbu	a4,97(a5)
 8007bb2:	0627c683          	lbu	a3,98(a5)
 8007bb6:	06a2                	slli	a3,a3,0x8
 8007bb8:	8f55                	or	a4,a4,a3
 8007bba:	0637c683          	lbu	a3,99(a5)
 8007bbe:	06c2                	slli	a3,a3,0x10
 8007bc0:	8f55                	or	a4,a4,a3
 8007bc2:	0647c683          	lbu	a3,100(a5)
 8007bc6:	06e2                	slli	a3,a3,0x18
 8007bc8:	8f55                	or	a4,a4,a3
 8007bca:	f6e42023          	sw	a4,-160(s0)
 8007bce:	0657c703          	lbu	a4,101(a5)
 8007bd2:	0667c683          	lbu	a3,102(a5)
 8007bd6:	06a2                	slli	a3,a3,0x8
 8007bd8:	8f55                	or	a4,a4,a3
 8007bda:	0677c683          	lbu	a3,103(a5)
 8007bde:	06c2                	slli	a3,a3,0x10
 8007be0:	8f55                	or	a4,a4,a3
 8007be2:	0687c783          	lbu	a5,104(a5)
 8007be6:	07e2                	slli	a5,a5,0x18
 8007be8:	8fd9                	or	a5,a5,a4
 8007bea:	f6f42223          	sw	a5,-156(s0)
 8007bee:	d20007d3          	fcvt.d.w	fa5,zero
 8007bf2:	f6043707          	fld	fa4,-160(s0)
 8007bf6:	a2f727d3          	feq.d	a5,fa4,fa5
 8007bfa:	cbe1                	beqz	a5,8007cca <pps_clk_compute+0x2b4>
		{
			pps_adjust_p->clk_drift_coff=clk_frift_coff_new;
 8007bfc:	f6c42783          	lw	a5,-148(s0)
 8007c00:	f8842703          	lw	a4,-120(s0)
 8007c04:	0ff77613          	zext.b	a2,a4
 8007c08:	0617c703          	lbu	a4,97(a5)
 8007c0c:	8b01                	andi	a4,a4,0
 8007c0e:	86ba                	mv	a3,a4
 8007c10:	8732                	mv	a4,a2
 8007c12:	8f55                	or	a4,a4,a3
 8007c14:	06e780a3          	sb	a4,97(a5)
 8007c18:	f8842703          	lw	a4,-120(s0)
 8007c1c:	8321                	srli	a4,a4,0x8
 8007c1e:	0ff77613          	zext.b	a2,a4
 8007c22:	0627c703          	lbu	a4,98(a5)
 8007c26:	8b01                	andi	a4,a4,0
 8007c28:	86ba                	mv	a3,a4
 8007c2a:	8732                	mv	a4,a2
 8007c2c:	8f55                	or	a4,a4,a3
 8007c2e:	06e78123          	sb	a4,98(a5)
 8007c32:	f8842703          	lw	a4,-120(s0)
 8007c36:	8341                	srli	a4,a4,0x10
 8007c38:	0ff77613          	zext.b	a2,a4
 8007c3c:	0637c703          	lbu	a4,99(a5)
 8007c40:	8b01                	andi	a4,a4,0
 8007c42:	86ba                	mv	a3,a4
 8007c44:	8732                	mv	a4,a2
 8007c46:	8f55                	or	a4,a4,a3
 8007c48:	06e781a3          	sb	a4,99(a5)
 8007c4c:	f8842703          	lw	a4,-120(s0)
 8007c50:	01875613          	srli	a2,a4,0x18
 8007c54:	0647c703          	lbu	a4,100(a5)
 8007c58:	8b01                	andi	a4,a4,0
 8007c5a:	86ba                	mv	a3,a4
 8007c5c:	8732                	mv	a4,a2
 8007c5e:	8f55                	or	a4,a4,a3
 8007c60:	06e78223          	sb	a4,100(a5)
 8007c64:	f8c42703          	lw	a4,-116(s0)
 8007c68:	0ff77613          	zext.b	a2,a4
 8007c6c:	0657c703          	lbu	a4,101(a5)
 8007c70:	8b01                	andi	a4,a4,0
 8007c72:	86ba                	mv	a3,a4
 8007c74:	8732                	mv	a4,a2
 8007c76:	8f55                	or	a4,a4,a3
 8007c78:	06e782a3          	sb	a4,101(a5)
 8007c7c:	f8c42703          	lw	a4,-116(s0)
 8007c80:	8321                	srli	a4,a4,0x8
 8007c82:	0ff77613          	zext.b	a2,a4
 8007c86:	0667c703          	lbu	a4,102(a5)
 8007c8a:	8b01                	andi	a4,a4,0
 8007c8c:	86ba                	mv	a3,a4
 8007c8e:	8732                	mv	a4,a2
 8007c90:	8f55                	or	a4,a4,a3
 8007c92:	06e78323          	sb	a4,102(a5)
 8007c96:	f8c42703          	lw	a4,-116(s0)
 8007c9a:	8341                	srli	a4,a4,0x10
 8007c9c:	0ff77613          	zext.b	a2,a4
 8007ca0:	0677c703          	lbu	a4,103(a5)
 8007ca4:	8b01                	andi	a4,a4,0
 8007ca6:	86ba                	mv	a3,a4
 8007ca8:	8732                	mv	a4,a2
 8007caa:	8f55                	or	a4,a4,a3
 8007cac:	06e783a3          	sb	a4,103(a5)
 8007cb0:	f8c42703          	lw	a4,-116(s0)
 8007cb4:	01875613          	srli	a2,a4,0x18
 8007cb8:	0687c703          	lbu	a4,104(a5)
 8007cbc:	8b01                	andi	a4,a4,0
 8007cbe:	86ba                	mv	a3,a4
 8007cc0:	8732                	mv	a4,a2
 8007cc2:	8f55                	or	a4,a4,a3
 8007cc4:	06e78423          	sb	a4,104(a5)
 8007cc8:	aa29                	j	8007de2 <pps_clk_compute+0x3cc>
		}
		else
		{
			pps_adjust_p->clk_drift_coff = (pps_adjust_p->clk_drift_coff+clk_frift_coff_new)/2;
 8007cca:	f6c42783          	lw	a5,-148(s0)
 8007cce:	0617c703          	lbu	a4,97(a5)
 8007cd2:	0627c683          	lbu	a3,98(a5)
 8007cd6:	06a2                	slli	a3,a3,0x8
 8007cd8:	8f55                	or	a4,a4,a3
 8007cda:	0637c683          	lbu	a3,99(a5)
 8007cde:	06c2                	slli	a3,a3,0x10
 8007ce0:	8f55                	or	a4,a4,a3
 8007ce2:	0647c683          	lbu	a3,100(a5)
 8007ce6:	06e2                	slli	a3,a3,0x18
 8007ce8:	8f55                	or	a4,a4,a3
 8007cea:	f6e42023          	sw	a4,-160(s0)
 8007cee:	0657c703          	lbu	a4,101(a5)
 8007cf2:	0667c683          	lbu	a3,102(a5)
 8007cf6:	06a2                	slli	a3,a3,0x8
 8007cf8:	8f55                	or	a4,a4,a3
 8007cfa:	0677c683          	lbu	a3,103(a5)
 8007cfe:	06c2                	slli	a3,a3,0x10
 8007d00:	8f55                	or	a4,a4,a3
 8007d02:	0687c783          	lbu	a5,104(a5)
 8007d06:	07e2                	slli	a5,a5,0x18
 8007d08:	8fd9                	or	a5,a5,a4
 8007d0a:	f6f42223          	sw	a5,-156(s0)
 8007d0e:	f8843787          	fld	fa5,-120(s0)
 8007d12:	f6043707          	fld	fa4,-160(s0)
 8007d16:	02f77753          	fadd.d	fa4,fa4,fa5
 8007d1a:	c381b787          	fld	fa5,-968(gp) # 8117c28 <_global_impure_ptr+0x238>
 8007d1e:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8007d22:	f6f43027          	fsd	fa5,-160(s0)
 8007d26:	f6042603          	lw	a2,-160(s0)
 8007d2a:	f6442683          	lw	a3,-156(s0)
 8007d2e:	f6c42783          	lw	a5,-148(s0)
 8007d32:	0ff67513          	zext.b	a0,a2
 8007d36:	0617c703          	lbu	a4,97(a5)
 8007d3a:	8b01                	andi	a4,a4,0
 8007d3c:	85ba                	mv	a1,a4
 8007d3e:	872a                	mv	a4,a0
 8007d40:	8f4d                	or	a4,a4,a1
 8007d42:	06e780a3          	sb	a4,97(a5)
 8007d46:	00865713          	srli	a4,a2,0x8
 8007d4a:	0ff77513          	zext.b	a0,a4
 8007d4e:	0627c703          	lbu	a4,98(a5)
 8007d52:	8b01                	andi	a4,a4,0
 8007d54:	85ba                	mv	a1,a4
 8007d56:	872a                	mv	a4,a0
 8007d58:	8f4d                	or	a4,a4,a1
 8007d5a:	06e78123          	sb	a4,98(a5)
 8007d5e:	01065713          	srli	a4,a2,0x10
 8007d62:	0ff77513          	zext.b	a0,a4
 8007d66:	0637c703          	lbu	a4,99(a5)
 8007d6a:	8b01                	andi	a4,a4,0
 8007d6c:	85ba                	mv	a1,a4
 8007d6e:	872a                	mv	a4,a0
 8007d70:	8f4d                	or	a4,a4,a1
 8007d72:	06e781a3          	sb	a4,99(a5)
 8007d76:	01865513          	srli	a0,a2,0x18
 8007d7a:	0647c703          	lbu	a4,100(a5)
 8007d7e:	8b01                	andi	a4,a4,0
 8007d80:	85ba                	mv	a1,a4
 8007d82:	872a                	mv	a4,a0
 8007d84:	8f4d                	or	a4,a4,a1
 8007d86:	06e78223          	sb	a4,100(a5)
 8007d8a:	0ff6f513          	zext.b	a0,a3
 8007d8e:	0657c703          	lbu	a4,101(a5)
 8007d92:	8b01                	andi	a4,a4,0
 8007d94:	85ba                	mv	a1,a4
 8007d96:	872a                	mv	a4,a0
 8007d98:	8f4d                	or	a4,a4,a1
 8007d9a:	06e782a3          	sb	a4,101(a5)
 8007d9e:	0086d713          	srli	a4,a3,0x8
 8007da2:	0ff77513          	zext.b	a0,a4
 8007da6:	0667c703          	lbu	a4,102(a5)
 8007daa:	8b01                	andi	a4,a4,0
 8007dac:	85ba                	mv	a1,a4
 8007dae:	872a                	mv	a4,a0
 8007db0:	8f4d                	or	a4,a4,a1
 8007db2:	06e78323          	sb	a4,102(a5)
 8007db6:	0106d713          	srli	a4,a3,0x10
 8007dba:	0ff77513          	zext.b	a0,a4
 8007dbe:	0677c703          	lbu	a4,103(a5)
 8007dc2:	8b01                	andi	a4,a4,0
 8007dc4:	85ba                	mv	a1,a4
 8007dc6:	872a                	mv	a4,a0
 8007dc8:	8f4d                	or	a4,a4,a1
 8007dca:	06e783a3          	sb	a4,103(a5)
 8007dce:	0186d613          	srli	a2,a3,0x18
 8007dd2:	0687c703          	lbu	a4,104(a5)
 8007dd6:	8b01                	andi	a4,a4,0
 8007dd8:	86ba                	mv	a3,a4
 8007dda:	8732                	mv	a4,a2
 8007ddc:	8f55                	or	a4,a4,a3
 8007dde:	06e78423          	sb	a4,104(a5)
		//pps_adjust_p->clk_drift_coff=clk_frift_coff_new;

	}
//	pps_adjust_p->clk_offset_coff = pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] - pps_adjust_p->clk_drift_coff * pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1];

    uint64_t rx_sum=0;uint64_t tx_sum=0;
 8007de2:	4781                	li	a5,0
 8007de4:	4801                	li	a6,0
 8007de6:	faf42c23          	sw	a5,-72(s0)
 8007dea:	fb042e23          	sw	a6,-68(s0)
 8007dee:	faf42823          	sw	a5,-80(s0)
 8007df2:	fb042a23          	sw	a6,-76(s0)
    double tx_ave=0;double rx_ave=0;
 8007df6:	f8042023          	sw	zero,-128(s0)
 8007dfa:	f8042223          	sw	zero,-124(s0)
 8007dfe:	f6042c23          	sw	zero,-136(s0)
 8007e02:	f6042e23          	sw	zero,-132(s0)
    uint8_t circle_count_tx=0;
 8007e06:	fa0407a3          	sb	zero,-81(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007e0a:	fa042423          	sw	zero,-88(s0)
 8007e0e:	aa3d                	j	8007f4c <pps_clk_compute+0x536>
    {
    	if(pps_adjust_p->tx_time_set[iter+1] < pps_adjust_p->tx_time_set[iter])
 8007e10:	fa842783          	lw	a5,-88(s0)
 8007e14:	0785                	addi	a5,a5,1
 8007e16:	f6c42703          	lw	a4,-148(s0)
 8007e1a:	078e                	slli	a5,a5,0x3
 8007e1c:	97ba                	add	a5,a5,a4
 8007e1e:	0007c703          	lbu	a4,0(a5)
 8007e22:	0017c583          	lbu	a1,1(a5)
 8007e26:	05a2                	slli	a1,a1,0x8
 8007e28:	8f4d                	or	a4,a4,a1
 8007e2a:	0027c583          	lbu	a1,2(a5)
 8007e2e:	05c2                	slli	a1,a1,0x10
 8007e30:	8f4d                	or	a4,a4,a1
 8007e32:	0037c583          	lbu	a1,3(a5)
 8007e36:	05e2                	slli	a1,a1,0x18
 8007e38:	8f4d                	or	a4,a4,a1
 8007e3a:	863a                	mv	a2,a4
 8007e3c:	0047c703          	lbu	a4,4(a5)
 8007e40:	0057c583          	lbu	a1,5(a5)
 8007e44:	05a2                	slli	a1,a1,0x8
 8007e46:	8f4d                	or	a4,a4,a1
 8007e48:	0067c583          	lbu	a1,6(a5)
 8007e4c:	05c2                	slli	a1,a1,0x10
 8007e4e:	8f4d                	or	a4,a4,a1
 8007e50:	0077c783          	lbu	a5,7(a5)
 8007e54:	07e2                	slli	a5,a5,0x18
 8007e56:	8fd9                	or	a5,a5,a4
 8007e58:	86be                	mv	a3,a5
 8007e5a:	f6c42703          	lw	a4,-148(s0)
 8007e5e:	fa842783          	lw	a5,-88(s0)
 8007e62:	078e                	slli	a5,a5,0x3
 8007e64:	97ba                	add	a5,a5,a4
 8007e66:	0007c703          	lbu	a4,0(a5)
 8007e6a:	0017c803          	lbu	a6,1(a5)
 8007e6e:	0822                	slli	a6,a6,0x8
 8007e70:	00e86733          	or	a4,a6,a4
 8007e74:	0027c803          	lbu	a6,2(a5)
 8007e78:	0842                	slli	a6,a6,0x10
 8007e7a:	00e86733          	or	a4,a6,a4
 8007e7e:	0037c803          	lbu	a6,3(a5)
 8007e82:	0862                	slli	a6,a6,0x18
 8007e84:	00e86733          	or	a4,a6,a4
 8007e88:	853a                	mv	a0,a4
 8007e8a:	0047c703          	lbu	a4,4(a5)
 8007e8e:	0057c803          	lbu	a6,5(a5)
 8007e92:	0822                	slli	a6,a6,0x8
 8007e94:	00e86733          	or	a4,a6,a4
 8007e98:	0067c803          	lbu	a6,6(a5)
 8007e9c:	0842                	slli	a6,a6,0x10
 8007e9e:	00e86733          	or	a4,a6,a4
 8007ea2:	0077c783          	lbu	a5,7(a5)
 8007ea6:	07e2                	slli	a5,a5,0x18
 8007ea8:	8fd9                	or	a5,a5,a4
 8007eaa:	85be                	mv	a1,a5
 8007eac:	872e                	mv	a4,a1
 8007eae:	87b6                	mv	a5,a3
 8007eb0:	00e7ea63          	bltu	a5,a4,8007ec4 <pps_clk_compute+0x4ae>
 8007eb4:	872e                	mv	a4,a1
 8007eb6:	87b6                	mv	a5,a3
 8007eb8:	00f71f63          	bne	a4,a5,8007ed6 <pps_clk_compute+0x4c0>
 8007ebc:	872a                	mv	a4,a0
 8007ebe:	87b2                	mv	a5,a2
 8007ec0:	00e7fb63          	bgeu	a5,a4,8007ed6 <pps_clk_compute+0x4c0>
    	{
    		circle_count_tx=PPS_TR_CHECK_CNT-iter-1;
 8007ec4:	fa842783          	lw	a5,-88(s0)
 8007ec8:	0ff7f793          	zext.b	a5,a5
 8007ecc:	4711                	li	a4,4
 8007ece:	40f707b3          	sub	a5,a4,a5
 8007ed2:	faf407a3          	sb	a5,-81(s0)
    	}
    	tx_sum=tx_sum + pps_adjust_p->tx_time_set[iter];
 8007ed6:	f6c42703          	lw	a4,-148(s0)
 8007eda:	fa842783          	lw	a5,-88(s0)
 8007ede:	078e                	slli	a5,a5,0x3
 8007ee0:	97ba                	add	a5,a5,a4
 8007ee2:	0007c703          	lbu	a4,0(a5)
 8007ee6:	0017c683          	lbu	a3,1(a5)
 8007eea:	06a2                	slli	a3,a3,0x8
 8007eec:	8f55                	or	a4,a4,a3
 8007eee:	0027c683          	lbu	a3,2(a5)
 8007ef2:	06c2                	slli	a3,a3,0x10
 8007ef4:	8f55                	or	a4,a4,a3
 8007ef6:	0037c683          	lbu	a3,3(a5)
 8007efa:	06e2                	slli	a3,a3,0x18
 8007efc:	8f55                	or	a4,a4,a3
 8007efe:	853a                	mv	a0,a4
 8007f00:	0047c703          	lbu	a4,4(a5)
 8007f04:	0057c683          	lbu	a3,5(a5)
 8007f08:	06a2                	slli	a3,a3,0x8
 8007f0a:	8f55                	or	a4,a4,a3
 8007f0c:	0067c683          	lbu	a3,6(a5)
 8007f10:	06c2                	slli	a3,a3,0x10
 8007f12:	8f55                	or	a4,a4,a3
 8007f14:	0077c783          	lbu	a5,7(a5)
 8007f18:	07e2                	slli	a5,a5,0x18
 8007f1a:	8fd9                	or	a5,a5,a4
 8007f1c:	85be                	mv	a1,a5
 8007f1e:	fb042603          	lw	a2,-80(s0)
 8007f22:	fb442683          	lw	a3,-76(s0)
 8007f26:	00a60733          	add	a4,a2,a0
 8007f2a:	883a                	mv	a6,a4
 8007f2c:	00c83833          	sltu	a6,a6,a2
 8007f30:	00b687b3          	add	a5,a3,a1
 8007f34:	00f806b3          	add	a3,a6,a5
 8007f38:	87b6                	mv	a5,a3
 8007f3a:	fae42823          	sw	a4,-80(s0)
 8007f3e:	faf42a23          	sw	a5,-76(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007f42:	fa842783          	lw	a5,-88(s0)
 8007f46:	0785                	addi	a5,a5,1
 8007f48:	faf42423          	sw	a5,-88(s0)
 8007f4c:	fa842703          	lw	a4,-88(s0)
 8007f50:	478d                	li	a5,3
 8007f52:	eae7dfe3          	bge	a5,a4,8007e10 <pps_clk_compute+0x3fa>
    }
    tx_sum= tx_sum + pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1] + circle_count_tx * FULL_STAMP_MAX;
 8007f56:	f6c42783          	lw	a5,-148(s0)
 8007f5a:	0207c703          	lbu	a4,32(a5)
 8007f5e:	0217c583          	lbu	a1,33(a5)
 8007f62:	05a2                	slli	a1,a1,0x8
 8007f64:	8f4d                	or	a4,a4,a1
 8007f66:	0227c583          	lbu	a1,34(a5)
 8007f6a:	05c2                	slli	a1,a1,0x10
 8007f6c:	8f4d                	or	a4,a4,a1
 8007f6e:	0237c583          	lbu	a1,35(a5)
 8007f72:	05e2                	slli	a1,a1,0x18
 8007f74:	8f4d                	or	a4,a4,a1
 8007f76:	863a                	mv	a2,a4
 8007f78:	0247c703          	lbu	a4,36(a5)
 8007f7c:	0257c583          	lbu	a1,37(a5)
 8007f80:	05a2                	slli	a1,a1,0x8
 8007f82:	8f4d                	or	a4,a4,a1
 8007f84:	0267c583          	lbu	a1,38(a5)
 8007f88:	05c2                	slli	a1,a1,0x10
 8007f8a:	8f4d                	or	a4,a4,a1
 8007f8c:	0277c783          	lbu	a5,39(a5)
 8007f90:	07e2                	slli	a5,a5,0x18
 8007f92:	8fd9                	or	a5,a5,a4
 8007f94:	86be                	mv	a3,a5
 8007f96:	fb042503          	lw	a0,-80(s0)
 8007f9a:	fb442583          	lw	a1,-76(s0)
 8007f9e:	00a60733          	add	a4,a2,a0
 8007fa2:	883a                	mv	a6,a4
 8007fa4:	00c83833          	sltu	a6,a6,a2
 8007fa8:	00b687b3          	add	a5,a3,a1
 8007fac:	00f806b3          	add	a3,a6,a5
 8007fb0:	87b6                	mv	a5,a3
 8007fb2:	863a                	mv	a2,a4
 8007fb4:	86be                	mv	a3,a5
 8007fb6:	faf44783          	lbu	a5,-81(s0)
 8007fba:	0ff7f793          	zext.b	a5,a5
 8007fbe:	8c3e                	mv	s8,a5
 8007fc0:	4c81                	li	s9,0
 8007fc2:	009c1b93          	slli	s7,s8,0x9
 8007fc6:	4b01                	li	s6,0
 8007fc8:	855a                	mv	a0,s6
 8007fca:	85de                	mv	a1,s7
 8007fcc:	00a60733          	add	a4,a2,a0
 8007fd0:	883a                	mv	a6,a4
 8007fd2:	00c83833          	sltu	a6,a6,a2
 8007fd6:	00b687b3          	add	a5,a3,a1
 8007fda:	00f806b3          	add	a3,a6,a5
 8007fde:	87b6                	mv	a5,a3
 8007fe0:	fae42823          	sw	a4,-80(s0)
 8007fe4:	faf42a23          	sw	a5,-76(s0)
    tx_ave = tx_sum / PPS_TR_CHECK_CNT;
 8007fe8:	fb042703          	lw	a4,-80(s0)
 8007fec:	fb442783          	lw	a5,-76(s0)
 8007ff0:	4615                	li	a2,5
 8007ff2:	4681                	li	a3,0
 8007ff4:	853a                	mv	a0,a4
 8007ff6:	85be                	mv	a1,a5
 8007ff8:	5750d0ef          	jal	ra,8015d6c <__udivdi3>
 8007ffc:	872a                	mv	a4,a0
 8007ffe:	87ae                	mv	a5,a1
 8008000:	853a                	mv	a0,a4
 8008002:	85be                	mv	a1,a5
 8008004:	5530d0ef          	jal	ra,8015d56 <__floatundidf>
 8008008:	22a507d3          	fmv.d	fa5,fa0
 800800c:	f8f43027          	fsd	fa5,-128(s0)
    tx_ave = timestamp_add(tx_ave,0);
 8008010:	f8043507          	fld	fa0,-128(s0)
 8008014:	4bb0d0ef          	jal	ra,8015cce <__fixdfdi>
 8008018:	872a                	mv	a4,a0
 800801a:	87ae                	mv	a5,a1
 800801c:	4601                	li	a2,0
 800801e:	4681                	li	a3,0
 8008020:	853a                	mv	a0,a4
 8008022:	85be                	mv	a1,a5
 8008024:	1e2070ef          	jal	ra,800f206 <timestamp_add>
 8008028:	872a                	mv	a4,a0
 800802a:	87ae                	mv	a5,a1
 800802c:	853a                	mv	a0,a4
 800802e:	85be                	mv	a1,a5
 8008030:	5110d0ef          	jal	ra,8015d40 <__floatdidf>
 8008034:	22a507d3          	fmv.d	fa5,fa0
 8008038:	f8f43027          	fsd	fa5,-128(s0)

    uint8_t circle_count_rx=0;
 800803c:	fa0403a3          	sb	zero,-89(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8008040:	fa042023          	sw	zero,-96(s0)
 8008044:	a291                	j	8008188 <pps_clk_compute+0x772>
    {
    	if(pps_adjust_p->rx_time_set[iter+1] < pps_adjust_p->rx_time_set[iter])
 8008046:	fa042783          	lw	a5,-96(s0)
 800804a:	0785                	addi	a5,a5,1
 800804c:	f6c42703          	lw	a4,-148(s0)
 8008050:	0791                	addi	a5,a5,4
 8008052:	078e                	slli	a5,a5,0x3
 8008054:	97ba                	add	a5,a5,a4
 8008056:	0087c703          	lbu	a4,8(a5)
 800805a:	0097c583          	lbu	a1,9(a5)
 800805e:	05a2                	slli	a1,a1,0x8
 8008060:	8f4d                	or	a4,a4,a1
 8008062:	00a7c583          	lbu	a1,10(a5)
 8008066:	05c2                	slli	a1,a1,0x10
 8008068:	8f4d                	or	a4,a4,a1
 800806a:	00b7c583          	lbu	a1,11(a5)
 800806e:	05e2                	slli	a1,a1,0x18
 8008070:	8f4d                	or	a4,a4,a1
 8008072:	863a                	mv	a2,a4
 8008074:	00c7c703          	lbu	a4,12(a5)
 8008078:	00d7c583          	lbu	a1,13(a5)
 800807c:	05a2                	slli	a1,a1,0x8
 800807e:	8f4d                	or	a4,a4,a1
 8008080:	00e7c583          	lbu	a1,14(a5)
 8008084:	05c2                	slli	a1,a1,0x10
 8008086:	8f4d                	or	a4,a4,a1
 8008088:	00f7c783          	lbu	a5,15(a5)
 800808c:	07e2                	slli	a5,a5,0x18
 800808e:	8fd9                	or	a5,a5,a4
 8008090:	86be                	mv	a3,a5
 8008092:	f6c42703          	lw	a4,-148(s0)
 8008096:	fa042783          	lw	a5,-96(s0)
 800809a:	0791                	addi	a5,a5,4
 800809c:	078e                	slli	a5,a5,0x3
 800809e:	97ba                	add	a5,a5,a4
 80080a0:	0087c703          	lbu	a4,8(a5)
 80080a4:	0097c803          	lbu	a6,9(a5)
 80080a8:	0822                	slli	a6,a6,0x8
 80080aa:	00e86733          	or	a4,a6,a4
 80080ae:	00a7c803          	lbu	a6,10(a5)
 80080b2:	0842                	slli	a6,a6,0x10
 80080b4:	00e86733          	or	a4,a6,a4
 80080b8:	00b7c803          	lbu	a6,11(a5)
 80080bc:	0862                	slli	a6,a6,0x18
 80080be:	00e86733          	or	a4,a6,a4
 80080c2:	853a                	mv	a0,a4
 80080c4:	00c7c703          	lbu	a4,12(a5)
 80080c8:	00d7c803          	lbu	a6,13(a5)
 80080cc:	0822                	slli	a6,a6,0x8
 80080ce:	00e86733          	or	a4,a6,a4
 80080d2:	00e7c803          	lbu	a6,14(a5)
 80080d6:	0842                	slli	a6,a6,0x10
 80080d8:	00e86733          	or	a4,a6,a4
 80080dc:	00f7c783          	lbu	a5,15(a5)
 80080e0:	07e2                	slli	a5,a5,0x18
 80080e2:	8fd9                	or	a5,a5,a4
 80080e4:	85be                	mv	a1,a5
 80080e6:	872e                	mv	a4,a1
 80080e8:	87b6                	mv	a5,a3
 80080ea:	00e7ea63          	bltu	a5,a4,80080fe <pps_clk_compute+0x6e8>
 80080ee:	872e                	mv	a4,a1
 80080f0:	87b6                	mv	a5,a3
 80080f2:	00f71f63          	bne	a4,a5,8008110 <pps_clk_compute+0x6fa>
 80080f6:	872a                	mv	a4,a0
 80080f8:	87b2                	mv	a5,a2
 80080fa:	00e7fb63          	bgeu	a5,a4,8008110 <pps_clk_compute+0x6fa>
    	{
    		circle_count_rx=PPS_TR_CHECK_CNT-iter-1;
 80080fe:	fa042783          	lw	a5,-96(s0)
 8008102:	0ff7f793          	zext.b	a5,a5
 8008106:	4711                	li	a4,4
 8008108:	40f707b3          	sub	a5,a4,a5
 800810c:	faf403a3          	sb	a5,-89(s0)
    	}
    	rx_sum=rx_sum + pps_adjust_p->rx_time_set[iter];
 8008110:	f6c42703          	lw	a4,-148(s0)
 8008114:	fa042783          	lw	a5,-96(s0)
 8008118:	0791                	addi	a5,a5,4
 800811a:	078e                	slli	a5,a5,0x3
 800811c:	97ba                	add	a5,a5,a4
 800811e:	0087c703          	lbu	a4,8(a5)
 8008122:	0097c683          	lbu	a3,9(a5)
 8008126:	06a2                	slli	a3,a3,0x8
 8008128:	8f55                	or	a4,a4,a3
 800812a:	00a7c683          	lbu	a3,10(a5)
 800812e:	06c2                	slli	a3,a3,0x10
 8008130:	8f55                	or	a4,a4,a3
 8008132:	00b7c683          	lbu	a3,11(a5)
 8008136:	06e2                	slli	a3,a3,0x18
 8008138:	8f55                	or	a4,a4,a3
 800813a:	853a                	mv	a0,a4
 800813c:	00c7c703          	lbu	a4,12(a5)
 8008140:	00d7c683          	lbu	a3,13(a5)
 8008144:	06a2                	slli	a3,a3,0x8
 8008146:	8f55                	or	a4,a4,a3
 8008148:	00e7c683          	lbu	a3,14(a5)
 800814c:	06c2                	slli	a3,a3,0x10
 800814e:	8f55                	or	a4,a4,a3
 8008150:	00f7c783          	lbu	a5,15(a5)
 8008154:	07e2                	slli	a5,a5,0x18
 8008156:	8fd9                	or	a5,a5,a4
 8008158:	85be                	mv	a1,a5
 800815a:	fb842603          	lw	a2,-72(s0)
 800815e:	fbc42683          	lw	a3,-68(s0)
 8008162:	00a60733          	add	a4,a2,a0
 8008166:	883a                	mv	a6,a4
 8008168:	00c83833          	sltu	a6,a6,a2
 800816c:	00b687b3          	add	a5,a3,a1
 8008170:	00f806b3          	add	a3,a6,a5
 8008174:	87b6                	mv	a5,a3
 8008176:	fae42c23          	sw	a4,-72(s0)
 800817a:	faf42e23          	sw	a5,-68(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 800817e:	fa042783          	lw	a5,-96(s0)
 8008182:	0785                	addi	a5,a5,1
 8008184:	faf42023          	sw	a5,-96(s0)
 8008188:	fa042703          	lw	a4,-96(s0)
 800818c:	478d                	li	a5,3
 800818e:	eae7dce3          	bge	a5,a4,8008046 <pps_clk_compute+0x630>
    }
    rx_sum= rx_sum + pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] + circle_count_rx * FULL_STAMP_MAX;
 8008192:	f6c42783          	lw	a5,-148(s0)
 8008196:	0487c703          	lbu	a4,72(a5)
 800819a:	0497c583          	lbu	a1,73(a5)
 800819e:	05a2                	slli	a1,a1,0x8
 80081a0:	8f4d                	or	a4,a4,a1
 80081a2:	04a7c583          	lbu	a1,74(a5)
 80081a6:	05c2                	slli	a1,a1,0x10
 80081a8:	8f4d                	or	a4,a4,a1
 80081aa:	04b7c583          	lbu	a1,75(a5)
 80081ae:	05e2                	slli	a1,a1,0x18
 80081b0:	8f4d                	or	a4,a4,a1
 80081b2:	863a                	mv	a2,a4
 80081b4:	04c7c703          	lbu	a4,76(a5)
 80081b8:	04d7c583          	lbu	a1,77(a5)
 80081bc:	05a2                	slli	a1,a1,0x8
 80081be:	8f4d                	or	a4,a4,a1
 80081c0:	04e7c583          	lbu	a1,78(a5)
 80081c4:	05c2                	slli	a1,a1,0x10
 80081c6:	8f4d                	or	a4,a4,a1
 80081c8:	04f7c783          	lbu	a5,79(a5)
 80081cc:	07e2                	slli	a5,a5,0x18
 80081ce:	8fd9                	or	a5,a5,a4
 80081d0:	86be                	mv	a3,a5
 80081d2:	fb842503          	lw	a0,-72(s0)
 80081d6:	fbc42583          	lw	a1,-68(s0)
 80081da:	00a60733          	add	a4,a2,a0
 80081de:	883a                	mv	a6,a4
 80081e0:	00c83833          	sltu	a6,a6,a2
 80081e4:	00b687b3          	add	a5,a3,a1
 80081e8:	00f806b3          	add	a3,a6,a5
 80081ec:	87b6                	mv	a5,a3
 80081ee:	863a                	mv	a2,a4
 80081f0:	86be                	mv	a3,a5
 80081f2:	fa744783          	lbu	a5,-89(s0)
 80081f6:	0ff7f793          	zext.b	a5,a5
 80081fa:	8a3e                	mv	s4,a5
 80081fc:	4a81                	li	s5,0
 80081fe:	009a1993          	slli	s3,s4,0x9
 8008202:	4901                	li	s2,0
 8008204:	854a                	mv	a0,s2
 8008206:	85ce                	mv	a1,s3
 8008208:	00a60733          	add	a4,a2,a0
 800820c:	883a                	mv	a6,a4
 800820e:	00c83833          	sltu	a6,a6,a2
 8008212:	00b687b3          	add	a5,a3,a1
 8008216:	00f806b3          	add	a3,a6,a5
 800821a:	87b6                	mv	a5,a3
 800821c:	fae42c23          	sw	a4,-72(s0)
 8008220:	faf42e23          	sw	a5,-68(s0)
    rx_ave = rx_sum / PPS_TR_CHECK_CNT;
 8008224:	fb842703          	lw	a4,-72(s0)
 8008228:	fbc42783          	lw	a5,-68(s0)
 800822c:	4615                	li	a2,5
 800822e:	4681                	li	a3,0
 8008230:	853a                	mv	a0,a4
 8008232:	85be                	mv	a1,a5
 8008234:	3390d0ef          	jal	ra,8015d6c <__udivdi3>
 8008238:	872a                	mv	a4,a0
 800823a:	87ae                	mv	a5,a1
 800823c:	853a                	mv	a0,a4
 800823e:	85be                	mv	a1,a5
 8008240:	3170d0ef          	jal	ra,8015d56 <__floatundidf>
 8008244:	22a507d3          	fmv.d	fa5,fa0
 8008248:	f6f43c27          	fsd	fa5,-136(s0)
    rx_ave = timestamp_add(rx_ave,0);
 800824c:	f7843507          	fld	fa0,-136(s0)
 8008250:	27f0d0ef          	jal	ra,8015cce <__fixdfdi>
 8008254:	872a                	mv	a4,a0
 8008256:	87ae                	mv	a5,a1
 8008258:	4601                	li	a2,0
 800825a:	4681                	li	a3,0
 800825c:	853a                	mv	a0,a4
 800825e:	85be                	mv	a1,a5
 8008260:	7a7060ef          	jal	ra,800f206 <timestamp_add>
 8008264:	872a                	mv	a4,a0
 8008266:	87ae                	mv	a5,a1
 8008268:	853a                	mv	a0,a4
 800826a:	85be                	mv	a1,a5
 800826c:	2d50d0ef          	jal	ra,8015d40 <__floatdidf>
 8008270:	22a507d3          	fmv.d	fa5,fa0
 8008274:	f6f43c27          	fsd	fa5,-136(s0)
    if(circle_count_tx==0 && circle_count_rx==0)
 8008278:	faf44783          	lbu	a5,-81(s0)
 800827c:	12079263          	bnez	a5,80083a0 <pps_clk_compute+0x98a>
 8008280:	fa744783          	lbu	a5,-89(s0)
 8008284:	10079e63          	bnez	a5,80083a0 <pps_clk_compute+0x98a>
    {
    	pps_adjust_p->clk_offset_coff = rx_ave - pps_adjust_p->clk_drift_coff * tx_ave;
 8008288:	f6c42783          	lw	a5,-148(s0)
 800828c:	0617c703          	lbu	a4,97(a5)
 8008290:	0627c683          	lbu	a3,98(a5)
 8008294:	06a2                	slli	a3,a3,0x8
 8008296:	8f55                	or	a4,a4,a3
 8008298:	0637c683          	lbu	a3,99(a5)
 800829c:	06c2                	slli	a3,a3,0x10
 800829e:	8f55                	or	a4,a4,a3
 80082a0:	0647c683          	lbu	a3,100(a5)
 80082a4:	06e2                	slli	a3,a3,0x18
 80082a6:	8f55                	or	a4,a4,a3
 80082a8:	f6e42023          	sw	a4,-160(s0)
 80082ac:	0657c703          	lbu	a4,101(a5)
 80082b0:	0667c683          	lbu	a3,102(a5)
 80082b4:	06a2                	slli	a3,a3,0x8
 80082b6:	8f55                	or	a4,a4,a3
 80082b8:	0677c683          	lbu	a3,103(a5)
 80082bc:	06c2                	slli	a3,a3,0x10
 80082be:	8f55                	or	a4,a4,a3
 80082c0:	0687c783          	lbu	a5,104(a5)
 80082c4:	07e2                	slli	a5,a5,0x18
 80082c6:	8fd9                	or	a5,a5,a4
 80082c8:	f6f42223          	sw	a5,-156(s0)
 80082cc:	f8043787          	fld	fa5,-128(s0)
 80082d0:	f6043707          	fld	fa4,-160(s0)
 80082d4:	12f777d3          	fmul.d	fa5,fa4,fa5
 80082d8:	f7843707          	fld	fa4,-136(s0)
 80082dc:	0af777d3          	fsub.d	fa5,fa4,fa5
 80082e0:	f6f43027          	fsd	fa5,-160(s0)
 80082e4:	f6042603          	lw	a2,-160(s0)
 80082e8:	f6442683          	lw	a3,-156(s0)
 80082ec:	f6c42783          	lw	a5,-148(s0)
 80082f0:	0ff67513          	zext.b	a0,a2
 80082f4:	0697c703          	lbu	a4,105(a5)
 80082f8:	8b01                	andi	a4,a4,0
 80082fa:	85ba                	mv	a1,a4
 80082fc:	872a                	mv	a4,a0
 80082fe:	8f4d                	or	a4,a4,a1
 8008300:	06e784a3          	sb	a4,105(a5)
 8008304:	00865713          	srli	a4,a2,0x8
 8008308:	0ff77513          	zext.b	a0,a4
 800830c:	06a7c703          	lbu	a4,106(a5)
 8008310:	8b01                	andi	a4,a4,0
 8008312:	85ba                	mv	a1,a4
 8008314:	872a                	mv	a4,a0
 8008316:	8f4d                	or	a4,a4,a1
 8008318:	06e78523          	sb	a4,106(a5)
 800831c:	01065713          	srli	a4,a2,0x10
 8008320:	0ff77513          	zext.b	a0,a4
 8008324:	06b7c703          	lbu	a4,107(a5)
 8008328:	8b01                	andi	a4,a4,0
 800832a:	85ba                	mv	a1,a4
 800832c:	872a                	mv	a4,a0
 800832e:	8f4d                	or	a4,a4,a1
 8008330:	06e785a3          	sb	a4,107(a5)
 8008334:	01865513          	srli	a0,a2,0x18
 8008338:	06c7c703          	lbu	a4,108(a5)
 800833c:	8b01                	andi	a4,a4,0
 800833e:	85ba                	mv	a1,a4
 8008340:	872a                	mv	a4,a0
 8008342:	8f4d                	or	a4,a4,a1
 8008344:	06e78623          	sb	a4,108(a5)
 8008348:	0ff6f513          	zext.b	a0,a3
 800834c:	06d7c703          	lbu	a4,109(a5)
 8008350:	8b01                	andi	a4,a4,0
 8008352:	85ba                	mv	a1,a4
 8008354:	872a                	mv	a4,a0
 8008356:	8f4d                	or	a4,a4,a1
 8008358:	06e786a3          	sb	a4,109(a5)
 800835c:	0086d713          	srli	a4,a3,0x8
 8008360:	0ff77513          	zext.b	a0,a4
 8008364:	06e7c703          	lbu	a4,110(a5)
 8008368:	8b01                	andi	a4,a4,0
 800836a:	85ba                	mv	a1,a4
 800836c:	872a                	mv	a4,a0
 800836e:	8f4d                	or	a4,a4,a1
 8008370:	06e78723          	sb	a4,110(a5)
 8008374:	0106d713          	srli	a4,a3,0x10
 8008378:	0ff77513          	zext.b	a0,a4
 800837c:	06f7c703          	lbu	a4,111(a5)
 8008380:	8b01                	andi	a4,a4,0
 8008382:	85ba                	mv	a1,a4
 8008384:	872a                	mv	a4,a0
 8008386:	8f4d                	or	a4,a4,a1
 8008388:	06e787a3          	sb	a4,111(a5)
 800838c:	0186d613          	srli	a2,a3,0x18
 8008390:	0707c703          	lbu	a4,112(a5)
 8008394:	8b01                	andi	a4,a4,0
 8008396:	86ba                	mv	a3,a4
 8008398:	8732                	mv	a4,a2
 800839a:	8f55                	or	a4,a4,a3
 800839c:	06e78823          	sb	a4,112(a5)
    }
}
 80083a0:	0001                	nop
 80083a2:	40fa                	lw	ra,156(sp)
 80083a4:	446a                	lw	s0,152(sp)
 80083a6:	495a                	lw	s2,148(sp)
 80083a8:	49ca                	lw	s3,144(sp)
 80083aa:	4a3a                	lw	s4,140(sp)
 80083ac:	4aaa                	lw	s5,136(sp)
 80083ae:	4b1a                	lw	s6,132(sp)
 80083b0:	4b8a                	lw	s7,128(sp)
 80083b2:	5c76                	lw	s8,124(sp)
 80083b4:	5ce6                	lw	s9,120(sp)
 80083b6:	3426                	fld	fs0,104(sp)
 80083b8:	610d                	addi	sp,sp,160
 80083ba:	8082                	ret

080083bc <SPI_Init>:

/**
  * \brief configure the SPI peripheral
  */
void SPI_Init(void)
{
 80083bc:	7139                	addi	sp,sp,-64
 80083be:	de06                	sw	ra,60(sp)
 80083c0:	dc22                	sw	s0,56(sp)
 80083c2:	0080                	addi	s0,sp,64
    QSPI_XIP_InitTypeDef spixip_init_struct = {0};
 80083c4:	fc042423          	sw	zero,-56(s0)
 80083c8:	fc042623          	sw	zero,-52(s0)
 80083cc:	fc042823          	sw	zero,-48(s0)
 80083d0:	fc042a23          	sw	zero,-44(s0)
 80083d4:	fc042c23          	sw	zero,-40(s0)
 80083d8:	fc042e23          	sw	zero,-36(s0)
 80083dc:	fe042023          	sw	zero,-32(s0)
 80083e0:	fe042223          	sw	zero,-28(s0)
 80083e4:	fe042423          	sw	zero,-24(s0)
 80083e8:	fe042623          	sw	zero,-20(s0)
    /* deinitilize SPI and the parameters */
    QSPI_XIP_StructInit(&spixip_init_struct);
 80083ec:	fc840793          	addi	a5,s0,-56
 80083f0:	853e                	mv	a0,a5
 80083f2:	b14fe0ef          	jal	ra,8006706 <QSPI_XIP_StructInit>

    spixip_init_struct.ProtolMode = QSPI_XIP_FMT_PROTO_SINGLE;
 80083f6:	fe042023          	sw	zero,-32(s0)
    spixip_init_struct.DataSize = QSPI_XIP_FMT_LEN_8B;
 80083fa:	000807b7          	lui	a5,0x80
 80083fe:	fef42423          	sw	a5,-24(s0)
    spixip_init_struct.CPOL = QSPI_XIP_SCKMODE_CPOL_LOW;
 8008402:	fc042a23          	sw	zero,-44(s0)
    spixip_init_struct.CPHA = QSPI_XIP_SCKMODE_CPHA_EDGE1;
 8008406:	fc042c23          	sw	zero,-40(s0)
    spixip_init_struct.SCKDIV = QSPI_XIP_SCKDIV_PRESCALER_8;
 800840a:	478d                	li	a5,3
 800840c:	fcf42423          	sw	a5,-56(s0)
    spixip_init_struct.Endian = QSPI_XIP_FMT_ENDIAN_MSB;
 8008410:	fe042223          	sw	zero,-28(s0)
    spixip_init_struct.SSM = QSPI_XIP_CR_SSM_HARD;
 8008414:	fc042e23          	sw	zero,-36(s0)
    spixip_init_struct.DevMode = QSPI_XIP_CR_MODE_MASTER;
 8008418:	4785                	li	a5,1
 800841a:	fcf42623          	sw	a5,-52(s0)
    spixip_init_struct.Force = (QSPI_XIP_FORCE_EN | QSPI_XIP_FORCE_WP);
 800841e:	478d                	li	a5,3
 8008420:	fef42623          	sw	a5,-20(s0)
    QSPI_XIP_Init(QSPI_XIP0, &spixip_init_struct);
 8008424:	fc840793          	addi	a5,s0,-56
 8008428:	85be                	mv	a1,a5
 800842a:	14001537          	lui	a0,0x14001
 800842e:	992fe0ef          	jal	ra,80065c0 <QSPI_XIP_Init>
}
 8008432:	0001                	nop
 8008434:	50f2                	lw	ra,60(sp)
 8008436:	5462                	lw	s0,56(sp)
 8008438:	6121                	addi	sp,sp,64
 800843a:	8082                	ret

0800843c <SPI_WriteByte>:

void SPI_WriteByte(uint8_t txdata)
{
 800843c:	1101                	addi	sp,sp,-32
 800843e:	ce06                	sw	ra,28(sp)
 8008440:	cc22                	sw	s0,24(sp)
 8008442:	1000                	addi	s0,sp,32
 8008444:	87aa                	mv	a5,a0
 8008446:	fef407a3          	sb	a5,-17(s0)
    QSPI_XIP_DirectionConfig(QSPI_XIP0, QSPI_XIP_FMT_DIR_TX);
 800844a:	45a1                	li	a1,8
 800844c:	14001537          	lui	a0,0x14001
 8008450:	b1afe0ef          	jal	ra,800676a <QSPI_XIP_DirectionConfig>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_TX_FULL)) {}
 8008454:	0001                	nop
 8008456:	45c1                	li	a1,16
 8008458:	14001537          	lui	a0,0x14001
 800845c:	b50fe0ef          	jal	ra,80067ac <QSPI_XIP_GetFlag>
 8008460:	872a                	mv	a4,a0
 8008462:	4785                	li	a5,1
 8008464:	fef709e3          	beq	a4,a5,8008456 <SPI_WriteByte+0x1a>
    QSPI_XIP_SendData(QSPI_XIP0, txdata);
 8008468:	fef44783          	lbu	a5,-17(s0)
 800846c:	85be                	mv	a1,a5
 800846e:	14001537          	lui	a0,0x14001
 8008472:	b84fe0ef          	jal	ra,80067f6 <QSPI_XIP_SendData>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_BUSY)) {}
 8008476:	0001                	nop
 8008478:	4585                	li	a1,1
 800847a:	14001537          	lui	a0,0x14001
 800847e:	b2efe0ef          	jal	ra,80067ac <QSPI_XIP_GetFlag>
 8008482:	872a                	mv	a4,a0
 8008484:	4785                	li	a5,1
 8008486:	fef709e3          	beq	a4,a5,8008478 <SPI_WriteByte+0x3c>
}
 800848a:	0001                	nop
 800848c:	0001                	nop
 800848e:	40f2                	lw	ra,28(sp)
 8008490:	4462                	lw	s0,24(sp)
 8008492:	6105                	addi	sp,sp,32
 8008494:	8082                	ret

08008496 <SPI_ReadByte>:

uint8_t SPI_ReadByte(void)
{
 8008496:	1101                	addi	sp,sp,-32
 8008498:	ce06                	sw	ra,28(sp)
 800849a:	cc22                	sw	s0,24(sp)
 800849c:	1000                	addi	s0,sp,32
    uint8_t rxdata = 0;
 800849e:	fe0407a3          	sb	zero,-17(s0)
    QSPI_XIP_DirectionConfig(QSPI_XIP0, QSPI_XIP_FMT_DIR_RX);
 80084a2:	4581                	li	a1,0
 80084a4:	14001537          	lui	a0,0x14001
 80084a8:	ac2fe0ef          	jal	ra,800676a <QSPI_XIP_DirectionConfig>
    QSPI_XIP_SendData(QSPI_XIP0, Dummy_Byte);
 80084ac:	0ff00593          	li	a1,255
 80084b0:	14001537          	lui	a0,0x14001
 80084b4:	b42fe0ef          	jal	ra,80067f6 <QSPI_XIP_SendData>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_RX_EMPTY)) {}
 80084b8:	0001                	nop
 80084ba:	02000593          	li	a1,32
 80084be:	14001537          	lui	a0,0x14001
 80084c2:	aeafe0ef          	jal	ra,80067ac <QSPI_XIP_GetFlag>
 80084c6:	872a                	mv	a4,a0
 80084c8:	4785                	li	a5,1
 80084ca:	fef708e3          	beq	a4,a5,80084ba <SPI_ReadByte+0x24>
    rxdata = QSPI_XIP_ReceiveData(QSPI_XIP0) & 0xFF;
 80084ce:	14001537          	lui	a0,0x14001
 80084d2:	b44fe0ef          	jal	ra,8006816 <QSPI_XIP_ReceiveData>
 80084d6:	87aa                	mv	a5,a0
 80084d8:	fef407a3          	sb	a5,-17(s0)
    return rxdata;
 80084dc:	fef44783          	lbu	a5,-17(s0)
}
 80084e0:	853e                	mv	a0,a5
 80084e2:	40f2                	lw	ra,28(sp)
 80084e4:	4462                	lw	s0,24(sp)
 80084e6:	6105                	addi	sp,sp,32
 80084e8:	8082                	ret

080084ea <SPI_ReadJEDEC>:

void SPI_ReadJEDEC(void)
{
 80084ea:	1101                	addi	sp,sp,-32
 80084ec:	ce06                	sw	ra,28(sp)
 80084ee:	cc22                	sw	s0,24(sp)
 80084f0:	1000                	addi	s0,sp,32
    SPI_CS_ON;
 80084f2:	4589                	li	a1,2
 80084f4:	14001537          	lui	a0,0x14001
 80084f8:	adefe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_JedecDeviceID);
 80084fc:	09f00513          	li	a0,159
 8008500:	3f35                	jal	800843c <SPI_WriteByte>
    for (int i = 0; i < 3; i++) {
 8008502:	fe042623          	sw	zero,-20(s0)
 8008506:	a839                	j	8008524 <SPI_ReadJEDEC+0x3a>
        printf("JEDEC[%d]:%#x\n", i, SPI_ReadByte());
 8008508:	3779                	jal	8008496 <SPI_ReadByte>
 800850a:	87aa                	mv	a5,a0
 800850c:	863e                	mv	a2,a5
 800850e:	fec42583          	lw	a1,-20(s0)
 8008512:	c4018513          	addi	a0,gp,-960 # 8117c30 <_global_impure_ptr+0x240>
 8008516:	75f0d0ef          	jal	ra,8016474 <iprintf>
    for (int i = 0; i < 3; i++) {
 800851a:	fec42783          	lw	a5,-20(s0)
 800851e:	0785                	addi	a5,a5,1
 8008520:	fef42623          	sw	a5,-20(s0)
 8008524:	fec42703          	lw	a4,-20(s0)
 8008528:	4789                	li	a5,2
 800852a:	fce7dfe3          	bge	a5,a4,8008508 <SPI_ReadJEDEC+0x1e>
    }
    SPI_CS_OFF;
 800852e:	458d                	li	a1,3
 8008530:	14001537          	lui	a0,0x14001
 8008534:	aa2fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
}
 8008538:	0001                	nop
 800853a:	40f2                	lw	ra,28(sp)
 800853c:	4462                	lw	s0,24(sp)
 800853e:	6105                	addi	sp,sp,32
 8008540:	8082                	ret

08008542 <SPI_Wip>:

void SPI_Wip(void)
{
 8008542:	1101                	addi	sp,sp,-32
 8008544:	ce06                	sw	ra,28(sp)
 8008546:	cc22                	sw	s0,24(sp)
 8008548:	1000                	addi	s0,sp,32
    uint8_t temp = 0;
 800854a:	fe0407a3          	sb	zero,-17(s0)
    SPI_CS_ON;
 800854e:	4589                	li	a1,2
 8008550:	14001537          	lui	a0,0x14001
 8008554:	a82fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_ReadStatusReg1);
 8008558:	4515                	li	a0,5
 800855a:	35cd                	jal	800843c <SPI_WriteByte>
    do {
        temp = SPI_ReadByte() & WIP_Flag;
 800855c:	3f2d                	jal	8008496 <SPI_ReadByte>
 800855e:	87aa                	mv	a5,a0
 8008560:	8b85                	andi	a5,a5,1
 8008562:	fef407a3          	sb	a5,-17(s0)
    } while (temp);
 8008566:	fef44783          	lbu	a5,-17(s0)
 800856a:	fbed                	bnez	a5,800855c <SPI_Wip+0x1a>
    SPI_CS_OFF;
 800856c:	458d                	li	a1,3
 800856e:	14001537          	lui	a0,0x14001
 8008572:	a64fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
}
 8008576:	0001                	nop
 8008578:	40f2                	lw	ra,28(sp)
 800857a:	4462                	lw	s0,24(sp)
 800857c:	6105                	addi	sp,sp,32
 800857e:	8082                	ret

08008580 <SPI_WriteEnable>:

void SPI_WriteEnable(void)
{
 8008580:	1141                	addi	sp,sp,-16
 8008582:	c606                	sw	ra,12(sp)
 8008584:	c422                	sw	s0,8(sp)
 8008586:	0800                	addi	s0,sp,16
    SPI_CS_ON;
 8008588:	4589                	li	a1,2
 800858a:	14001537          	lui	a0,0x14001
 800858e:	a48fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_WriteEnable);
 8008592:	4519                	li	a0,6
 8008594:	3565                	jal	800843c <SPI_WriteByte>
    SPI_CS_OFF;
 8008596:	458d                	li	a1,3
 8008598:	14001537          	lui	a0,0x14001
 800859c:	a3afe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
}
 80085a0:	0001                	nop
 80085a2:	40b2                	lw	ra,12(sp)
 80085a4:	4422                	lw	s0,8(sp)
 80085a6:	0141                	addi	sp,sp,16
 80085a8:	8082                	ret

080085aa <SPI_Erase>:
    SPI_CS_OFF;
    SPI_Wip();
}

void SPI_Erase(uint8_t cmd, uint32_t addr)
{
 80085aa:	1101                	addi	sp,sp,-32
 80085ac:	ce06                	sw	ra,28(sp)
 80085ae:	cc22                	sw	s0,24(sp)
 80085b0:	1000                	addi	s0,sp,32
 80085b2:	87aa                	mv	a5,a0
 80085b4:	feb42423          	sw	a1,-24(s0)
 80085b8:	fef407a3          	sb	a5,-17(s0)
    SPI_WriteEnable();
 80085bc:	37d1                	jal	8008580 <SPI_WriteEnable>
    SPI_CS_ON;
 80085be:	4589                	li	a1,2
 80085c0:	14001537          	lui	a0,0x14001
 80085c4:	a12fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 80085c8:	fef44783          	lbu	a5,-17(s0)
 80085cc:	853e                	mv	a0,a5
 80085ce:	e6fff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 80085d2:	fe842783          	lw	a5,-24(s0)
 80085d6:	83c1                	srli	a5,a5,0x10
 80085d8:	0ff7f793          	zext.b	a5,a5
 80085dc:	853e                	mv	a0,a5
 80085de:	e5fff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 80085e2:	fe842783          	lw	a5,-24(s0)
 80085e6:	83a1                	srli	a5,a5,0x8
 80085e8:	0ff7f793          	zext.b	a5,a5
 80085ec:	853e                	mv	a0,a5
 80085ee:	e4fff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr);
 80085f2:	fe842783          	lw	a5,-24(s0)
 80085f6:	0ff7f793          	zext.b	a5,a5
 80085fa:	853e                	mv	a0,a5
 80085fc:	e41ff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_CS_OFF;
 8008600:	458d                	li	a1,3
 8008602:	14001537          	lui	a0,0x14001
 8008606:	9d0fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_Wip();
 800860a:	3f25                	jal	8008542 <SPI_Wip>
}
 800860c:	0001                	nop
 800860e:	40f2                	lw	ra,28(sp)
 8008610:	4462                	lw	s0,24(sp)
 8008612:	6105                	addi	sp,sp,32
 8008614:	8082                	ret

08008616 <SPI_PageWrite>:

void SPI_PageWrite(uint8_t cmd, uint8_t* buf, uint32_t addr)
{
 8008616:	7179                	addi	sp,sp,-48
 8008618:	d606                	sw	ra,44(sp)
 800861a:	d422                	sw	s0,40(sp)
 800861c:	1800                	addi	s0,sp,48
 800861e:	87aa                	mv	a5,a0
 8008620:	fcb42c23          	sw	a1,-40(s0)
 8008624:	fcc42a23          	sw	a2,-44(s0)
 8008628:	fcf40fa3          	sb	a5,-33(s0)
    SPI_WriteEnable();
 800862c:	3f91                	jal	8008580 <SPI_WriteEnable>
    SPI_CS_ON;
 800862e:	4589                	li	a1,2
 8008630:	14001537          	lui	a0,0x14001
 8008634:	9a2fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 8008638:	fdf44783          	lbu	a5,-33(s0)
 800863c:	853e                	mv	a0,a5
 800863e:	dffff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 8008642:	fd442783          	lw	a5,-44(s0)
 8008646:	83c1                	srli	a5,a5,0x10
 8008648:	0ff7f793          	zext.b	a5,a5
 800864c:	853e                	mv	a0,a5
 800864e:	defff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 8008652:	fd442783          	lw	a5,-44(s0)
 8008656:	83a1                	srli	a5,a5,0x8
 8008658:	0ff7f793          	zext.b	a5,a5
 800865c:	853e                	mv	a0,a5
 800865e:	ddfff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr);
 8008662:	fd442783          	lw	a5,-44(s0)
 8008666:	0ff7f793          	zext.b	a5,a5
 800866a:	853e                	mv	a0,a5
 800866c:	dd1ff0ef          	jal	ra,800843c <SPI_WriteByte>
    for (int i = 0; i < 256; i++) {
 8008670:	fe042623          	sw	zero,-20(s0)
 8008674:	a005                	j	8008694 <SPI_PageWrite+0x7e>
        SPI_WriteByte(buf[i]);
 8008676:	fec42783          	lw	a5,-20(s0)
 800867a:	fd842703          	lw	a4,-40(s0)
 800867e:	97ba                	add	a5,a5,a4
 8008680:	0007c783          	lbu	a5,0(a5) # 80000 <__HEAP_SIZE+0x7f800>
 8008684:	853e                	mv	a0,a5
 8008686:	db7ff0ef          	jal	ra,800843c <SPI_WriteByte>
    for (int i = 0; i < 256; i++) {
 800868a:	fec42783          	lw	a5,-20(s0)
 800868e:	0785                	addi	a5,a5,1
 8008690:	fef42623          	sw	a5,-20(s0)
 8008694:	fec42703          	lw	a4,-20(s0)
 8008698:	0ff00793          	li	a5,255
 800869c:	fce7dde3          	bge	a5,a4,8008676 <SPI_PageWrite+0x60>
    }
    SPI_CS_OFF;
 80086a0:	458d                	li	a1,3
 80086a2:	14001537          	lui	a0,0x14001
 80086a6:	930fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_Wip();
 80086aa:	e99ff0ef          	jal	ra,8008542 <SPI_Wip>
}
 80086ae:	0001                	nop
 80086b0:	50b2                	lw	ra,44(sp)
 80086b2:	5422                	lw	s0,40(sp)
 80086b4:	6145                	addi	sp,sp,48
 80086b6:	8082                	ret

080086b8 <SPI_PageRead>:

void SPI_PageRead(uint8_t cmd, uint8_t* buf, uint32_t addr)
{
 80086b8:	7179                	addi	sp,sp,-48
 80086ba:	d606                	sw	ra,44(sp)
 80086bc:	d422                	sw	s0,40(sp)
 80086be:	d226                	sw	s1,36(sp)
 80086c0:	1800                	addi	s0,sp,48
 80086c2:	87aa                	mv	a5,a0
 80086c4:	fcb42c23          	sw	a1,-40(s0)
 80086c8:	fcc42a23          	sw	a2,-44(s0)
 80086cc:	fcf40fa3          	sb	a5,-33(s0)
    SPI_CS_ON;
 80086d0:	4589                	li	a1,2
 80086d2:	14001537          	lui	a0,0x14001
 80086d6:	900fe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 80086da:	fdf44783          	lbu	a5,-33(s0)
 80086de:	853e                	mv	a0,a5
 80086e0:	d5dff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 80086e4:	fd442783          	lw	a5,-44(s0)
 80086e8:	83c1                	srli	a5,a5,0x10
 80086ea:	0ff7f793          	zext.b	a5,a5
 80086ee:	853e                	mv	a0,a5
 80086f0:	d4dff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 80086f4:	fd442783          	lw	a5,-44(s0)
 80086f8:	83a1                	srli	a5,a5,0x8
 80086fa:	0ff7f793          	zext.b	a5,a5
 80086fe:	853e                	mv	a0,a5
 8008700:	d3dff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(addr);
 8008704:	fd442783          	lw	a5,-44(s0)
 8008708:	0ff7f793          	zext.b	a5,a5
 800870c:	853e                	mv	a0,a5
 800870e:	d2fff0ef          	jal	ra,800843c <SPI_WriteByte>
    SPI_WriteByte(Dummy_Byte);
 8008712:	0ff00513          	li	a0,255
 8008716:	d27ff0ef          	jal	ra,800843c <SPI_WriteByte>
    uint32_t value = QSPI_XIP0->FMT;
 800871a:	140017b7          	lui	a5,0x14001
 800871e:	43bc                	lw	a5,64(a5)
 8008720:	fef42423          	sw	a5,-24(s0)
    value &= ~QSPI_XIP_FMT_PROTO_MASK;
 8008724:	fe842783          	lw	a5,-24(s0)
 8008728:	9bf1                	andi	a5,a5,-4
 800872a:	fef42423          	sw	a5,-24(s0)
    if (FLASH_FastReadDual == cmd) {
 800872e:	fdf44703          	lbu	a4,-33(s0)
 8008732:	03b00793          	li	a5,59
 8008736:	00f71963          	bne	a4,a5,8008748 <SPI_PageRead+0x90>
        QSPI_XIP0->FMT = value | QSPI_XIP_FMT_PROTO_DUAL;
 800873a:	140017b7          	lui	a5,0x14001
 800873e:	fe842703          	lw	a4,-24(s0)
 8008742:	00176713          	ori	a4,a4,1
 8008746:	c3b8                	sw	a4,64(a5)
    }
    if (FLASH_FastReadQuad == cmd) {
 8008748:	fdf44703          	lbu	a4,-33(s0)
 800874c:	06b00793          	li	a5,107
 8008750:	00f71963          	bne	a4,a5,8008762 <SPI_PageRead+0xaa>
        QSPI_XIP0->FMT = value | QSPI_XIP_FMT_PROTO_QUAD;
 8008754:	140017b7          	lui	a5,0x14001
 8008758:	fe842703          	lw	a4,-24(s0)
 800875c:	00276713          	ori	a4,a4,2
 8008760:	c3b8                	sw	a4,64(a5)
    }
    for (int i = 0; i < 256; i++) {
 8008762:	fe042623          	sw	zero,-20(s0)
 8008766:	a00d                	j	8008788 <SPI_PageRead+0xd0>
        buf[i] = SPI_ReadByte();
 8008768:	fec42783          	lw	a5,-20(s0)
 800876c:	fd842703          	lw	a4,-40(s0)
 8008770:	00f704b3          	add	s1,a4,a5
 8008774:	d23ff0ef          	jal	ra,8008496 <SPI_ReadByte>
 8008778:	87aa                	mv	a5,a0
 800877a:	00f48023          	sb	a5,0(s1)
    for (int i = 0; i < 256; i++) {
 800877e:	fec42783          	lw	a5,-20(s0)
 8008782:	0785                	addi	a5,a5,1
 8008784:	fef42623          	sw	a5,-20(s0)
 8008788:	fec42703          	lw	a4,-20(s0)
 800878c:	0ff00793          	li	a5,255
 8008790:	fce7dce3          	bge	a5,a4,8008768 <SPI_PageRead+0xb0>
    }
    SPI_CS_OFF;
 8008794:	458d                	li	a1,3
 8008796:	14001537          	lui	a0,0x14001
 800879a:	83cfe0ef          	jal	ra,80067d6 <QSPI_XIP_CSModeConfig>
}
 800879e:	0001                	nop
 80087a0:	50b2                	lw	ra,44(sp)
 80087a2:	5422                	lw	s0,40(sp)
 80087a4:	5492                	lw	s1,36(sp)
 80087a6:	6145                	addi	sp,sp,48
 80087a8:	8082                	ret

080087aa <write_flash_node_config>:
uint8_t ack_phy;
uint8_t ack_mac;


void write_flash_node_config()
{
 80087aa:	1141                	addi	sp,sp,-16
 80087ac:	c606                	sw	ra,12(sp)
 80087ae:	c422                	sw	s0,8(sp)
 80087b0:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, NODE_CONFIG_FLASH_ADDR );
 80087b2:	000e05b7          	lui	a1,0xe0
 80087b6:	02000513          	li	a0,32
 80087ba:	df1ff0ef          	jal	ra,80085aa <SPI_Erase>
	memcpy(flash_write_vector , &node_config , sizeof(NODE_CONFIG_t));
 80087be:	081217b7          	lui	a5,0x8121
 80087c2:	b5878793          	addi	a5,a5,-1192 # 8120b58 <flash_write_vector>
 80087c6:	08119737          	lui	a4,0x8119
 80087ca:	00c75683          	lhu	a3,12(a4) # 811900c <node_config>
 80087ce:	00d79023          	sh	a3,0(a5)
 80087d2:	00c70713          	addi	a4,a4,12
 80087d6:	00274703          	lbu	a4,2(a4)
 80087da:	00e78123          	sb	a4,2(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, NODE_CONFIG_FLASH_ADDR );
 80087de:	000e0637          	lui	a2,0xe0
 80087e2:	081217b7          	lui	a5,0x8121
 80087e6:	b5878593          	addi	a1,a5,-1192 # 8120b58 <flash_write_vector>
 80087ea:	4509                	li	a0,2
 80087ec:	e2bff0ef          	jal	ra,8008616 <SPI_PageWrite>
}
 80087f0:	0001                	nop
 80087f2:	40b2                	lw	ra,12(sp)
 80087f4:	4422                	lw	s0,8(sp)
 80087f6:	0141                	addi	sp,sp,16
 80087f8:	8082                	ret

080087fa <write_flash_phy_config>:
void write_flash_phy_config()
{
 80087fa:	1141                	addi	sp,sp,-16
 80087fc:	c606                	sw	ra,12(sp)
 80087fe:	c422                	sw	s0,8(sp)
 8008800:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, PHY_CONFIG_FLASH_ADDR );
 8008802:	000e15b7          	lui	a1,0xe1
 8008806:	02000513          	li	a0,32
 800880a:	da1ff0ef          	jal	ra,80085aa <SPI_Erase>
	memcpy(flash_write_vector , &phy_config , sizeof(PHY_CONFIG_t));
 800880e:	081217b7          	lui	a5,0x8121
 8008812:	b5878793          	addi	a5,a5,-1192 # 8120b58 <flash_write_vector>
 8008816:	08119737          	lui	a4,0x8119
 800881a:	01070713          	addi	a4,a4,16 # 8119010 <phy_config>
 800881e:	4314                	lw	a3,0(a4)
 8008820:	c394                	sw	a3,0(a5)
 8008822:	00475683          	lhu	a3,4(a4)
 8008826:	00d79223          	sh	a3,4(a5)
 800882a:	00674703          	lbu	a4,6(a4)
 800882e:	00e78323          	sb	a4,6(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, PHY_CONFIG_FLASH_ADDR );
 8008832:	000e1637          	lui	a2,0xe1
 8008836:	081217b7          	lui	a5,0x8121
 800883a:	b5878593          	addi	a1,a5,-1192 # 8120b58 <flash_write_vector>
 800883e:	4509                	li	a0,2
 8008840:	dd7ff0ef          	jal	ra,8008616 <SPI_PageWrite>
}
 8008844:	0001                	nop
 8008846:	40b2                	lw	ra,12(sp)
 8008848:	4422                	lw	s0,8(sp)
 800884a:	0141                	addi	sp,sp,16
 800884c:	8082                	ret

0800884e <write_flash_mac_config>:
void write_flash_mac_config()
{
 800884e:	1141                	addi	sp,sp,-16
 8008850:	c606                	sw	ra,12(sp)
 8008852:	c422                	sw	s0,8(sp)
 8008854:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, MAC_CONFIG_FLASH_ADDR );
 8008856:	000e25b7          	lui	a1,0xe2
 800885a:	02000513          	li	a0,32
 800885e:	d4dff0ef          	jal	ra,80085aa <SPI_Erase>
	memcpy(flash_write_vector , &mac_config , sizeof(MAC_CONFIG_t));
 8008862:	081217b7          	lui	a5,0x8121
 8008866:	b5878793          	addi	a5,a5,-1192 # 8120b58 <flash_write_vector>
 800886a:	08119737          	lui	a4,0x8119
 800886e:	01870713          	addi	a4,a4,24 # 8119018 <mac_config>
 8008872:	4314                	lw	a3,0(a4)
 8008874:	c394                	sw	a3,0(a5)
 8008876:	00475703          	lhu	a4,4(a4)
 800887a:	00e79223          	sh	a4,4(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, MAC_CONFIG_FLASH_ADDR );
 800887e:	000e2637          	lui	a2,0xe2
 8008882:	081217b7          	lui	a5,0x8121
 8008886:	b5878593          	addi	a1,a5,-1192 # 8120b58 <flash_write_vector>
 800888a:	4509                	li	a0,2
 800888c:	d8bff0ef          	jal	ra,8008616 <SPI_PageWrite>
}
 8008890:	0001                	nop
 8008892:	40b2                	lw	ra,12(sp)
 8008894:	4422                	lw	s0,8(sp)
 8008896:	0141                	addi	sp,sp,16
 8008898:	8082                	ret

0800889a <read_flash_node_config>:


void read_flash_node_config()
{
 800889a:	1141                	addi	sp,sp,-16
 800889c:	c606                	sw	ra,12(sp)
 800889e:	c422                	sw	s0,8(sp)
 80088a0:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, NODE_CONFIG_FLASH_ADDR );
 80088a2:	000e0637          	lui	a2,0xe0
 80088a6:	081217b7          	lui	a5,0x8121
 80088aa:	c5878593          	addi	a1,a5,-936 # 8120c58 <flash_read_vector>
 80088ae:	452d                	li	a0,11
 80088b0:	e09ff0ef          	jal	ra,80086b8 <SPI_PageRead>
	memcpy(&node_config , flash_read_vector , sizeof(NODE_CONFIG_t));
 80088b4:	08119737          	lui	a4,0x8119
 80088b8:	081217b7          	lui	a5,0x8121
 80088bc:	c5878793          	addi	a5,a5,-936 # 8120c58 <flash_read_vector>
 80088c0:	0007d683          	lhu	a3,0(a5)
 80088c4:	00d71623          	sh	a3,12(a4) # 811900c <node_config>
 80088c8:	00c70713          	addi	a4,a4,12
 80088cc:	0027c783          	lbu	a5,2(a5)
 80088d0:	00f70123          	sb	a5,2(a4)
}
 80088d4:	0001                	nop
 80088d6:	40b2                	lw	ra,12(sp)
 80088d8:	4422                	lw	s0,8(sp)
 80088da:	0141                	addi	sp,sp,16
 80088dc:	8082                	ret

080088de <read_flash_phy_config>:
void read_flash_phy_config()
{
 80088de:	1141                	addi	sp,sp,-16
 80088e0:	c606                	sw	ra,12(sp)
 80088e2:	c422                	sw	s0,8(sp)
 80088e4:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, PHY_CONFIG_FLASH_ADDR );
 80088e6:	000e1637          	lui	a2,0xe1
 80088ea:	081217b7          	lui	a5,0x8121
 80088ee:	c5878593          	addi	a1,a5,-936 # 8120c58 <flash_read_vector>
 80088f2:	452d                	li	a0,11
 80088f4:	dc5ff0ef          	jal	ra,80086b8 <SPI_PageRead>
	memcpy(&phy_config , flash_read_vector , sizeof(PHY_CONFIG_t));
 80088f8:	081197b7          	lui	a5,0x8119
 80088fc:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8008900:	08121737          	lui	a4,0x8121
 8008904:	c5870713          	addi	a4,a4,-936 # 8120c58 <flash_read_vector>
 8008908:	4314                	lw	a3,0(a4)
 800890a:	c394                	sw	a3,0(a5)
 800890c:	00475683          	lhu	a3,4(a4)
 8008910:	00d79223          	sh	a3,4(a5)
 8008914:	00674703          	lbu	a4,6(a4)
 8008918:	00e78323          	sb	a4,6(a5)
}
 800891c:	0001                	nop
 800891e:	40b2                	lw	ra,12(sp)
 8008920:	4422                	lw	s0,8(sp)
 8008922:	0141                	addi	sp,sp,16
 8008924:	8082                	ret

08008926 <read_flash_mac_config>:
void read_flash_mac_config()
{
 8008926:	1141                	addi	sp,sp,-16
 8008928:	c606                	sw	ra,12(sp)
 800892a:	c422                	sw	s0,8(sp)
 800892c:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, MAC_CONFIG_FLASH_ADDR );
 800892e:	000e2637          	lui	a2,0xe2
 8008932:	081217b7          	lui	a5,0x8121
 8008936:	c5878593          	addi	a1,a5,-936 # 8120c58 <flash_read_vector>
 800893a:	452d                	li	a0,11
 800893c:	d7dff0ef          	jal	ra,80086b8 <SPI_PageRead>
	memcpy(&mac_config , flash_read_vector , sizeof(MAC_CONFIG_t));
 8008940:	081197b7          	lui	a5,0x8119
 8008944:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8008948:	08121737          	lui	a4,0x8121
 800894c:	c5870713          	addi	a4,a4,-936 # 8120c58 <flash_read_vector>
 8008950:	4314                	lw	a3,0(a4)
 8008952:	c394                	sw	a3,0(a5)
 8008954:	00475703          	lhu	a4,4(a4)
 8008958:	00e79223          	sh	a4,4(a5)
}
 800895c:	0001                	nop
 800895e:	40b2                	lw	ra,12(sp)
 8008960:	4422                	lw	s0,8(sp)
 8008962:	0141                	addi	sp,sp,16
 8008964:	8082                	ret

08008966 <iq_from_u32>:


typedef struct { double re, im; } c64;

//  32bit  I/Q16=I16=Q
static inline c64 iq_from_u32(uint32_t x) {
 8008966:	711d                	addi	sp,sp,-96
 8008968:	cea2                	sw	s0,92(sp)
 800896a:	1080                	addi	s0,sp,96
 800896c:	faa42e23          	sw	a0,-68(s0)
    int16_t I = (int16_t)(x & 0xFFFF);
 8008970:	fbc42783          	lw	a5,-68(s0)
 8008974:	fef41723          	sh	a5,-18(s0)
    int16_t Q = (int16_t)((x >> 16) & 0xFFFF);
 8008978:	fbc42783          	lw	a5,-68(s0)
 800897c:	83c1                	srli	a5,a5,0x10
 800897e:	fef41623          	sh	a5,-20(s0)
    c64 z = { (double)I, (double)Q };
 8008982:	fee45783          	lhu	a5,-18(s0)
 8008986:	07c2                	slli	a5,a5,0x10
 8008988:	87c1                	srai	a5,a5,0x10
 800898a:	d20787d3          	fcvt.d.w	fa5,a5
 800898e:	fcf43427          	fsd	fa5,-56(s0)
 8008992:	fec45783          	lhu	a5,-20(s0)
 8008996:	07c2                	slli	a5,a5,0x10
 8008998:	87c1                	srai	a5,a5,0x10
 800899a:	d20787d3          	fcvt.d.w	fa5,a5
 800899e:	fcf43827          	fsd	fa5,-48(s0)
    return z;
 80089a2:	fc842603          	lw	a2,-56(s0)
 80089a6:	fcc42683          	lw	a3,-52(s0)
 80089aa:	fd042703          	lw	a4,-48(s0)
 80089ae:	fd442783          	lw	a5,-44(s0)
 80089b2:	fcc42c23          	sw	a2,-40(s0)
 80089b6:	fcd42e23          	sw	a3,-36(s0)
 80089ba:	fee42023          	sw	a4,-32(s0)
 80089be:	fef42223          	sw	a5,-28(s0)
 80089c2:	fd843707          	fld	fa4,-40(s0)
 80089c6:	fe043787          	fld	fa5,-32(s0)
}
 80089ca:	22e70553          	fmv.d	fa0,fa4
 80089ce:	22f785d3          	fmv.d	fa1,fa5
 80089d2:	4476                	lw	s0,92(sp)
 80089d4:	6125                	addi	sp,sp,96
 80089d6:	8082                	ret

080089d8 <BASIC_TIMER0_IRQHandler>:

/////////////////////////////////////////////////////////////////////////////////////////

uint32_t timer_cnt = 0;
void BASIC_TIMER0_IRQHandler(void)
{
 80089d8:	7139                	addi	sp,sp,-64
 80089da:	de06                	sw	ra,60(sp)
 80089dc:	dc22                	sw	s0,56(sp)
 80089de:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80089e0:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 80089e4:	000207b7          	lui	a5,0x20
 80089e8:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 80089ec:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 80089f0:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 80089f4:	081177b7          	lui	a5,0x8117
 80089f8:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 80089fc:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 8008a00:	000207b7          	lui	a5,0x20
 8008a04:	fea44703          	lbu	a4,-22(s0)
 8008a08:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008a0c:	0001                	nop
    __RWMB();
 8008a0e:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008a12:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008a16:	fef42623          	sw	a5,-20(s0)

    if( SET == Basic_Timer_InterruptFlagGet(BASIC_TIMER0, BASIC_TIMER_DIER_UIE)) {
 8008a1a:	4585                	li	a1,1
 8008a1c:	18007537          	lui	a0,0x18007
 8008a20:	de1fc0ef          	jal	ra,8005800 <Basic_Timer_InterruptFlagGet>
 8008a24:	872a                	mv	a4,a0
 8008a26:	4785                	li	a5,1
 8008a28:	16f71f63          	bne	a4,a5,8008ba6 <BASIC_TIMER0_IRQHandler+0x1ce>

        if (timer_cnt==0)
 8008a2c:	081197b7          	lui	a5,0x8119
 8008a30:	0507a783          	lw	a5,80(a5) # 8119050 <timer_cnt>
 8008a34:	e395                	bnez	a5,8008a58 <BASIC_TIMER0_IRQHandler+0x80>
        {
        	get_thmts_bb_systime( &node.ts_into_timer );
 8008a36:	081287b7          	lui	a5,0x8128
 8008a3a:	df878513          	addi	a0,a5,-520 # 8127df8 <node+0x428>
 8008a3e:	70a060ef          	jal	ra,800f148 <get_thmts_bb_systime>
            vTaskNotifyGiveFromISR(Task_StartUwbTR_Handler, &xHigherPriorityTaskWoken);
 8008a42:	081197b7          	lui	a5,0x8119
 8008a46:	0287a783          	lw	a5,40(a5) # 8119028 <Task_StartUwbTR_Handler>
 8008a4a:	fc440713          	addi	a4,s0,-60
 8008a4e:	85ba                	mv	a1,a4
 8008a50:	853e                	mv	a0,a5
 8008a52:	f65fb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
 8008a56:	a819                	j	8008a6c <BASIC_TIMER0_IRQHandler+0x94>
        }
        else
        {
            vTaskNotifyGiveFromISR(Task_ProcessUsartRxDma_Handler, &xHigherPriorityTaskWoken);
 8008a58:	081197b7          	lui	a5,0x8119
 8008a5c:	02c7a783          	lw	a5,44(a5) # 811902c <Task_ProcessUsartRxDma_Handler>
 8008a60:	fc440713          	addi	a4,s0,-60
 8008a64:	85ba                	mv	a1,a4
 8008a66:	853e                	mv	a0,a5
 8008a68:	f4ffb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
        }

    	if( pps_timer_cnt ==0 && node.state == NODE_STATE_RUNNING)
 8008a6c:	8141a783          	lw	a5,-2028(gp) # 8117804 <pps_timer_cnt>
 8008a70:	eb8d                	bnez	a5,8008aa2 <BASIC_TIMER0_IRQHandler+0xca>
 8008a72:	081287b7          	lui	a5,0x8128
 8008a76:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8008a7a:	0087c703          	lbu	a4,8(a5)
 8008a7e:	478d                	li	a5,3
 8008a80:	02f71163          	bne	a4,a5,8008aa2 <BASIC_TIMER0_IRQHandler+0xca>
    	{
    		pps_update = 1;
 8008a84:	081197b7          	lui	a5,0x8119
 8008a88:	4705                	li	a4,1
 8008a8a:	00e78423          	sb	a4,8(a5) # 8119008 <pps_update>
    		vTaskNotifyGiveFromISR(Task_ProcessUwbTR_Handler, &xHigherPriorityTaskWoken);
 8008a8e:	081197b7          	lui	a5,0x8119
 8008a92:	0247a783          	lw	a5,36(a5) # 8119024 <Task_ProcessUwbTR_Handler>
 8008a96:	fc440713          	addi	a4,s0,-60
 8008a9a:	85ba                	mv	a1,a4
 8008a9c:	853e                	mv	a0,a5
 8008a9e:	f19fb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
    	}

		if(node.arr_adjust_flag == 5)
 8008aa2:	081287b7          	lui	a5,0x8128
 8008aa6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8008aaa:	4407a703          	lw	a4,1088(a5)
 8008aae:	4795                	li	a5,5
 8008ab0:	02f71363          	bne	a4,a5,8008ad6 <BASIC_TIMER0_IRQHandler+0xfe>
		{
			Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 8008ab4:	081197b7          	lui	a5,0x8119
 8008ab8:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 8008abc:	17fd                	addi	a5,a5,-1
 8008abe:	85be                	mv	a1,a5
 8008ac0:	18007537          	lui	a0,0x18007
 8008ac4:	cf5fc0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
			node.arr_adjust_flag = 3;
 8008ac8:	081287b7          	lui	a5,0x8128
 8008acc:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8008ad0:	470d                	li	a4,3
 8008ad2:	44e7a023          	sw	a4,1088(a5)
//				printf("node.arr_adjust = %d" , node.arr_adjust);
		}

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008ad6:	fc442783          	lw	a5,-60(s0)
 8008ada:	cfbd                	beqz	a5,8008b58 <BASIC_TIMER0_IRQHandler+0x180>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008adc:	f14027f3          	csrr	a5,mhartid
 8008ae0:	fef42223          	sw	a5,-28(s0)
 8008ae4:	fe442783          	lw	a5,-28(s0)
 8008ae8:	0ff7f793          	zext.b	a5,a5
 8008aec:	fef42023          	sw	a5,-32(s0)
    return id;
 8008af0:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8008af4:	fcf42e23          	sw	a5,-36(s0)
 8008af8:	fdc42783          	lw	a5,-36(s0)
 8008afc:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8008b00:	fd842783          	lw	a5,-40(s0)
 8008b04:	e385                	bnez	a5,8008b24 <BASIC_TIMER0_IRQHandler+0x14c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008b06:	00030737          	lui	a4,0x30
 8008b0a:	6785                	lui	a5,0x1
 8008b0c:	97ba                	add	a5,a5,a4
 8008b0e:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008b12:	000306b7          	lui	a3,0x30
 8008b16:	0017e713          	ori	a4,a5,1
 8008b1a:	6785                	lui	a5,0x1
 8008b1c:	97b6                	add	a5,a5,a3
 8008b1e:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008b22:	a03d                	j	8008b50 <BASIC_TIMER0_IRQHandler+0x178>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008b24:	fd842783          	lw	a5,-40(s0)
 8008b28:	00279713          	slli	a4,a5,0x2
 8008b2c:	000317b7          	lui	a5,0x31
 8008b30:	97ba                	add	a5,a5,a4
 8008b32:	fcf42a23          	sw	a5,-44(s0)
 8008b36:	fd442783          	lw	a5,-44(s0)
 8008b3a:	fcf42823          	sw	a5,-48(s0)
 8008b3e:	4785                	li	a5,1
 8008b40:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008b44:	fcc42783          	lw	a5,-52(s0)
 8008b48:	fd042703          	lw	a4,-48(s0)
 8008b4c:	c31c                	sw	a5,0(a4)
}
 8008b4e:	0001                	nop
}
 8008b50:	0001                	nop
}
 8008b52:	0001                	nop
 8008b54:	0ff0000f          	fence

        timer_cnt++;
 8008b58:	081197b7          	lui	a5,0x8119
 8008b5c:	0507a783          	lw	a5,80(a5) # 8119050 <timer_cnt>
 8008b60:	00178713          	addi	a4,a5,1
 8008b64:	081197b7          	lui	a5,0x8119
 8008b68:	04e7a823          	sw	a4,80(a5) # 8119050 <timer_cnt>
        if (timer_cnt == TickPerSlot) timer_cnt = 0;
 8008b6c:	081197b7          	lui	a5,0x8119
 8008b70:	0827d783          	lhu	a5,130(a5) # 8119082 <TickPerSlot>
 8008b74:	873e                	mv	a4,a5
 8008b76:	081197b7          	lui	a5,0x8119
 8008b7a:	0507a783          	lw	a5,80(a5) # 8119050 <timer_cnt>
 8008b7e:	00f71663          	bne	a4,a5,8008b8a <BASIC_TIMER0_IRQHandler+0x1b2>
 8008b82:	081197b7          	lui	a5,0x8119
 8008b86:	0407a823          	sw	zero,80(a5) # 8119050 <timer_cnt>

        pps_timer_cnt++;
 8008b8a:	8141a783          	lw	a5,-2028(gp) # 8117804 <pps_timer_cnt>
 8008b8e:	00178713          	addi	a4,a5,1
 8008b92:	80e1aa23          	sw	a4,-2028(gp) # 8117804 <pps_timer_cnt>
        if (pps_timer_cnt == PPS_CHECK_PERIOD_IN_MS) pps_timer_cnt = 0;
 8008b96:	8141a703          	lw	a4,-2028(gp) # 8117804 <pps_timer_cnt>
 8008b9a:	3e800793          	li	a5,1000
 8008b9e:	00f71463          	bne	a4,a5,8008ba6 <BASIC_TIMER0_IRQHandler+0x1ce>
 8008ba2:	8001aa23          	sw	zero,-2028(gp) # 8117804 <pps_timer_cnt>
    }
    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008ba6:	fec42783          	lw	a5,-20(s0)
 8008baa:	0ff7f793          	zext.b	a5,a5
 8008bae:	fcf405a3          	sb	a5,-53(s0)
 8008bb2:	fcb44783          	lbu	a5,-53(s0)
 8008bb6:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008bba:	000207b7          	lui	a5,0x20
 8008bbe:	fca44703          	lbu	a4,-54(s0)
 8008bc2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008bc6:	0001                	nop
    __RWMB();
 8008bc8:	0ff0000f          	fence
}
 8008bcc:	0001                	nop
    Basic_Timer_InterruptFlagClear(BASIC_TIMER0, BASIC_TIMER_DIER_UIE);
 8008bce:	4585                	li	a1,1
 8008bd0:	18007537          	lui	a0,0x18007
 8008bd4:	c6dfc0ef          	jal	ra,8005840 <Basic_Timer_InterruptFlagClear>
}
 8008bd8:	0001                	nop
 8008bda:	50f2                	lw	ra,60(sp)
 8008bdc:	5462                	lw	s0,56(sp)
 8008bde:	6121                	addi	sp,sp,64
 8008be0:	8082                	ret

08008be2 <THURDZ_BB_IRQHandler>:


uint8_t tx_complete = 0;
uint8_t rx_complete = 0;
void THURDZ_BB_IRQHandler( void )
{
 8008be2:	715d                	addi	sp,sp,-80
 8008be4:	c686                	sw	ra,76(sp)
 8008be6:	c4a2                	sw	s0,72(sp)
 8008be8:	0880                	addi	s0,sp,80
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008bea:	fa042e23          	sw	zero,-68(s0)
    return (ECLIC->MTH);
 8008bee:	000207b7          	lui	a5,0x20
 8008bf2:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8008bf6:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8008bfa:	fef401a3          	sb	a5,-29(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8008bfe:	081177b7          	lui	a5,0x8117
 8008c02:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8008c06:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 8008c0a:	000207b7          	lui	a5,0x20
 8008c0e:	fe244703          	lbu	a4,-30(s0)
 8008c12:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008c16:	0001                	nop
    __RWMB();
 8008c18:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008c1c:	fe344783          	lbu	a5,-29(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008c20:	fef42623          	sw	a5,-20(s0)

	// Read the tpram once, if there exists isr, then a non-zero value will be read out and flush the 32bit reg.
	uint32_t rx_isr_flag = read_thmts_bb_reg( CHIP_THURDZ_RX_ISR_FLAG_ADDR );
 8008c24:	02fd0537          	lui	a0,0x2fd0
 8008c28:	270060ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 8008c2c:	fea42423          	sw	a0,-24(s0)
	uint32_t tx_isr_flag = read_thmts_bb_reg( CHIP_THURDZ_TX_ISR_FLAG_ADDR );
 8008c30:	02fd07b7          	lui	a5,0x2fd0
 8008c34:	04078513          	addi	a0,a5,64 # 2fd0040 <__HEAP_SIZE+0x2fcf840>
 8008c38:	260060ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 8008c3c:	fea42223          	sw	a0,-28(s0)

	if ( rx_isr_flag ) rx_complete = 1;
 8008c40:	fe842783          	lw	a5,-24(s0)
 8008c44:	c791                	beqz	a5,8008c50 <THURDZ_BB_IRQHandler+0x6e>
 8008c46:	081197b7          	lui	a5,0x8119
 8008c4a:	4705                	li	a4,1
 8008c4c:	04e78aa3          	sb	a4,85(a5) # 8119055 <rx_complete>
	if ( tx_isr_flag ) tx_complete = 1;
 8008c50:	fe442783          	lw	a5,-28(s0)
 8008c54:	c791                	beqz	a5,8008c60 <THURDZ_BB_IRQHandler+0x7e>
 8008c56:	081197b7          	lui	a5,0x8119
 8008c5a:	4705                	li	a4,1
 8008c5c:	04e78a23          	sb	a4,84(a5) # 8119054 <tx_complete>

    vTaskNotifyGiveFromISR(Task_ProcessUwbTR_Handler, &xHigherPriorityTaskWoken);
 8008c60:	081197b7          	lui	a5,0x8119
 8008c64:	0247a783          	lw	a5,36(a5) # 8119024 <Task_ProcessUwbTR_Handler>
 8008c68:	fbc40713          	addi	a4,s0,-68
 8008c6c:	85ba                	mv	a1,a4
 8008c6e:	853e                	mv	a0,a5
 8008c70:	d47fb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008c74:	fbc42783          	lw	a5,-68(s0)
 8008c78:	cfbd                	beqz	a5,8008cf6 <THURDZ_BB_IRQHandler+0x114>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008c7a:	f14027f3          	csrr	a5,mhartid
 8008c7e:	fcf42e23          	sw	a5,-36(s0)
 8008c82:	fdc42783          	lw	a5,-36(s0)
 8008c86:	0ff7f793          	zext.b	a5,a5
 8008c8a:	fcf42c23          	sw	a5,-40(s0)
    return id;
 8008c8e:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 8008c92:	fcf42a23          	sw	a5,-44(s0)
 8008c96:	fd442783          	lw	a5,-44(s0)
 8008c9a:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 8008c9e:	fd042783          	lw	a5,-48(s0)
 8008ca2:	e385                	bnez	a5,8008cc2 <THURDZ_BB_IRQHandler+0xe0>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008ca4:	00030737          	lui	a4,0x30
 8008ca8:	6785                	lui	a5,0x1
 8008caa:	97ba                	add	a5,a5,a4
 8008cac:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008cb0:	000306b7          	lui	a3,0x30
 8008cb4:	0017e713          	ori	a4,a5,1
 8008cb8:	6785                	lui	a5,0x1
 8008cba:	97b6                	add	a5,a5,a3
 8008cbc:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008cc0:	a03d                	j	8008cee <THURDZ_BB_IRQHandler+0x10c>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008cc2:	fd042783          	lw	a5,-48(s0)
 8008cc6:	00279713          	slli	a4,a5,0x2
 8008cca:	000317b7          	lui	a5,0x31
 8008cce:	97ba                	add	a5,a5,a4
 8008cd0:	fcf42623          	sw	a5,-52(s0)
 8008cd4:	fcc42783          	lw	a5,-52(s0)
 8008cd8:	fcf42423          	sw	a5,-56(s0)
 8008cdc:	4785                	li	a5,1
 8008cde:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008ce2:	fc442783          	lw	a5,-60(s0)
 8008ce6:	fc842703          	lw	a4,-56(s0)
 8008cea:	c31c                	sw	a5,0(a4)
}
 8008cec:	0001                	nop
}
 8008cee:	0001                	nop
}
 8008cf0:	0001                	nop
 8008cf2:	0ff0000f          	fence

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008cf6:	fec42783          	lw	a5,-20(s0)
 8008cfa:	0ff7f793          	zext.b	a5,a5
 8008cfe:	fcf401a3          	sb	a5,-61(s0)
 8008d02:	fc344783          	lbu	a5,-61(s0)
 8008d06:	fcf40123          	sb	a5,-62(s0)
    ECLIC->MTH = mth;
 8008d0a:	000207b7          	lui	a5,0x20
 8008d0e:	fc244703          	lbu	a4,-62(s0)
 8008d12:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008d16:	0001                	nop
    __RWMB();
 8008d18:	0ff0000f          	fence
}
 8008d1c:	0001                	nop

    return;
 8008d1e:	0001                	nop
}
 8008d20:	40b6                	lw	ra,76(sp)
 8008d22:	4426                	lw	s0,72(sp)
 8008d24:	6161                	addi	sp,sp,80
 8008d26:	8082                	ret

08008d28 <UDMA_IRQHandler>:
uint16_t SpiImuRxDma_Buff0[IMU_SPI_RX_DMA_BUFF_SIZE + 4] = {0};
uint16_t SpiImuRxDma_Buff1[IMU_SPI_RX_DMA_BUFF_SIZE + 4] = {0};
uint16_t *p_SpiRxDma_Buff = SpiImuRxDma_Buff0;

void UDMA_IRQHandler(void)
{
 8008d28:	7139                	addi	sp,sp,-64
 8008d2a:	de06                	sw	ra,60(sp)
 8008d2c:	dc22                	sw	s0,56(sp)
 8008d2e:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008d30:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 8008d34:	000207b7          	lui	a5,0x20
 8008d38:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8008d3c:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8008d40:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8008d44:	081177b7          	lui	a5,0x8117
 8008d48:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8008d4c:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 8008d50:	000207b7          	lui	a5,0x20
 8008d54:	fea44703          	lbu	a4,-22(s0)
 8008d58:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008d5c:	0001                	nop
    __RWMB();
 8008d5e:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008d62:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008d66:	fef42623          	sw	a5,-20(s0)

    if (UDMA_PA2M_GetITStatus(USART1_USART_DMA_TX_DMA_IRQ , PA2M_FTRANS_IRQ_STAT))
 8008d6a:	4585                	li	a1,1
 8008d6c:	180217b7          	lui	a5,0x18021
 8008d70:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8008d74:	cfafd0ef          	jal	ra,800626e <UDMA_PA2M_GetITStatus>
 8008d78:	87aa                	mv	a5,a0
 8008d7a:	c395                	beqz	a5,8008d9e <UDMA_IRQHandler+0x76>
    {
        UDMA_PA2M_ClearITStatus(USART1_USART_DMA_TX_DMA_IRQ , PA2M_FTRANS_IRQ_CLEAR_STAT);
 8008d7c:	4585                	li	a1,1
 8008d7e:	180217b7          	lui	a5,0x18021
 8008d82:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8008d86:	d20fd0ef          	jal	ra,80062a6 <UDMA_PA2M_ClearITStatus>
        vTaskNotifyGiveFromISR(Task_ParseUsartTxMsg_Handler, &xHigherPriorityTaskWoken);
 8008d8a:	081197b7          	lui	a5,0x8119
 8008d8e:	0347a783          	lw	a5,52(a5) # 8119034 <Task_ParseUsartTxMsg_Handler>
 8008d92:	fc440713          	addi	a4,s0,-60
 8008d96:	85ba                	mv	a1,a4
 8008d98:	853e                	mv	a0,a5
 8008d9a:	c1dfb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
    }

    if (UDMA_PA2M_GetITStatus(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_STAT))
 8008d9e:	4585                	li	a1,1
 8008da0:	180217b7          	lui	a5,0x18021
 8008da4:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8008da8:	cc6fd0ef          	jal	ra,800626e <UDMA_PA2M_GetITStatus>
 8008dac:	87aa                	mv	a5,a0
 8008dae:	c395                	beqz	a5,8008dd2 <UDMA_IRQHandler+0xaa>
    {
        UDMA_PA2M_ClearITStatus(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_CLEAR_STAT);
 8008db0:	4585                	li	a1,1
 8008db2:	180217b7          	lui	a5,0x18021
 8008db6:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8008dba:	cecfd0ef          	jal	ra,80062a6 <UDMA_PA2M_ClearITStatus>
        vTaskNotifyGiveFromISR(Task_ProcessSpiRxMsg_Handler, &xHigherPriorityTaskWoken);
 8008dbe:	081197b7          	lui	a5,0x8119
 8008dc2:	03c7a783          	lw	a5,60(a5) # 811903c <Task_ProcessSpiRxMsg_Handler>
 8008dc6:	fc440713          	addi	a4,s0,-60
 8008dca:	85ba                	mv	a1,a4
 8008dcc:	853e                	mv	a0,a5
 8008dce:	be9fb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
    }

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008dd2:	fc442783          	lw	a5,-60(s0)
 8008dd6:	cfbd                	beqz	a5,8008e54 <UDMA_IRQHandler+0x12c>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008dd8:	f14027f3          	csrr	a5,mhartid
 8008ddc:	fef42223          	sw	a5,-28(s0)
 8008de0:	fe442783          	lw	a5,-28(s0)
 8008de4:	0ff7f793          	zext.b	a5,a5
 8008de8:	fef42023          	sw	a5,-32(s0)
    return id;
 8008dec:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8008df0:	fcf42e23          	sw	a5,-36(s0)
 8008df4:	fdc42783          	lw	a5,-36(s0)
 8008df8:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8008dfc:	fd842783          	lw	a5,-40(s0)
 8008e00:	e385                	bnez	a5,8008e20 <UDMA_IRQHandler+0xf8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008e02:	00030737          	lui	a4,0x30
 8008e06:	6785                	lui	a5,0x1
 8008e08:	97ba                	add	a5,a5,a4
 8008e0a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008e0e:	000306b7          	lui	a3,0x30
 8008e12:	0017e713          	ori	a4,a5,1
 8008e16:	6785                	lui	a5,0x1
 8008e18:	97b6                	add	a5,a5,a3
 8008e1a:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008e1e:	a03d                	j	8008e4c <UDMA_IRQHandler+0x124>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008e20:	fd842783          	lw	a5,-40(s0)
 8008e24:	00279713          	slli	a4,a5,0x2
 8008e28:	000317b7          	lui	a5,0x31
 8008e2c:	97ba                	add	a5,a5,a4
 8008e2e:	fcf42a23          	sw	a5,-44(s0)
 8008e32:	fd442783          	lw	a5,-44(s0)
 8008e36:	fcf42823          	sw	a5,-48(s0)
 8008e3a:	4785                	li	a5,1
 8008e3c:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008e40:	fcc42783          	lw	a5,-52(s0)
 8008e44:	fd042703          	lw	a4,-48(s0)
 8008e48:	c31c                	sw	a5,0(a4)
}
 8008e4a:	0001                	nop
}
 8008e4c:	0001                	nop
}
 8008e4e:	0001                	nop
 8008e50:	0ff0000f          	fence

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008e54:	fec42783          	lw	a5,-20(s0)
 8008e58:	0ff7f793          	zext.b	a5,a5
 8008e5c:	fcf405a3          	sb	a5,-53(s0)
 8008e60:	fcb44783          	lbu	a5,-53(s0)
 8008e64:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008e68:	000207b7          	lui	a5,0x20
 8008e6c:	fca44703          	lbu	a4,-54(s0)
 8008e70:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008e74:	0001                	nop
    __RWMB();
 8008e76:	0ff0000f          	fence
}
 8008e7a:	0001                	nop
}
 8008e7c:	0001                	nop
 8008e7e:	50f2                	lw	ra,60(sp)
 8008e80:	5462                	lw	s0,56(sp)
 8008e82:	6121                	addi	sp,sp,64
 8008e84:	8082                	ret

08008e86 <LGPIO0_IMU_IRQHandler>:

//IMU IMU
uint64_t imu_data_timestamp = 0;

void LGPIO0_IMU_IRQHandler(void)
{
 8008e86:	7139                	addi	sp,sp,-64
 8008e88:	de06                	sw	ra,60(sp)
 8008e8a:	dc22                	sw	s0,56(sp)
 8008e8c:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008e8e:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 8008e92:	000207b7          	lui	a5,0x20
 8008e96:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8008e9a:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8008e9e:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8008ea2:	081177b7          	lui	a5,0x8117
 8008ea6:	7f47c783          	lbu	a5,2036(a5) # 81177f4 <uxMaxSysCallMTH>
 8008eaa:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 8008eae:	000207b7          	lui	a5,0x20
 8008eb2:	fea44703          	lbu	a4,-22(s0)
 8008eb6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008eba:	0001                	nop
    __RWMB();
 8008ebc:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008ec0:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008ec4:	fef42623          	sw	a5,-20(s0)

    // if(LGPIO_GetITStatus(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL) == LGPIO_PinSource6)
    if(LGPIO_GetIRQStatus(LGPIO0, LGPIO_PinSource6) == LGPIO_PinSource6)
 8008ec8:	04000593          	li	a1,64
 8008ecc:	18008537          	lui	a0,0x18008
 8008ed0:	e35fc0ef          	jal	ra,8005d04 <LGPIO_GetIRQStatus>
 8008ed4:	872a                	mv	a4,a0
 8008ed6:	04000793          	li	a5,64
 8008eda:	0af71463          	bne	a4,a5,8008f82 <LGPIO0_IMU_IRQHandler+0xfc>
    {
        // get_thmts_bb_systime(&imu_data_timestamp);
        LGPIO_ITClear(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL);
 8008ede:	4605                	li	a2,1
 8008ee0:	04000593          	li	a1,64
 8008ee4:	18008537          	lui	a0,0x18008
 8008ee8:	d67fc0ef          	jal	ra,8005c4e <LGPIO_ITClear>
        vTaskNotifyGiveFromISR(Task_ProcessSpiRxDma_Handler, &xHigherPriorityTaskWoken);
 8008eec:	081197b7          	lui	a5,0x8119
 8008ef0:	0387a783          	lw	a5,56(a5) # 8119038 <Task_ProcessSpiRxDma_Handler>
 8008ef4:	fc440713          	addi	a4,s0,-60
 8008ef8:	85ba                	mv	a1,a4
 8008efa:	853e                	mv	a0,a5
 8008efc:	abbfb0ef          	jal	ra,80049b6 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008f00:	fc442783          	lw	a5,-60(s0)
 8008f04:	cfbd                	beqz	a5,8008f82 <LGPIO0_IMU_IRQHandler+0xfc>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008f06:	f14027f3          	csrr	a5,mhartid
 8008f0a:	fef42223          	sw	a5,-28(s0)
 8008f0e:	fe442783          	lw	a5,-28(s0)
 8008f12:	0ff7f793          	zext.b	a5,a5
 8008f16:	fef42023          	sw	a5,-32(s0)
    return id;
 8008f1a:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8008f1e:	fcf42e23          	sw	a5,-36(s0)
 8008f22:	fdc42783          	lw	a5,-36(s0)
 8008f26:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8008f2a:	fd842783          	lw	a5,-40(s0)
 8008f2e:	e385                	bnez	a5,8008f4e <LGPIO0_IMU_IRQHandler+0xc8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008f30:	00030737          	lui	a4,0x30
 8008f34:	6785                	lui	a5,0x1
 8008f36:	97ba                	add	a5,a5,a4
 8008f38:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008f3c:	000306b7          	lui	a3,0x30
 8008f40:	0017e713          	ori	a4,a5,1
 8008f44:	6785                	lui	a5,0x1
 8008f46:	97b6                	add	a5,a5,a3
 8008f48:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008f4c:	a03d                	j	8008f7a <LGPIO0_IMU_IRQHandler+0xf4>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008f4e:	fd842783          	lw	a5,-40(s0)
 8008f52:	00279713          	slli	a4,a5,0x2
 8008f56:	000317b7          	lui	a5,0x31
 8008f5a:	97ba                	add	a5,a5,a4
 8008f5c:	fcf42a23          	sw	a5,-44(s0)
 8008f60:	fd442783          	lw	a5,-44(s0)
 8008f64:	fcf42823          	sw	a5,-48(s0)
 8008f68:	4785                	li	a5,1
 8008f6a:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008f6e:	fcc42783          	lw	a5,-52(s0)
 8008f72:	fd042703          	lw	a4,-48(s0)
 8008f76:	c31c                	sw	a5,0(a4)
}
 8008f78:	0001                	nop
}
 8008f7a:	0001                	nop
}
 8008f7c:	0001                	nop
 8008f7e:	0ff0000f          	fence
    }

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008f82:	fec42783          	lw	a5,-20(s0)
 8008f86:	0ff7f793          	zext.b	a5,a5
 8008f8a:	fcf405a3          	sb	a5,-53(s0)
 8008f8e:	fcb44783          	lbu	a5,-53(s0)
 8008f92:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008f96:	000207b7          	lui	a5,0x20
 8008f9a:	fca44703          	lbu	a4,-54(s0)
 8008f9e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008fa2:	0001                	nop
    __RWMB();
 8008fa4:	0ff0000f          	fence
}
 8008fa8:	0001                	nop

    return;
 8008faa:	0001                	nop
}
 8008fac:	50f2                	lw	ra,60(sp)
 8008fae:	5462                	lw	s0,56(sp)
 8008fb0:	6121                	addi	sp,sp,64
 8008fb2:	8082                	ret

08008fb4 <main>:
thmts_ctrl_cmd_proc_msg_t thmts_ctrl_cmd_proc_msg;



int main()
{
 8008fb4:	7179                	addi	sp,sp,-48
 8008fb6:	d606                	sw	ra,44(sp)
 8008fb8:	d422                	sw	s0,40(sp)
 8008fba:	1800                	addi	s0,sp,48
	First_start_pps = 1;
 8008fbc:	4705                	li	a4,1
 8008fbe:	80e18823          	sb	a4,-2032(gp) # 8117800 <First_start_pps>
    TimerHandle_t xExampleSoftwareTimer = NULL;
 8008fc2:	fe042623          	sw	zero,-20(s0)
    xSemaphore_timer = xSemaphoreCreateBinary();
 8008fc6:	460d                	li	a2,3
 8008fc8:	4581                	li	a1,0
 8008fca:	4505                	li	a0,1
 8008fcc:	f71f80ef          	jal	ra,8001f3c <xQueueGenericCreate>
 8008fd0:	872a                	mv	a4,a0
 8008fd2:	081197b7          	lui	a5,0x8119
 8008fd6:	04e7a623          	sw	a4,76(a5) # 811904c <xSemaphore_timer>
	xRxcmdBufferMutex = xSemaphoreCreateMutex();
 8008fda:	4505                	li	a0,1
 8008fdc:	8a0f90ef          	jal	ra,800207c <xQueueCreateMutex>
 8008fe0:	872a                	mv	a4,a0
 8008fe2:	081197b7          	lui	a5,0x8119
 8008fe6:	04e7a423          	sw	a4,72(a5) # 8119048 <xRxcmdBufferMutex>

    prvSetupHardware();
 8008fea:	33f070ef          	jal	ra,8010b28 <prvSetupHardware>

	if (xRxcmdBufferMutex == NULL) {
 8008fee:	081197b7          	lui	a5,0x8119
 8008ff2:	0487a783          	lw	a5,72(a5) # 8119048 <xRxcmdBufferMutex>
 8008ff6:	e791                	bnez	a5,8009002 <main+0x4e>
        printf("Unable to create xRxcmdBufferMutex due to low memory.\n");
 8008ff8:	c5018513          	addi	a0,gp,-944 # 8117c40 <_global_impure_ptr+0x250>
 8008ffc:	58c0d0ef          	jal	ra,8016588 <puts>
        while (1);
 8009000:	a001                	j	8009000 <main+0x4c>
    }

	xQueue = xQueueCreate(/* The number of items the queue can hold. */
 8009002:	4601                	li	a2,0
 8009004:	4591                	li	a1,4
 8009006:	10000513          	li	a0,256
 800900a:	f33f80ef          	jal	ra,8001f3c <xQueueGenericCreate>
 800900e:	872a                	mv	a4,a0
 8009010:	081197b7          	lui	a5,0x8119
 8009014:	04e7a223          	sw	a4,68(a5) # 8119044 <xQueue>
	                 mainQUEUE_LENGTH,
	                 /* The size of each item the queue holds. */
	                 sizeof(thmts_tx_msg_info_t *));

	if (xQueue == NULL) {
 8009018:	081197b7          	lui	a5,0x8119
 800901c:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 8009020:	e791                	bnez	a5,800902c <main+0x78>
		printf("Unable to create xQueue due to low memory.\n");
 8009022:	c8818513          	addi	a0,gp,-888 # 8117c78 <_global_impure_ptr+0x288>
 8009026:	5620d0ef          	jal	ra,8016588 <puts>
		while (1);
 800902a:	a001                	j	800902a <main+0x76>
	}

	// init cmd parser
    thmts_ctrl_cmd_proc_msg_t thmts_ctrl_cmd_proc_msg;
    thmts_ctrl_cmd_proc_init( &thmts_ctrl_cmd_proc );
 800902c:	081287b7          	lui	a5,0x8128
 8009030:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 8009034:	046080ef          	jal	ra,801107a <thmts_ctrl_cmd_proc_init>

    //
    xTaskCreate((TaskFunction_t)task_processUsartRxDma, (const char*)"task_processUsartRxDma",
 8009038:	081197b7          	lui	a5,0x8119
 800903c:	02c78793          	addi	a5,a5,44 # 811902c <Task_ProcessUsartRxDma_Handler>
 8009040:	4719                	li	a4,6
 8009042:	4681                	li	a3,0
 8009044:	20000613          	li	a2,512
 8009048:	cb418593          	addi	a1,gp,-844 # 8117ca4 <_global_impure_ptr+0x2b4>
 800904c:	08009537          	lui	a0,0x8009
 8009050:	30050513          	addi	a0,a0,768 # 8009300 <task_processUsartRxDma>
 8009054:	84cfa0ef          	jal	ra,80030a0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)6,
                (TaskHandle_t*)&Task_ProcessUsartRxDma_Handler);

    xTaskCreate((TaskFunction_t)task_parseUsartRxCmd, (const char*)"task_parseUsartRxCmd",
 8009058:	081197b7          	lui	a5,0x8119
 800905c:	03078793          	addi	a5,a5,48 # 8119030 <Task_ParseUsartRxCmd_Handler>
 8009060:	4709                	li	a4,2
 8009062:	4681                	li	a3,0
 8009064:	10000613          	li	a2,256
 8009068:	ccc18593          	addi	a1,gp,-820 # 8117cbc <_global_impure_ptr+0x2cc>
 800906c:	08009537          	lui	a0,0x8009
 8009070:	42e50513          	addi	a0,a0,1070 # 800942e <task_parseUsartRxCmd>
 8009074:	82cfa0ef          	jal	ra,80030a0 <xTaskCreate>
                (uint16_t)256, (void*)NULL, (UBaseType_t)2,
                (TaskHandle_t*)&Task_ParseUsartRxCmd_Handler);

    xTaskCreate((TaskFunction_t)task_parseUsartTxMsg, (const char*)"task_parseUsartTxMsg",
 8009078:	081197b7          	lui	a5,0x8119
 800907c:	03478793          	addi	a5,a5,52 # 8119034 <Task_ParseUsartTxMsg_Handler>
 8009080:	4711                	li	a4,4
 8009082:	4681                	li	a3,0
 8009084:	10000613          	li	a2,256
 8009088:	ce418593          	addi	a1,gp,-796 # 8117cd4 <_global_impure_ptr+0x2e4>
 800908c:	08009537          	lui	a0,0x8009
 8009090:	1ea50513          	addi	a0,a0,490 # 80091ea <task_parseUsartTxMsg>
 8009094:	80cfa0ef          	jal	ra,80030a0 <xTaskCreate>
                (uint16_t)256, (void*)NULL, (UBaseType_t)4,
                (TaskHandle_t*)&Task_ParseUsartTxMsg_Handler);

    xTaskCreate((TaskFunction_t)task_processUwbTR, (const char*)"task_processUwbTR",
 8009098:	081197b7          	lui	a5,0x8119
 800909c:	02478793          	addi	a5,a5,36 # 8119024 <Task_ProcessUwbTR_Handler>
 80090a0:	4715                	li	a4,5
 80090a2:	4681                	li	a3,0
 80090a4:	20000613          	li	a2,512
 80090a8:	cfc18593          	addi	a1,gp,-772 # 8117cec <_global_impure_ptr+0x2fc>
 80090ac:	08009537          	lui	a0,0x8009
 80090b0:	17450513          	addi	a0,a0,372 # 8009174 <task_processUwbTR>
 80090b4:	fedf90ef          	jal	ra,80030a0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)5,
                (TaskHandle_t*)&Task_ProcessUwbTR_Handler);

    xTaskCreate((TaskFunction_t)task_startUwbTR, (const char*)"task_startUwbTR",
 80090b8:	081197b7          	lui	a5,0x8119
 80090bc:	02878793          	addi	a5,a5,40 # 8119028 <Task_StartUwbTR_Handler>
 80090c0:	471d                	li	a4,7
 80090c2:	4681                	li	a3,0
 80090c4:	20000613          	li	a2,512
 80090c8:	d1018593          	addi	a1,gp,-752 # 8117d00 <_global_impure_ptr+0x310>
 80090cc:	08009537          	lui	a0,0x8009
 80090d0:	15050513          	addi	a0,a0,336 # 8009150 <task_startUwbTR>
 80090d4:	fcdf90ef          	jal	ra,80030a0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)7,
                (TaskHandle_t*)&Task_StartUwbTR_Handler);


    xTaskCreate((TaskFunction_t)task_processSpiRxDma, (const char*)"task_processSpiRxDma",
 80090d8:	081197b7          	lui	a5,0x8119
 80090dc:	03878793          	addi	a5,a5,56 # 8119038 <Task_ProcessSpiRxDma_Handler>
 80090e0:	470d                	li	a4,3
 80090e2:	4681                	li	a3,0
 80090e4:	20000613          	li	a2,512
 80090e8:	d2018593          	addi	a1,gp,-736 # 8117d10 <_global_impure_ptr+0x320>
 80090ec:	08009537          	lui	a0,0x8009
 80090f0:	4e050513          	addi	a0,a0,1248 # 80094e0 <task_processSpiRxDma>
 80090f4:	fadf90ef          	jal	ra,80030a0 <xTaskCreate>
                 (uint16_t)512, (void*)NULL, (UBaseType_t)3,
                 (TaskHandle_t*)&Task_ProcessSpiRxDma_Handler);

    xTaskCreate((TaskFunction_t)task_processSpiRxMsg, (const char*)"task_processSpiRxMsg",
 80090f8:	081197b7          	lui	a5,0x8119
 80090fc:	03c78793          	addi	a5,a5,60 # 811903c <Task_ProcessSpiRxMsg_Handler>
 8009100:	4705                	li	a4,1
 8009102:	4681                	li	a3,0
 8009104:	20000613          	li	a2,512
 8009108:	d3818593          	addi	a1,gp,-712 # 8117d28 <_global_impure_ptr+0x338>
 800910c:	08009537          	lui	a0,0x8009
 8009110:	54e50513          	addi	a0,a0,1358 # 800954e <task_processSpiRxMsg>
 8009114:	f8df90ef          	jal	ra,80030a0 <xTaskCreate>
                 (uint16_t)512, (void*)NULL, (UBaseType_t)1,
                 (TaskHandle_t*)&Task_ProcessSpiRxMsg_Handler);

    xTaskCreate((TaskFunction_t)task_processRanging, (const char*)"task_processRanging",
 8009118:	081197b7          	lui	a5,0x8119
 800911c:	04078793          	addi	a5,a5,64 # 8119040 <Task_ProcessRanging_Handler>
 8009120:	4705                	li	a4,1
 8009122:	4681                	li	a3,0
 8009124:	6605                	lui	a2,0x1
 8009126:	c0060613          	addi	a2,a2,-1024 # c00 <__HEAP_SIZE+0x400>
 800912a:	d5018593          	addi	a1,gp,-688 # 8117d40 <_global_impure_ptr+0x350>
 800912e:	0800a537          	lui	a0,0x800a
 8009132:	ce050513          	addi	a0,a0,-800 # 8009ce0 <task_processRanging>
 8009136:	f6bf90ef          	jal	ra,80030a0 <xTaskCreate>
                 (uint16_t)512*6, (void*)NULL, (UBaseType_t)1,
                 (TaskHandle_t*)&Task_ProcessRanging_Handler);

    printf("Before StartScheduler\r\n");
 800913a:	d6418513          	addi	a0,gp,-668 # 8117d54 <_global_impure_ptr+0x364>
 800913e:	44a0d0ef          	jal	ra,8016588 <puts>

    vTaskStartScheduler();
 8009142:	c5cfa0ef          	jal	ra,800359e <vTaskStartScheduler>

    printf("OS should never run to here\r\n");
 8009146:	d7c18513          	addi	a0,gp,-644 # 8117d6c <_global_impure_ptr+0x37c>
 800914a:	43e0d0ef          	jal	ra,8016588 <puts>

    while (1);
 800914e:	a001                	j	800914e <main+0x19a>

08009150 <task_startUwbTR>:


void start_UWB_TR();

void task_startUwbTR(void* pvParameters)
{
 8009150:	1101                	addi	sp,sp,-32
 8009152:	ce06                	sw	ra,28(sp)
 8009154:	cc22                	sw	s0,24(sp)
 8009156:	1000                	addi	s0,sp,32
 8009158:	fea42623          	sw	a0,-20(s0)
	printf("Enter to task BasicTimer11\r\n");
 800915c:	d9c18513          	addi	a0,gp,-612 # 8117d8c <_global_impure_ptr+0x39c>
 8009160:	4280d0ef          	jal	ra,8016588 <puts>

	while(1)
	{   // wait for timer interrupt
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009164:	55fd                	li	a1,-1
 8009166:	567d                	li	a2,-1
 8009168:	4505                	li	a0,1
 800916a:	ceafb0ef          	jal	ra,8004654 <ulTaskNotifyTake>

		start_UWB_TR();
 800916e:	646010ef          	jal	ra,800a7b4 <start_UWB_TR>
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009172:	bfcd                	j	8009164 <task_startUwbTR+0x14>

08009174 <task_processUwbTR>:
void processUwbTx();
void processUwbRx();
void process();

void task_processUwbTR(void* pvParameters)
{
 8009174:	1101                	addi	sp,sp,-32
 8009176:	ce06                	sw	ra,28(sp)
 8009178:	cc22                	sw	s0,24(sp)
 800917a:	1000                	addi	s0,sp,32
 800917c:	fea42623          	sw	a0,-20(s0)
	while(1)
	{
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009180:	55fd                	li	a1,-1
 8009182:	567d                	li	a2,-1
 8009184:	4505                	li	a0,1
 8009186:	ccefb0ef          	jal	ra,8004654 <ulTaskNotifyTake>

		if (tx_complete)
 800918a:	081197b7          	lui	a5,0x8119
 800918e:	0547c783          	lbu	a5,84(a5) # 8119054 <tx_complete>
 8009192:	c399                	beqz	a5,8009198 <task_processUwbTR+0x24>
		{
			processUwbTx();
 8009194:	370020ef          	jal	ra,800b504 <processUwbTx>
		}

		if (rx_complete)
 8009198:	081197b7          	lui	a5,0x8119
 800919c:	0557c783          	lbu	a5,85(a5) # 8119055 <rx_complete>
 80091a0:	c399                	beqz	a5,80091a6 <task_processUwbTR+0x32>
		{
			processUwbRx();
 80091a2:	71c020ef          	jal	ra,800b8be <processUwbRx>
		}

		if(pps_update)
 80091a6:	081197b7          	lui	a5,0x8119
 80091aa:	0087c783          	lbu	a5,8(a5) # 8119008 <pps_update>
 80091ae:	c399                	beqz	a5,80091b4 <task_processUwbTR+0x40>
		{
			processPPS();
 80091b0:	2ba040ef          	jal	ra,800d46a <processPPS>
		}

		if(node.curr_slot_idx == 0 && node.curr_subfrm_idx == 3)
 80091b4:	081287b7          	lui	a5,0x8128
 80091b8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80091bc:	0097c783          	lbu	a5,9(a5)
 80091c0:	f3e1                	bnez	a5,8009180 <task_processUwbTR+0xc>
 80091c2:	081287b7          	lui	a5,0x8128
 80091c6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80091ca:	00a7c703          	lbu	a4,10(a5)
 80091ce:	478d                	li	a5,3
 80091d0:	faf718e3          	bne	a4,a5,8009180 <task_processUwbTR+0xc>
		{
			xTaskNotifyGive(Task_ProcessRanging_Handler);
 80091d4:	081197b7          	lui	a5,0x8119
 80091d8:	0407a783          	lw	a5,64(a5) # 8119040 <Task_ProcessRanging_Handler>
 80091dc:	4681                	li	a3,0
 80091de:	4609                	li	a2,2
 80091e0:	4581                	li	a1,0
 80091e2:	853e                	mv	a0,a5
 80091e4:	d94fb0ef          	jal	ra,8004778 <xTaskGenericNotify>
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 80091e8:	bf61                	j	8009180 <task_processUwbTR+0xc>

080091ea <task_parseUsartTxMsg>:


uint16_t prepareTxMsg(thmts_tx_msg_info_t *ptMsgReceived, uint8_t *pTxBuffer);

void task_parseUsartTxMsg(void* pvParameters)
{
 80091ea:	7139                	addi	sp,sp,-64
 80091ec:	de06                	sw	ra,60(sp)
 80091ee:	dc22                	sw	s0,56(sp)
 80091f0:	0080                	addi	s0,sp,64
 80091f2:	fca42623          	sw	a0,-52(s0)

	printf("Enter to task_parseUsartTxcmd.\r\n");
 80091f6:	db818513          	addi	a0,gp,-584 # 8117da8 <_global_impure_ptr+0x3b8>
 80091fa:	38e0d0ef          	jal	ra,8016588 <puts>

	uint8_t FIRST_START_DMA = 1;
 80091fe:	4785                	li	a5,1
 8009200:	fef407a3          	sb	a5,-17(s0)
	uint16_t tx_len = 0;
 8009204:	fe041623          	sh	zero,-20(s0)

    while (1)
    {
    	thmts_tx_msg_info_t *ptMsgReceived;
    	if(xQueueReceive(xQueue, &ptMsgReceived, portMAX_DELAY) == pdPASS)
 8009208:	081197b7          	lui	a5,0x8119
 800920c:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 8009210:	fdc40713          	addi	a4,s0,-36
 8009214:	567d                	li	a2,-1
 8009216:	56fd                	li	a3,-1
 8009218:	85ba                	mv	a1,a4
 800921a:	853e                	mv	a0,a5
 800921c:	c28f90ef          	jal	ra,8002644 <xQueueReceive>
 8009220:	872a                	mv	a4,a0
 8009222:	4785                	li	a5,1
 8009224:	00f71d63          	bne	a4,a5,800923e <task_parseUsartTxMsg+0x54>
		{
    		tx_len = prepareTxMsg(ptMsgReceived, p_UartTxDma_Buff);
 8009228:	fdc42703          	lw	a4,-36(s0)
 800922c:	8181a783          	lw	a5,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 8009230:	85be                	mv	a1,a5
 8009232:	853a                	mv	a0,a4
 8009234:	774040ef          	jal	ra,800d9a8 <prepareTxMsg>
 8009238:	87aa                	mv	a5,a0
 800923a:	fef41623          	sh	a5,-20(s0)
		}

    	if(FIRST_START_DMA == 0)
 800923e:	fef44783          	lbu	a5,-17(s0)
 8009242:	e799                	bnez	a5,8009250 <task_parseUsartTxMsg+0x66>
    	{
    		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009244:	55fd                	li	a1,-1
 8009246:	567d                	li	a2,-1
 8009248:	4505                	li	a0,1
 800924a:	c0afb0ef          	jal	ra,8004654 <ulTaskNotifyTake>
 800924e:	a019                	j	8009254 <task_parseUsartTxMsg+0x6a>
    	}
    	else
    	{
    		//DMA
    		FIRST_START_DMA = 0;
 8009250:	fe0407a3          	sb	zero,-17(s0)
    	}

    	uint16_t epoch = 0;
 8009254:	fe041323          	sh	zero,-26(s0)
    	epoch = tx_len/1024;
 8009258:	fec45783          	lhu	a5,-20(s0)
 800925c:	83a9                	srli	a5,a5,0xa
 800925e:	fef41323          	sh	a5,-26(s0)
    	uint16_t len_mod = tx_len%1024;
 8009262:	fec45783          	lhu	a5,-20(s0)
 8009266:	3ff7f793          	andi	a5,a5,1023
 800926a:	fef41223          	sh	a5,-28(s0)
    	uint32_t idx = 0;
 800926e:	fe042423          	sw	zero,-24(s0)
    	uint32_t send_cnt_per_epoch = 1024;
 8009272:	40000793          	li	a5,1024
 8009276:	fef42023          	sw	a5,-32(s0)
    	for(idx = 0 ; idx < epoch ;idx++)
 800927a:	fe042423          	sw	zero,-24(s0)
 800927e:	a035                	j	80092aa <task_parseUsartTxMsg+0xc0>
    	{
    		UDMA_USART1_TX(1024, p_UartTxDma_Buff + 1024*idx);  // buffDMATXbuff
 8009280:	8181a703          	lw	a4,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 8009284:	fe842783          	lw	a5,-24(s0)
 8009288:	07aa                	slli	a5,a5,0xa
 800928a:	97ba                	add	a5,a5,a4
 800928c:	85be                	mv	a1,a5
 800928e:	40000513          	li	a0,1024
 8009292:	5b2070ef          	jal	ra,8010844 <UDMA_USART1_TX>
    		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009296:	55fd                	li	a1,-1
 8009298:	567d                	li	a2,-1
 800929a:	4505                	li	a0,1
 800929c:	bb8fb0ef          	jal	ra,8004654 <ulTaskNotifyTake>
    	for(idx = 0 ; idx < epoch ;idx++)
 80092a0:	fe842783          	lw	a5,-24(s0)
 80092a4:	0785                	addi	a5,a5,1
 80092a6:	fef42423          	sw	a5,-24(s0)
 80092aa:	fe645783          	lhu	a5,-26(s0)
 80092ae:	fe842703          	lw	a4,-24(s0)
 80092b2:	fcf767e3          	bltu	a4,a5,8009280 <task_parseUsartTxMsg+0x96>
    	}
    	if(len_mod > 0)
 80092b6:	fe445783          	lhu	a5,-28(s0)
 80092ba:	cf89                	beqz	a5,80092d4 <task_parseUsartTxMsg+0xea>
    	{
    		UDMA_USART1_TX(len_mod, p_UartTxDma_Buff + 1024*epoch);  // buffDMATXbuff
 80092bc:	fe445683          	lhu	a3,-28(s0)
 80092c0:	8181a783          	lw	a5,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 80092c4:	fe645703          	lhu	a4,-26(s0)
 80092c8:	072a                	slli	a4,a4,0xa
 80092ca:	97ba                	add	a5,a5,a4
 80092cc:	85be                	mv	a1,a5
 80092ce:	8536                	mv	a0,a3
 80092d0:	574070ef          	jal	ra,8010844 <UDMA_USART1_TX>
    	}



    	//DMA
		if (p_UartTxDma_Buff==UartTxDma_Buff0)
 80092d4:	8181a703          	lw	a4,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 80092d8:	081217b7          	lui	a5,0x8121
 80092dc:	dc478793          	addi	a5,a5,-572 # 8120dc4 <UartTxDma_Buff0>
 80092e0:	00f71963          	bne	a4,a5,80092f2 <task_parseUsartTxMsg+0x108>
		{
			p_UartTxDma_Buff = UartTxDma_Buff1;
 80092e4:	08122737          	lui	a4,0x8122
 80092e8:	e0470713          	addi	a4,a4,-508 # 8121e04 <UartTxDma_Buff1>
 80092ec:	80e1ac23          	sw	a4,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 80092f0:	bf21                	j	8009208 <task_parseUsartTxMsg+0x1e>
		}
		else
		{
			p_UartTxDma_Buff = UartTxDma_Buff0;
 80092f2:	08121737          	lui	a4,0x8121
 80092f6:	dc470713          	addi	a4,a4,-572 # 8120dc4 <UartTxDma_Buff0>
 80092fa:	80e1ac23          	sw	a4,-2024(gp) # 8117808 <p_UartTxDma_Buff>
    {
 80092fe:	b729                	j	8009208 <task_parseUsartTxMsg+0x1e>

08009300 <task_processUsartRxDma>:
    }
}


void task_processUsartRxDma(void* pvParameters)
{
 8009300:	7179                	addi	sp,sp,-48
 8009302:	d606                	sw	ra,44(sp)
 8009304:	d422                	sw	s0,40(sp)
 8009306:	1800                	addi	s0,sp,48
 8009308:	fca42e23          	sw	a0,-36(s0)
	uint8_t *p_tmp = NULL;
 800930c:	fe042623          	sw	zero,-20(s0)
	uint32_t data_size_inbuff;

	printf("Enter to task_processUsartRxDma.\r\n");
 8009310:	dd818513          	addi	a0,gp,-552 # 8117dc8 <_global_impure_ptr+0x3d8>
 8009314:	2740d0ef          	jal	ra,8016588 <puts>

    while (1)
    {
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009318:	55fd                	li	a1,-1
 800931a:	567d                	li	a2,-1
 800931c:	4505                	li	a0,1
 800931e:	b36fb0ef          	jal	ra,8004654 <ulTaskNotifyTake>

	    if(USART_GetFlag(USART1, USART_STATUS_RX_BUSY) == RESET)
 8009322:	45a1                	li	a1,8
 8009324:	18001537          	lui	a0,0x18001
 8009328:	801fd0ef          	jal	ra,8006b28 <USART_GetFlag>
 800932c:	87aa                	mv	a5,a0
 800932e:	f7ed                	bnez	a5,8009318 <task_processUsartRxDma+0x18>
	    {
	    	DMA_Stop(USART1_USART_DMA_RX_DMA_CH);
 8009330:	180207b7          	lui	a5,0x18020
 8009334:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 8009338:	64a070ef          	jal	ra,8010982 <DMA_Stop>

	    	data_size_inbuff = UART_RX_DMA_BUFF_SIZE - DMA_Get_Counter(USART1_USART_DMA_RX_DMA_CH);
 800933c:	180207b7          	lui	a5,0x18020
 8009340:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 8009344:	67c070ef          	jal	ra,80109c0 <DMA_Get_Counter>
 8009348:	872a                	mv	a4,a0
 800934a:	20000793          	li	a5,512
 800934e:	8f99                	sub	a5,a5,a4
 8009350:	fef42423          	sw	a5,-24(s0)

	        if (data_size_inbuff > 0)
 8009354:	fe842783          	lw	a5,-24(s0)
 8009358:	cb95                	beqz	a5,800938c <task_processUsartRxDma+0x8c>
	        {
	        	p_tmp = p_UartRxDma_Buff;
 800935a:	81c1a783          	lw	a5,-2020(gp) # 811780c <p_UartRxDma_Buff>
 800935e:	fef42623          	sw	a5,-20(s0)
	        	if (p_UartRxDma_Buff==UartRxDma_Buff0)
 8009362:	81c1a703          	lw	a4,-2020(gp) # 811780c <p_UartRxDma_Buff>
 8009366:	081237b7          	lui	a5,0x8123
 800936a:	e4478793          	addi	a5,a5,-444 # 8122e44 <UartRxDma_Buff0>
 800936e:	00f71963          	bne	a4,a5,8009380 <task_processUsartRxDma+0x80>
	        	{
	        		p_UartRxDma_Buff = UartRxDma_Buff1;
 8009372:	08123737          	lui	a4,0x8123
 8009376:	04470713          	addi	a4,a4,68 # 8123044 <UartRxDma_Buff1>
 800937a:	80e1ae23          	sw	a4,-2020(gp) # 811780c <p_UartRxDma_Buff>
 800937e:	a039                	j	800938c <task_processUsartRxDma+0x8c>
	        	}
	        	else
	        	{
	        		p_UartRxDma_Buff = UartRxDma_Buff0;
 8009380:	08123737          	lui	a4,0x8123
 8009384:	e4470713          	addi	a4,a4,-444 # 8122e44 <UartRxDma_Buff0>
 8009388:	80e1ae23          	sw	a4,-2020(gp) # 811780c <p_UartRxDma_Buff>
	        	}
	        }

	        UDMA_USART1_RX(p_UartRxDma_Buff);	// DMA
 800938c:	81c1a783          	lw	a5,-2020(gp) # 811780c <p_UartRxDma_Buff>
 8009390:	853e                	mv	a0,a5
 8009392:	552070ef          	jal	ra,80108e4 <UDMA_USART1_RX>

            // buff
	        if (data_size_inbuff > 0)
 8009396:	fe842783          	lw	a5,-24(s0)
 800939a:	c7d9                	beqz	a5,8009428 <task_processUsartRxDma+0x128>
	        {
		        BaseType_t xLockTaken = xSemaphoreTake(xRxcmdBufferMutex, portMAX_DELAY);
 800939c:	081197b7          	lui	a5,0x8119
 80093a0:	0487a783          	lw	a5,72(a5) # 8119048 <xRxcmdBufferMutex>
 80093a4:	55fd                	li	a1,-1
 80093a6:	567d                	li	a2,-1
 80093a8:	853e                	mv	a0,a5
 80093aa:	d8cf90ef          	jal	ra,8002936 <xQueueSemaphoreTake>
 80093ae:	fea42223          	sw	a0,-28(s0)

				if (xLockTaken == pdTRUE)
 80093b2:	fe442703          	lw	a4,-28(s0)
 80093b6:	4785                	li	a5,1
 80093b8:	04f71d63          	bne	a4,a5,8009412 <task_processUsartRxDma+0x112>
				{
					if (p_tmp==UartRxDma_Buff0)
 80093bc:	fec42703          	lw	a4,-20(s0)
 80093c0:	081237b7          	lui	a5,0x8123
 80093c4:	e4478793          	addi	a5,a5,-444 # 8122e44 <UartRxDma_Buff0>
 80093c8:	00f71f63          	bne	a4,a5,80093e6 <task_processUsartRxDma+0xe6>
					{
						thmts_ctrl_cmd_proc_insert_rx_bytes( &thmts_ctrl_cmd_proc, UartRxDma_Buff0, data_size_inbuff );
 80093cc:	fe842603          	lw	a2,-24(s0)
 80093d0:	081237b7          	lui	a5,0x8123
 80093d4:	e4478593          	addi	a1,a5,-444 # 8122e44 <UartRxDma_Buff0>
 80093d8:	081287b7          	lui	a5,0x8128
 80093dc:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 80093e0:	53f070ef          	jal	ra,801111e <thmts_ctrl_cmd_proc_insert_rx_bytes>
 80093e4:	a829                	j	80093fe <task_processUsartRxDma+0xfe>
					}
					else
					{
						thmts_ctrl_cmd_proc_insert_rx_bytes( &thmts_ctrl_cmd_proc, UartRxDma_Buff1, data_size_inbuff );
 80093e6:	fe842603          	lw	a2,-24(s0)
 80093ea:	081237b7          	lui	a5,0x8123
 80093ee:	04478593          	addi	a1,a5,68 # 8123044 <UartRxDma_Buff1>
 80093f2:	081287b7          	lui	a5,0x8128
 80093f6:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 80093fa:	525070ef          	jal	ra,801111e <thmts_ctrl_cmd_proc_insert_rx_bytes>
					}
					//RX cmd
					xTaskNotifyGive(Task_ParseUsartRxCmd_Handler);
 80093fe:	081197b7          	lui	a5,0x8119
 8009402:	0307a783          	lw	a5,48(a5) # 8119030 <Task_ParseUsartRxCmd_Handler>
 8009406:	4681                	li	a3,0
 8009408:	4609                	li	a2,2
 800940a:	4581                	li	a1,0
 800940c:	853e                	mv	a0,a5
 800940e:	b6afb0ef          	jal	ra,8004778 <xTaskGenericNotify>
				}
				xSemaphoreGive(xRxcmdBufferMutex);
 8009412:	081197b7          	lui	a5,0x8119
 8009416:	0487a783          	lw	a5,72(a5) # 8119048 <xRxcmdBufferMutex>
 800941a:	4701                	li	a4,0
 800941c:	4601                	li	a2,0
 800941e:	4681                	li	a3,0
 8009420:	4581                	li	a1,0
 8009422:	853e                	mv	a0,a5
 8009424:	c99f80ef          	jal	ra,80020bc <xQueueGenericSend>
	        }
	        data_size_inbuff = 0;
 8009428:	fe042423          	sw	zero,-24(s0)
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 800942c:	b5f5                	j	8009318 <task_processUsartRxDma+0x18>

0800942e <task_parseUsartRxCmd>:

void process_received_message(thmts_ctrl_cmd_proc_msg_t *msg_info);


void task_parseUsartRxCmd(void* pvParameters)
{
 800942e:	7179                	addi	sp,sp,-48
 8009430:	d606                	sw	ra,44(sp)
 8009432:	d422                	sw	s0,40(sp)
 8009434:	1800                	addi	s0,sp,48
 8009436:	fca42e23          	sw	a0,-36(s0)
	uint8_t *p_tmp = NULL;
 800943a:	fe042623          	sw	zero,-20(s0)
	uint32_t data_size_inbuff;
	uint16_t j;

	uint16_t cmdBufLen = 0;
 800943e:	fe041523          	sh	zero,-22(s0)

	BaseType_t   xReturn;

	printf("Enter to task_parseUsartRxcmd.\r\n");
 8009442:	dfc18513          	addi	a0,gp,-516 # 8117dec <_global_impure_ptr+0x3fc>
 8009446:	1420d0ef          	jal	ra,8016588 <puts>

    while (1)
    {
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 800944a:	55fd                	li	a1,-1
 800944c:	567d                	li	a2,-1
 800944e:	4505                	li	a0,1
 8009450:	a04fb0ef          	jal	ra,8004654 <ulTaskNotifyTake>
//		printf("---------rec cmd \r\n");


		BaseType_t xLockTaken = xSemaphoreTake(xRxcmdBufferMutex, portMAX_DELAY);
 8009454:	081197b7          	lui	a5,0x8119
 8009458:	0487a783          	lw	a5,72(a5) # 8119048 <xRxcmdBufferMutex>
 800945c:	55fd                	li	a1,-1
 800945e:	567d                	li	a2,-1
 8009460:	853e                	mv	a0,a5
 8009462:	cd4f90ef          	jal	ra,8002936 <xQueueSemaphoreTake>
 8009466:	fea42223          	sw	a0,-28(s0)

		if (xLockTaken == pdTRUE)
 800946a:	fe442703          	lw	a4,-28(s0)
 800946e:	4785                	li	a5,1
 8009470:	00f71863          	bne	a4,a5,8009480 <task_parseUsartRxCmd+0x52>
		{
			thmts_ctrl_cmd_proc_exec( &thmts_ctrl_cmd_proc );
 8009474:	081287b7          	lui	a5,0x8128
 8009478:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 800947c:	114080ef          	jal	ra,8011590 <thmts_ctrl_cmd_proc_exec>
		}
		xSemaphoreGive(xRxcmdBufferMutex);
 8009480:	081197b7          	lui	a5,0x8119
 8009484:	0487a783          	lw	a5,72(a5) # 8119048 <xRxcmdBufferMutex>
 8009488:	4701                	li	a4,0
 800948a:	4601                	li	a2,0
 800948c:	4681                	li	a3,0
 800948e:	4581                	li	a1,0
 8009490:	853e                	mv	a0,a5
 8009492:	c2bf80ef          	jal	ra,80020bc <xQueueGenericSend>


		while(thmts_ctrl_cmd_proc.curr_msg_node_cnt > 0)
 8009496:	a82d                	j	80094d0 <task_parseUsartRxCmd+0xa2>
		{
			thmts_ctrl_cmd_proc_get_rx_msg( &thmts_ctrl_cmd_proc, &thmts_ctrl_cmd_proc_msg );
 8009498:	081247b7          	lui	a5,0x8124
 800949c:	25c78593          	addi	a1,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 80094a0:	081287b7          	lui	a5,0x8128
 80094a4:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 80094a8:	1e0080ef          	jal	ra,8011688 <thmts_ctrl_cmd_proc_get_rx_msg>
			if( thmts_ctrl_cmd_proc_msg.msg_buf_ptr )
 80094ac:	081247b7          	lui	a5,0x8124
 80094b0:	25c78793          	addi	a5,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 80094b4:	47dc                	lw	a5,12(a5)
 80094b6:	cf89                	beqz	a5,80094d0 <task_parseUsartRxCmd+0xa2>
			{

				process_received_message(&thmts_ctrl_cmd_proc_msg);
 80094b8:	081247b7          	lui	a5,0x8124
 80094bc:	25c78513          	addi	a0,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 80094c0:	0d4050ef          	jal	ra,800e594 <process_received_message>


				thmts_ctrl_cmd_proc_pop_rx_msg( &thmts_ctrl_cmd_proc );
 80094c4:	081287b7          	lui	a5,0x8128
 80094c8:	9a478513          	addi	a0,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 80094cc:	1fe080ef          	jal	ra,80116ca <thmts_ctrl_cmd_proc_pop_rx_msg>
		while(thmts_ctrl_cmd_proc.curr_msg_node_cnt > 0)
 80094d0:	081287b7          	lui	a5,0x8128
 80094d4:	9a478793          	addi	a5,a5,-1628 # 81279a4 <thmts_ctrl_cmd_proc>
 80094d8:	0107c783          	lbu	a5,16(a5)
 80094dc:	ffd5                	bnez	a5,8009498 <task_parseUsartRxCmd+0x6a>
    {
 80094de:	b7b5                	j	800944a <task_parseUsartRxCmd+0x1c>

080094e0 <task_processSpiRxDma>:




void task_processSpiRxDma(void* pvParameters)
{
 80094e0:	1101                	addi	sp,sp,-32
 80094e2:	ce06                	sw	ra,28(sp)
 80094e4:	cc22                	sw	s0,24(sp)
 80094e6:	1000                	addi	s0,sp,32
 80094e8:	fea42623          	sw	a0,-20(s0)
    printf("Enter to task_processSpiRxDma.\r\n");
 80094ec:	e1c18513          	addi	a0,gp,-484 # 8117e0c <_global_impure_ptr+0x41c>
 80094f0:	0980d0ef          	jal	ra,8016588 <puts>

	IMU_Init();      // IMU
 80094f4:	1280b0ef          	jal	ra,801461c <IMU_Init>
    IMU_SPI_Init();  // IMU
 80094f8:	1880b0ef          	jal	ra,8014680 <IMU_SPI_Init>
    LGPIO_ITConfig(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL, ENABLE);  // IMU DRDY
 80094fc:	4685                	li	a3,1
 80094fe:	4605                	li	a2,1
 8009500:	04000593          	li	a1,64
 8009504:	18008537          	lui	a0,0x18008
 8009508:	e24fc0ef          	jal	ra,8005b2c <LGPIO_ITConfig>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 800950c:	55fd                	li	a1,-1
 800950e:	567d                	li	a2,-1
 8009510:	4505                	li	a0,1
 8009512:	942fb0ef          	jal	ra,8004654 <ulTaskNotifyTake>

        SPI2_CS_ON;
 8009516:	4589                	li	a1,2
 8009518:	18004537          	lui	a0,0x18004
 800951c:	84cfd0ef          	jal	ra,8006568 <QSPI_CSModeConfig>

        UDMA_QSPI2_RX(IMU_SPI_RX_DMA_BUFF_SIZE, p_SpiRxDma_Buff);
 8009520:	8201a783          	lw	a5,-2016(gp) # 8117810 <p_SpiRxDma_Buff>
 8009524:	85be                	mv	a1,a5
 8009526:	4569                	li	a0,26
 8009528:	558070ef          	jal	ra,8010a80 <UDMA_QSPI2_RX>
        UDMA_QSPI2_TX(IMU_SPI_TX_DMA_BUFF_SIZE, SpiImuTxDma_Buff);
 800952c:	081007b7          	lui	a5,0x8100
 8009530:	00078593          	mv	a1,a5
 8009534:	4569                	li	a0,26
 8009536:	4a2070ef          	jal	ra,80109d8 <UDMA_QSPI2_TX>

        SPI2_Dma_Enable(QSPI2, QSPI_CR_DMA_ENABLE, QSPI_CR_DMA_TX_ENABLE, QSPI_CR_DMA_RX_ENABLE);
 800953a:	20000693          	li	a3,512
 800953e:	10000613          	li	a2,256
 8009542:	4589                	li	a1,2
 8009544:	18004537          	lui	a0,0x18004
 8009548:	72b060ef          	jal	ra,8010472 <SPI2_Dma_Enable>
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 800954c:	b7c1                	j	800950c <task_processSpiRxDma+0x2c>

0800954e <task_processSpiRxMsg>:
    }
}

void task_processSpiRxMsg(void* pvParameters)
{
 800954e:	1101                	addi	sp,sp,-32
 8009550:	ce06                	sw	ra,28(sp)
 8009552:	cc22                	sw	s0,24(sp)
 8009554:	1000                	addi	s0,sp,32
 8009556:	fea42623          	sw	a0,-20(s0)
    printf("Enter to task_processSpiRxMsg.\r\n");
 800955a:	e3c18513          	addi	a0,gp,-452 # 8117e2c <_global_impure_ptr+0x43c>
 800955e:	02a0d0ef          	jal	ra,8016588 <puts>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009562:	55fd                	li	a1,-1
 8009564:	567d                	li	a2,-1
 8009566:	4505                	li	a0,1
 8009568:	8ecfb0ef          	jal	ra,8004654 <ulTaskNotifyTake>

        // DMA
        while (SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_BUSY)) {}
 800956c:	0001                	nop
 800956e:	4585                	li	a1,1
 8009570:	18004537          	lui	a0,0x18004
 8009574:	fcbfc0ef          	jal	ra,800653e <QSPI_GetFlag>
 8009578:	872a                	mv	a4,a0
 800957a:	4785                	li	a5,1
 800957c:	fef709e3          	beq	a4,a5,800956e <task_processSpiRxMsg+0x20>

        SPI2_Dma_Enable(QSPI2, QSPI_CR_DMA_DISABLE, QSPI_CR_DMA_TX_DISABLE, QSPI_CR_DMA_RX_DISABLE);
 8009580:	4681                	li	a3,0
 8009582:	4601                	li	a2,0
 8009584:	4581                	li	a1,0
 8009586:	18004537          	lui	a0,0x18004
 800958a:	6e9060ef          	jal	ra,8010472 <SPI2_Dma_Enable>

        SPI2_CS_OFF;
 800958e:	458d                	li	a1,3
 8009590:	18004537          	lui	a0,0x18004
 8009594:	fd5fc0ef          	jal	ra,8006568 <QSPI_CSModeConfig>

        // bufferbuffer
		p_SpiRxDma_Buff = (p_SpiRxDma_Buff == SpiImuRxDma_Buff0) ? SpiImuRxDma_Buff1 : SpiImuRxDma_Buff0;
 8009598:	8201a703          	lw	a4,-2016(gp) # 8117810 <p_SpiRxDma_Buff>
 800959c:	081237b7          	lui	a5,0x8123
 80095a0:	24478793          	addi	a5,a5,580 # 8123244 <SpiImuRxDma_Buff0>
 80095a4:	00f71763          	bne	a4,a5,80095b2 <task_processSpiRxMsg+0x64>
 80095a8:	081237b7          	lui	a5,0x8123
 80095ac:	28078793          	addi	a5,a5,640 # 8123280 <SpiImuRxDma_Buff1>
 80095b0:	a029                	j	80095ba <task_processSpiRxMsg+0x6c>
 80095b2:	081237b7          	lui	a5,0x8123
 80095b6:	24478793          	addi	a5,a5,580 # 8123244 <SpiImuRxDma_Buff0>
 80095ba:	82f1a023          	sw	a5,-2016(gp) # 8117810 <p_SpiRxDma_Buff>
		IMU_SPI_Master_Read_Burst2((p_SpiRxDma_Buff == SpiImuRxDma_Buff0) ? SpiImuRxDma_Buff1 : SpiImuRxDma_Buff0, imu_data_timestamp);
 80095be:	8201a703          	lw	a4,-2016(gp) # 8117810 <p_SpiRxDma_Buff>
 80095c2:	081237b7          	lui	a5,0x8123
 80095c6:	24478793          	addi	a5,a5,580 # 8123244 <SpiImuRxDma_Buff0>
 80095ca:	00f71763          	bne	a4,a5,80095d8 <task_processSpiRxMsg+0x8a>
 80095ce:	081237b7          	lui	a5,0x8123
 80095d2:	28078693          	addi	a3,a5,640 # 8123280 <SpiImuRxDma_Buff1>
 80095d6:	a029                	j	80095e0 <task_processSpiRxMsg+0x92>
 80095d8:	081237b7          	lui	a5,0x8123
 80095dc:	24478693          	addi	a3,a5,580 # 8123244 <SpiImuRxDma_Buff0>
 80095e0:	081197b7          	lui	a5,0x8119
 80095e4:	0587a703          	lw	a4,88(a5) # 8119058 <imu_data_timestamp>
 80095e8:	05c7a783          	lw	a5,92(a5)
 80095ec:	85ba                	mv	a1,a4
 80095ee:	863e                	mv	a2,a5
 80095f0:	8536                	mv	a0,a3
 80095f2:	1480b0ef          	jal	ra,801473a <IMU_SPI_Master_Read_Burst2>
		read_and_send_IMU_data(xQueue);
 80095f6:	081197b7          	lui	a5,0x8119
 80095fa:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 80095fe:	853e                	mv	a0,a5
 8009600:	1530b0ef          	jal	ra,8014f52 <read_and_send_IMU_data>
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009604:	bfb9                	j	8009562 <task_processSpiRxMsg+0x14>

08009606 <tof_fill_and_compute>:
    }
}

// altds_twr_t121
double tof_fill_and_compute(uint64_t* ts_all,uint8_t poll_tx, uint8_t poll_rx,uint8_t resp_tx,uint8_t resp_rx,uint8_t poll2_tx,uint8_t poll2_rx)
{
 8009606:	711d                	addi	sp,sp,-96
 8009608:	ce86                	sw	ra,92(sp)
 800960a:	cca2                	sw	s0,88(sp)
 800960c:	1080                	addi	s0,sp,96
 800960e:	faa42623          	sw	a0,-84(s0)
 8009612:	88ae                	mv	a7,a1
 8009614:	8532                	mv	a0,a2
 8009616:	85b6                	mv	a1,a3
 8009618:	863a                	mv	a2,a4
 800961a:	86be                	mv	a3,a5
 800961c:	8742                	mv	a4,a6
 800961e:	87c6                	mv	a5,a7
 8009620:	faf405a3          	sb	a5,-85(s0)
 8009624:	87aa                	mv	a5,a0
 8009626:	faf40523          	sb	a5,-86(s0)
 800962a:	87ae                	mv	a5,a1
 800962c:	faf404a3          	sb	a5,-87(s0)
 8009630:	87b2                	mv	a5,a2
 8009632:	faf40423          	sb	a5,-88(s0)
 8009636:	87b6                	mv	a5,a3
 8009638:	faf403a3          	sb	a5,-89(s0)
 800963c:	87ba                	mv	a5,a4
 800963e:	faf40323          	sb	a5,-90(s0)
	altds_twr_t twr={0};
 8009642:	fa042e23          	sw	zero,-68(s0)
 8009646:	fc042023          	sw	zero,-64(s0)
 800964a:	fc042223          	sw	zero,-60(s0)
 800964e:	fc042423          	sw	zero,-56(s0)
 8009652:	fc042623          	sw	zero,-52(s0)
 8009656:	fc042823          	sw	zero,-48(s0)
 800965a:	fc042a23          	sw	zero,-44(s0)
 800965e:	fc042c23          	sw	zero,-40(s0)
 8009662:	fc042e23          	sw	zero,-36(s0)
 8009666:	fe042023          	sw	zero,-32(s0)
 800966a:	fe042223          	sw	zero,-28(s0)
 800966e:	fe042423          	sw	zero,-24(s0)
 8009672:	fe040623          	sb	zero,-20(s0)
	twr.poll_tx_time=ts_all[poll_tx-1];
 8009676:	fab44703          	lbu	a4,-85(s0)
 800967a:	200007b7          	lui	a5,0x20000
 800967e:	17fd                	addi	a5,a5,-1
 8009680:	97ba                	add	a5,a5,a4
 8009682:	078e                	slli	a5,a5,0x3
 8009684:	fac42703          	lw	a4,-84(s0)
 8009688:	97ba                	add	a5,a5,a4
 800968a:	4398                	lw	a4,0(a5)
 800968c:	43dc                	lw	a5,4(a5)
 800968e:	fae42e23          	sw	a4,-68(s0)
 8009692:	fcf42023          	sw	a5,-64(s0)
	twr.poll_rx_time=ts_all[poll_rx-1];
 8009696:	faa44703          	lbu	a4,-86(s0)
 800969a:	200007b7          	lui	a5,0x20000
 800969e:	17fd                	addi	a5,a5,-1
 80096a0:	97ba                	add	a5,a5,a4
 80096a2:	078e                	slli	a5,a5,0x3
 80096a4:	fac42703          	lw	a4,-84(s0)
 80096a8:	97ba                	add	a5,a5,a4
 80096aa:	4398                	lw	a4,0(a5)
 80096ac:	43dc                	lw	a5,4(a5)
 80096ae:	fce42223          	sw	a4,-60(s0)
 80096b2:	fcf42423          	sw	a5,-56(s0)
	twr.resp_tx_time=ts_all[resp_tx-1];
 80096b6:	fa944703          	lbu	a4,-87(s0)
 80096ba:	200007b7          	lui	a5,0x20000
 80096be:	17fd                	addi	a5,a5,-1
 80096c0:	97ba                	add	a5,a5,a4
 80096c2:	078e                	slli	a5,a5,0x3
 80096c4:	fac42703          	lw	a4,-84(s0)
 80096c8:	97ba                	add	a5,a5,a4
 80096ca:	4398                	lw	a4,0(a5)
 80096cc:	43dc                	lw	a5,4(a5)
 80096ce:	fce42623          	sw	a4,-52(s0)
 80096d2:	fcf42823          	sw	a5,-48(s0)
	twr.resp_rx_time=ts_all[resp_rx-1];
 80096d6:	fa844703          	lbu	a4,-88(s0)
 80096da:	200007b7          	lui	a5,0x20000
 80096de:	17fd                	addi	a5,a5,-1
 80096e0:	97ba                	add	a5,a5,a4
 80096e2:	078e                	slli	a5,a5,0x3
 80096e4:	fac42703          	lw	a4,-84(s0)
 80096e8:	97ba                	add	a5,a5,a4
 80096ea:	4398                	lw	a4,0(a5)
 80096ec:	43dc                	lw	a5,4(a5)
 80096ee:	fce42a23          	sw	a4,-44(s0)
 80096f2:	fcf42c23          	sw	a5,-40(s0)
	twr.poll2_tx_time=ts_all[poll2_tx-1];
 80096f6:	fa744703          	lbu	a4,-89(s0)
 80096fa:	200007b7          	lui	a5,0x20000
 80096fe:	17fd                	addi	a5,a5,-1
 8009700:	97ba                	add	a5,a5,a4
 8009702:	078e                	slli	a5,a5,0x3
 8009704:	fac42703          	lw	a4,-84(s0)
 8009708:	97ba                	add	a5,a5,a4
 800970a:	4398                	lw	a4,0(a5)
 800970c:	43dc                	lw	a5,4(a5)
 800970e:	fce42e23          	sw	a4,-36(s0)
 8009712:	fef42023          	sw	a5,-32(s0)
	twr.poll2_rx_time=ts_all[poll2_rx-1];
 8009716:	fa644703          	lbu	a4,-90(s0)
 800971a:	200007b7          	lui	a5,0x20000
 800971e:	17fd                	addi	a5,a5,-1
 8009720:	97ba                	add	a5,a5,a4
 8009722:	078e                	slli	a5,a5,0x3
 8009724:	fac42703          	lw	a4,-84(s0)
 8009728:	97ba                	add	a5,a5,a4
 800972a:	4398                	lw	a4,0(a5)
 800972c:	43dc                	lw	a5,4(a5)
 800972e:	fee42223          	sw	a4,-28(s0)
 8009732:	fef42423          	sw	a5,-24(s0)
	if(altds_dstwr_check(&twr))
 8009736:	fbc40793          	addi	a5,s0,-68
 800973a:	853e                	mv	a0,a5
 800973c:	61f080ef          	jal	ra,801255a <altds_dstwr_check>
 8009740:	87aa                	mv	a5,a0
 8009742:	cb89                	beqz	a5,8009754 <tof_fill_and_compute+0x14e>
	{
		return altds_dstwr_compute(&twr); 
 8009744:	fbc40793          	addi	a5,s0,-68
 8009748:	853e                	mv	a0,a5
 800974a:	7d9080ef          	jal	ra,8012722 <altds_dstwr_compute>
 800974e:	22a507d3          	fmv.d	fa5,fa0
 8009752:	a019                	j	8009758 <tof_fill_and_compute+0x152>
	}
	return 0;
 8009754:	d20007d3          	fcvt.d.w	fa5,zero
}
 8009758:	22f78553          	fmv.d	fa0,fa5
 800975c:	40f6                	lw	ra,92(sp)
 800975e:	4466                	lw	s0,88(sp)
 8009760:	6125                	addi	sp,sp,96
 8009762:	8082                	ret

08009764 <tof_two_nodes_compute_new>:

uint8_t check_valid = 0;
uint32_t tof_two_nodes_compute_new(uint8_t i, uint8_t j, uint8_t ping_pong_flag)
{
 8009764:	7151                	addi	sp,sp,-240
 8009766:	d786                	sw	ra,236(sp)
 8009768:	d5a2                	sw	s0,232(sp)
 800976a:	1980                	addi	s0,sp,240
 800976c:	87aa                	mv	a5,a0
 800976e:	86ae                	mv	a3,a1
 8009770:	8732                	mv	a4,a2
 8009772:	f0f40fa3          	sb	a5,-225(s0)
 8009776:	87b6                	mv	a5,a3
 8009778:	f0f40f23          	sb	a5,-226(s0)
 800977c:	87ba                	mv	a5,a4
 800977e:	f0f40ea3          	sb	a5,-227(s0)
	uint32_t tof_int = 0;
 8009782:	fe042623          	sw	zero,-20(s0)
	uint64_t ts_all[12]={0};
 8009786:	f6840793          	addi	a5,s0,-152
 800978a:	06000713          	li	a4,96
 800978e:	863a                	mv	a2,a4
 8009790:	4581                	li	a1,0
 8009792:	853e                	mv	a0,a5
 8009794:	2b90c0ef          	jal	ra,801624c <memset>
	double tof_temp=0;
 8009798:	fc042823          	sw	zero,-48(s0)
 800979c:	fc042a23          	sw	zero,-44(s0)

	ts_all[0]=node.trx_stamps_subfrm0_ping[i][i];
 80097a0:	f1f44683          	lbu	a3,-225(s0)
 80097a4:	f1f44783          	lbu	a5,-225(s0)
 80097a8:	08128737          	lui	a4,0x8128
 80097ac:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 80097b0:	0686                	slli	a3,a3,0x1
 80097b2:	97b6                	add	a5,a5,a3
 80097b4:	08878793          	addi	a5,a5,136 # 20000088 <_sp+0x17ec0088>
 80097b8:	078e                	slli	a5,a5,0x3
 80097ba:	97ba                	add	a5,a5,a4
 80097bc:	4798                	lw	a4,8(a5)
 80097be:	47dc                	lw	a5,12(a5)
 80097c0:	f6e42423          	sw	a4,-152(s0)
 80097c4:	f6f42623          	sw	a5,-148(s0)
	ts_all[1]=node.trx_stamps_subfrm0_ping[i][j];
 80097c8:	f1f44683          	lbu	a3,-225(s0)
 80097cc:	f1e44783          	lbu	a5,-226(s0)
 80097d0:	08128737          	lui	a4,0x8128
 80097d4:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 80097d8:	0686                	slli	a3,a3,0x1
 80097da:	97b6                	add	a5,a5,a3
 80097dc:	08878793          	addi	a5,a5,136
 80097e0:	078e                	slli	a5,a5,0x3
 80097e2:	97ba                	add	a5,a5,a4
 80097e4:	4798                	lw	a4,8(a5)
 80097e6:	47dc                	lw	a5,12(a5)
 80097e8:	f6e42823          	sw	a4,-144(s0)
 80097ec:	f6f42a23          	sw	a5,-140(s0)
	ts_all[2]=node.trx_stamps_subfrm0_ping[j][i];
 80097f0:	f1e44683          	lbu	a3,-226(s0)
 80097f4:	f1f44783          	lbu	a5,-225(s0)
 80097f8:	08128737          	lui	a4,0x8128
 80097fc:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009800:	0686                	slli	a3,a3,0x1
 8009802:	97b6                	add	a5,a5,a3
 8009804:	08878793          	addi	a5,a5,136
 8009808:	078e                	slli	a5,a5,0x3
 800980a:	97ba                	add	a5,a5,a4
 800980c:	4798                	lw	a4,8(a5)
 800980e:	47dc                	lw	a5,12(a5)
 8009810:	f6e42c23          	sw	a4,-136(s0)
 8009814:	f6f42e23          	sw	a5,-132(s0)
	ts_all[3]=node.trx_stamps_subfrm0_ping[j][j];
 8009818:	f1e44683          	lbu	a3,-226(s0)
 800981c:	f1e44783          	lbu	a5,-226(s0)
 8009820:	08128737          	lui	a4,0x8128
 8009824:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009828:	0686                	slli	a3,a3,0x1
 800982a:	97b6                	add	a5,a5,a3
 800982c:	08878793          	addi	a5,a5,136
 8009830:	078e                	slli	a5,a5,0x3
 8009832:	97ba                	add	a5,a5,a4
 8009834:	4798                	lw	a4,8(a5)
 8009836:	47dc                	lw	a5,12(a5)
 8009838:	f8e42023          	sw	a4,-128(s0)
 800983c:	f8f42223          	sw	a5,-124(s0)
	ts_all[4]=node.trx_stamps_subfrm1_ping[i][i];
 8009840:	f1f44683          	lbu	a3,-225(s0)
 8009844:	f1f44783          	lbu	a5,-225(s0)
 8009848:	08128737          	lui	a4,0x8128
 800984c:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009850:	0686                	slli	a3,a3,0x1
 8009852:	97b6                	add	a5,a5,a3
 8009854:	08c78793          	addi	a5,a5,140
 8009858:	078e                	slli	a5,a5,0x3
 800985a:	97ba                	add	a5,a5,a4
 800985c:	4798                	lw	a4,8(a5)
 800985e:	47dc                	lw	a5,12(a5)
 8009860:	f8e42423          	sw	a4,-120(s0)
 8009864:	f8f42623          	sw	a5,-116(s0)
	ts_all[5]=node.trx_stamps_subfrm1_ping[i][j];
 8009868:	f1f44683          	lbu	a3,-225(s0)
 800986c:	f1e44783          	lbu	a5,-226(s0)
 8009870:	08128737          	lui	a4,0x8128
 8009874:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009878:	0686                	slli	a3,a3,0x1
 800987a:	97b6                	add	a5,a5,a3
 800987c:	08c78793          	addi	a5,a5,140
 8009880:	078e                	slli	a5,a5,0x3
 8009882:	97ba                	add	a5,a5,a4
 8009884:	4798                	lw	a4,8(a5)
 8009886:	47dc                	lw	a5,12(a5)
 8009888:	f8e42823          	sw	a4,-112(s0)
 800988c:	f8f42a23          	sw	a5,-108(s0)
	ts_all[6]=node.trx_stamps_subfrm1_ping[j][i];
 8009890:	f1e44683          	lbu	a3,-226(s0)
 8009894:	f1f44783          	lbu	a5,-225(s0)
 8009898:	08128737          	lui	a4,0x8128
 800989c:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 80098a0:	0686                	slli	a3,a3,0x1
 80098a2:	97b6                	add	a5,a5,a3
 80098a4:	08c78793          	addi	a5,a5,140
 80098a8:	078e                	slli	a5,a5,0x3
 80098aa:	97ba                	add	a5,a5,a4
 80098ac:	4798                	lw	a4,8(a5)
 80098ae:	47dc                	lw	a5,12(a5)
 80098b0:	f8e42c23          	sw	a4,-104(s0)
 80098b4:	f8f42e23          	sw	a5,-100(s0)
	ts_all[7]=node.trx_stamps_subfrm1_ping[j][j];
 80098b8:	f1e44683          	lbu	a3,-226(s0)
 80098bc:	f1e44783          	lbu	a5,-226(s0)
 80098c0:	08128737          	lui	a4,0x8128
 80098c4:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 80098c8:	0686                	slli	a3,a3,0x1
 80098ca:	97b6                	add	a5,a5,a3
 80098cc:	08c78793          	addi	a5,a5,140
 80098d0:	078e                	slli	a5,a5,0x3
 80098d2:	97ba                	add	a5,a5,a4
 80098d4:	4798                	lw	a4,8(a5)
 80098d6:	47dc                	lw	a5,12(a5)
 80098d8:	fae42023          	sw	a4,-96(s0)
 80098dc:	faf42223          	sw	a5,-92(s0)
	ts_all[8]=node.trx_stamps_subfrm2_ping[i][i];
 80098e0:	f1f44683          	lbu	a3,-225(s0)
 80098e4:	f1f44783          	lbu	a5,-225(s0)
 80098e8:	08128737          	lui	a4,0x8128
 80098ec:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 80098f0:	0686                	slli	a3,a3,0x1
 80098f2:	97b6                	add	a5,a5,a3
 80098f4:	09078793          	addi	a5,a5,144
 80098f8:	078e                	slli	a5,a5,0x3
 80098fa:	97ba                	add	a5,a5,a4
 80098fc:	4798                	lw	a4,8(a5)
 80098fe:	47dc                	lw	a5,12(a5)
 8009900:	fae42423          	sw	a4,-88(s0)
 8009904:	faf42623          	sw	a5,-84(s0)
	ts_all[9]=node.trx_stamps_subfrm2_ping[i][j];
 8009908:	f1f44683          	lbu	a3,-225(s0)
 800990c:	f1e44783          	lbu	a5,-226(s0)
 8009910:	08128737          	lui	a4,0x8128
 8009914:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009918:	0686                	slli	a3,a3,0x1
 800991a:	97b6                	add	a5,a5,a3
 800991c:	09078793          	addi	a5,a5,144
 8009920:	078e                	slli	a5,a5,0x3
 8009922:	97ba                	add	a5,a5,a4
 8009924:	4798                	lw	a4,8(a5)
 8009926:	47dc                	lw	a5,12(a5)
 8009928:	fae42823          	sw	a4,-80(s0)
 800992c:	faf42a23          	sw	a5,-76(s0)
	ts_all[10]=node.trx_stamps_subfrm2_ping[j][i];
 8009930:	f1e44683          	lbu	a3,-226(s0)
 8009934:	f1f44783          	lbu	a5,-225(s0)
 8009938:	08128737          	lui	a4,0x8128
 800993c:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009940:	0686                	slli	a3,a3,0x1
 8009942:	97b6                	add	a5,a5,a3
 8009944:	09078793          	addi	a5,a5,144
 8009948:	078e                	slli	a5,a5,0x3
 800994a:	97ba                	add	a5,a5,a4
 800994c:	4798                	lw	a4,8(a5)
 800994e:	47dc                	lw	a5,12(a5)
 8009950:	fae42c23          	sw	a4,-72(s0)
 8009954:	faf42e23          	sw	a5,-68(s0)
	ts_all[11]=node.trx_stamps_subfrm2_ping[j][j];
 8009958:	f1e44683          	lbu	a3,-226(s0)
 800995c:	f1e44783          	lbu	a5,-226(s0)
 8009960:	08128737          	lui	a4,0x8128
 8009964:	9d070713          	addi	a4,a4,-1584 # 81279d0 <node>
 8009968:	0686                	slli	a3,a3,0x1
 800996a:	97b6                	add	a5,a5,a3
 800996c:	09078793          	addi	a5,a5,144
 8009970:	078e                	slli	a5,a5,0x3
 8009972:	97ba                	add	a5,a5,a4
 8009974:	4798                	lw	a4,8(a5)
 8009976:	47dc                	lw	a5,12(a5)
 8009978:	fce42023          	sw	a4,-64(s0)
 800997c:	fcf42223          	sw	a5,-60(s0)

//	ts_error_cnt = check_ts_error(ts_all);
//	comm_error_cnt = check_comm_error(ts_all);

	tof[0]=tof_fill_and_compute(ts_all,1,3,4,2,5,7);  //123
 8009980:	f6840513          	addi	a0,s0,-152
 8009984:	481d                	li	a6,7
 8009986:	4795                	li	a5,5
 8009988:	4709                	li	a4,2
 800998a:	4691                	li	a3,4
 800998c:	460d                	li	a2,3
 800998e:	4585                	li	a1,1
 8009990:	c77ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009994:	22a507d3          	fmv.d	fa5,fa0
 8009998:	081287b7          	lui	a5,0x8128
 800999c:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 80099a0:	a39c                	fsd	fa5,0(a5)
	tof[1]=tof_fill_and_compute(ts_all,1,3,8,6,9,11); //145
 80099a2:	f6840513          	addi	a0,s0,-152
 80099a6:	482d                	li	a6,11
 80099a8:	47a5                	li	a5,9
 80099aa:	4719                	li	a4,6
 80099ac:	46a1                	li	a3,8
 80099ae:	460d                	li	a2,3
 80099b0:	4585                	li	a1,1
 80099b2:	c55ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 80099b6:	22a507d3          	fmv.d	fa5,fa0
 80099ba:	081287b7          	lui	a5,0x8128
 80099be:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 80099c2:	a79c                	fsd	fa5,8(a5)
	tof[2]=tof_fill_and_compute(ts_all,5,7,8,6,9,11); //345
 80099c4:	f6840513          	addi	a0,s0,-152
 80099c8:	482d                	li	a6,11
 80099ca:	47a5                	li	a5,9
 80099cc:	4719                	li	a4,6
 80099ce:	46a1                	li	a3,8
 80099d0:	461d                	li	a2,7
 80099d2:	4595                	li	a1,5
 80099d4:	c33ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 80099d8:	22a507d3          	fmv.d	fa5,fa0
 80099dc:	081287b7          	lui	a5,0x8128
 80099e0:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 80099e4:	ab9c                	fsd	fa5,16(a5)
	tof[3]=tof_fill_and_compute(ts_all,4,2,5,7,8,6);  //234
 80099e6:	f6840513          	addi	a0,s0,-152
 80099ea:	4819                	li	a6,6
 80099ec:	47a1                	li	a5,8
 80099ee:	471d                	li	a4,7
 80099f0:	4695                	li	a3,5
 80099f2:	4609                	li	a2,2
 80099f4:	4591                	li	a1,4
 80099f6:	c11ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 80099fa:	22a507d3          	fmv.d	fa5,fa0
 80099fe:	081287b7          	lui	a5,0x8128
 8009a02:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009a06:	af9c                	fsd	fa5,24(a5)
	tof[4]=tof_fill_and_compute(ts_all,1,3,8,6,5,7);  //143
 8009a08:	f6840513          	addi	a0,s0,-152
 8009a0c:	481d                	li	a6,7
 8009a0e:	4795                	li	a5,5
 8009a10:	4719                	li	a4,6
 8009a12:	46a1                	li	a3,8
 8009a14:	460d                	li	a2,3
 8009a16:	4585                	li	a1,1
 8009a18:	befff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009a1c:	22a507d3          	fmv.d	fa5,fa0
 8009a20:	081287b7          	lui	a5,0x8128
 8009a24:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009a28:	b39c                	fsd	fa5,32(a5)
	tof[5]=tof_fill_and_compute(ts_all,4,2,9,11,8,6); //254
 8009a2a:	f6840513          	addi	a0,s0,-152
 8009a2e:	4819                	li	a6,6
 8009a30:	47a1                	li	a5,8
 8009a32:	472d                	li	a4,11
 8009a34:	46a5                	li	a3,9
 8009a36:	4609                	li	a2,2
 8009a38:	4591                	li	a1,4
 8009a3a:	bcdff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009a3e:	22a507d3          	fmv.d	fa5,fa0
 8009a42:	081287b7          	lui	a5,0x8128
 8009a46:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009a4a:	b79c                	fsd	fa5,40(a5)
	tof[6]=tof_fill_and_compute(ts_all,1,3,4,2,9,11); //125
 8009a4c:	f6840513          	addi	a0,s0,-152
 8009a50:	482d                	li	a6,11
 8009a52:	47a5                	li	a5,9
 8009a54:	4709                	li	a4,2
 8009a56:	4691                	li	a3,4
 8009a58:	460d                	li	a2,3
 8009a5a:	4585                	li	a1,1
 8009a5c:	babff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009a60:	22a507d3          	fmv.d	fa5,fa0
 8009a64:	081287b7          	lui	a5,0x8128
 8009a68:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009a6c:	bb9c                	fsd	fa5,48(a5)
	tof[7]=tof_fill_and_compute(ts_all,9,11,4,2,5,7); //523
 8009a6e:	f6840513          	addi	a0,s0,-152
 8009a72:	481d                	li	a6,7
 8009a74:	4795                	li	a5,5
 8009a76:	4709                	li	a4,2
 8009a78:	4691                	li	a3,4
 8009a7a:	462d                	li	a2,11
 8009a7c:	45a5                	li	a1,9
 8009a7e:	b89ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009a82:	22a507d3          	fmv.d	fa5,fa0
 8009a86:	081287b7          	lui	a5,0x8128
 8009a8a:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009a8e:	bf9c                	fsd	fa5,56(a5)
	tof[8]=tof_fill_and_compute(ts_all,8,6,1,3,4,2);  //412
 8009a90:	f6840513          	addi	a0,s0,-152
 8009a94:	4809                	li	a6,2
 8009a96:	4791                	li	a5,4
 8009a98:	470d                	li	a4,3
 8009a9a:	4685                	li	a3,1
 8009a9c:	4619                	li	a2,6
 8009a9e:	45a1                	li	a1,8
 8009aa0:	b67ff0ef          	jal	ra,8009606 <tof_fill_and_compute>
 8009aa4:	22a507d3          	fmv.d	fa5,fa0
 8009aa8:	081287b7          	lui	a5,0x8128
 8009aac:	11078793          	addi	a5,a5,272 # 8128110 <tof>
 8009ab0:	a3bc                	fsd	fa5,64(a5)

	// tof
	double valid_tof[9];
	valid_count = 0;
 8009ab2:	081197b7          	lui	a5,0x8119
 8009ab6:	0c07a023          	sw	zero,192(a5) # 81190c0 <valid_count>
	for (int idx = 0; idx < 9; idx++) {
 8009aba:	fe042423          	sw	zero,-24(s0)
 8009abe:	a89d                	j	8009b34 <tof_two_nodes_compute_new+0x3d0>
		if (tof[idx] > 0 && tof[idx] < TOF_UPPER_BOUND) {
 8009ac0:	081287b7          	lui	a5,0x8128
 8009ac4:	11078713          	addi	a4,a5,272 # 8128110 <tof>
 8009ac8:	fe842783          	lw	a5,-24(s0)
 8009acc:	078e                	slli	a5,a5,0x3
 8009ace:	97ba                	add	a5,a5,a4
 8009ad0:	239c                	fld	fa5,0(a5)
 8009ad2:	d2000753          	fcvt.d.w	fa4,zero
 8009ad6:	a2f717d3          	flt.d	a5,fa4,fa5
 8009ada:	cba1                	beqz	a5,8009b2a <tof_two_nodes_compute_new+0x3c6>
 8009adc:	081287b7          	lui	a5,0x8128
 8009ae0:	11078713          	addi	a4,a5,272 # 8128110 <tof>
 8009ae4:	fe842783          	lw	a5,-24(s0)
 8009ae8:	078e                	slli	a5,a5,0x3
 8009aea:	97ba                	add	a5,a5,a4
 8009aec:	2398                	fld	fa4,0(a5)
 8009aee:	1b81b787          	fld	fa5,440(gp) # 81181a8 <__global_pointer$+0x1b8>
 8009af2:	a2f717d3          	flt.d	a5,fa4,fa5
 8009af6:	cb95                	beqz	a5,8009b2a <tof_two_nodes_compute_new+0x3c6>
			valid_tof[valid_count++] = tof[idx];
 8009af8:	081197b7          	lui	a5,0x8119
 8009afc:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009b00:	00178693          	addi	a3,a5,1
 8009b04:	08119737          	lui	a4,0x8119
 8009b08:	0cd72023          	sw	a3,192(a4) # 81190c0 <valid_count>
 8009b0c:	08128737          	lui	a4,0x8128
 8009b10:	11070693          	addi	a3,a4,272 # 8128110 <tof>
 8009b14:	fe842703          	lw	a4,-24(s0)
 8009b18:	070e                	slli	a4,a4,0x3
 8009b1a:	9736                	add	a4,a4,a3
 8009b1c:	231c                	fld	fa5,0(a4)
 8009b1e:	078e                	slli	a5,a5,0x3
 8009b20:	ff040713          	addi	a4,s0,-16
 8009b24:	97ba                	add	a5,a5,a4
 8009b26:	f2f7b827          	fsd	fa5,-208(a5)
	for (int idx = 0; idx < 9; idx++) {
 8009b2a:	fe842783          	lw	a5,-24(s0)
 8009b2e:	0785                	addi	a5,a5,1
 8009b30:	fef42423          	sw	a5,-24(s0)
 8009b34:	fe842703          	lw	a4,-24(s0)
 8009b38:	47a1                	li	a5,8
 8009b3a:	f8e7d3e3          	bge	a5,a4,8009ac0 <tof_two_nodes_compute_new+0x35c>
		}
	}
	double median_tof = 0;
 8009b3e:	fe042023          	sw	zero,-32(s0)
 8009b42:	fe042223          	sw	zero,-28(s0)
	if (valid_count == 0) {
 8009b46:	081197b7          	lui	a5,0x8119
 8009b4a:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009b4e:	e791                	bnez	a5,8009b5a <tof_two_nodes_compute_new+0x3f6>
		median_tof = 0;
 8009b50:	fe042023          	sw	zero,-32(s0)
 8009b54:	fe042223          	sw	zero,-28(s0)
 8009b58:	a0d5                	j	8009c3c <tof_two_nodes_compute_new+0x4d8>
	} else {
		// 
		for (int i = 0; i < valid_count - 1; i++) {
 8009b5a:	fc042e23          	sw	zero,-36(s0)
 8009b5e:	a075                	j	8009c0a <tof_two_nodes_compute_new+0x4a6>
			for (int j = 0; j < valid_count - 1 - i; j++) {
 8009b60:	fc042c23          	sw	zero,-40(s0)
 8009b64:	a041                	j	8009be4 <tof_two_nodes_compute_new+0x480>
				if (valid_tof[j] > valid_tof[j + 1]) {
 8009b66:	fd842783          	lw	a5,-40(s0)
 8009b6a:	078e                	slli	a5,a5,0x3
 8009b6c:	ff040713          	addi	a4,s0,-16
 8009b70:	97ba                	add	a5,a5,a4
 8009b72:	f307b707          	fld	fa4,-208(a5)
 8009b76:	fd842783          	lw	a5,-40(s0)
 8009b7a:	0785                	addi	a5,a5,1
 8009b7c:	078e                	slli	a5,a5,0x3
 8009b7e:	ff040713          	addi	a4,s0,-16
 8009b82:	97ba                	add	a5,a5,a4
 8009b84:	f307b787          	fld	fa5,-208(a5)
 8009b88:	a2e797d3          	flt.d	a5,fa5,fa4
 8009b8c:	c7b9                	beqz	a5,8009bda <tof_two_nodes_compute_new+0x476>
					double tmp = valid_tof[j];
 8009b8e:	fd842783          	lw	a5,-40(s0)
 8009b92:	078e                	slli	a5,a5,0x3
 8009b94:	ff040713          	addi	a4,s0,-16
 8009b98:	97ba                	add	a5,a5,a4
 8009b9a:	f307b787          	fld	fa5,-208(a5)
 8009b9e:	fcf43427          	fsd	fa5,-56(s0)
					valid_tof[j] = valid_tof[j + 1];
 8009ba2:	fd842783          	lw	a5,-40(s0)
 8009ba6:	0785                	addi	a5,a5,1
 8009ba8:	078e                	slli	a5,a5,0x3
 8009baa:	ff040713          	addi	a4,s0,-16
 8009bae:	97ba                	add	a5,a5,a4
 8009bb0:	f307b787          	fld	fa5,-208(a5)
 8009bb4:	fd842783          	lw	a5,-40(s0)
 8009bb8:	078e                	slli	a5,a5,0x3
 8009bba:	ff040713          	addi	a4,s0,-16
 8009bbe:	97ba                	add	a5,a5,a4
 8009bc0:	f2f7b827          	fsd	fa5,-208(a5)
					valid_tof[j + 1] = tmp;
 8009bc4:	fd842783          	lw	a5,-40(s0)
 8009bc8:	0785                	addi	a5,a5,1
 8009bca:	078e                	slli	a5,a5,0x3
 8009bcc:	ff040713          	addi	a4,s0,-16
 8009bd0:	97ba                	add	a5,a5,a4
 8009bd2:	fc843787          	fld	fa5,-56(s0)
 8009bd6:	f2f7b827          	fsd	fa5,-208(a5)
			for (int j = 0; j < valid_count - 1 - i; j++) {
 8009bda:	fd842783          	lw	a5,-40(s0)
 8009bde:	0785                	addi	a5,a5,1
 8009be0:	fcf42c23          	sw	a5,-40(s0)
 8009be4:	081197b7          	lui	a5,0x8119
 8009be8:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009bec:	fff78713          	addi	a4,a5,-1
 8009bf0:	fdc42783          	lw	a5,-36(s0)
 8009bf4:	40f707b3          	sub	a5,a4,a5
 8009bf8:	fd842703          	lw	a4,-40(s0)
 8009bfc:	f6f745e3          	blt	a4,a5,8009b66 <tof_two_nodes_compute_new+0x402>
		for (int i = 0; i < valid_count - 1; i++) {
 8009c00:	fdc42783          	lw	a5,-36(s0)
 8009c04:	0785                	addi	a5,a5,1
 8009c06:	fcf42e23          	sw	a5,-36(s0)
 8009c0a:	081197b7          	lui	a5,0x8119
 8009c0e:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009c12:	17fd                	addi	a5,a5,-1
 8009c14:	fdc42703          	lw	a4,-36(s0)
 8009c18:	f4f744e3          	blt	a4,a5,8009b60 <tof_two_nodes_compute_new+0x3fc>
				}
			}
		}
		median_tof = valid_tof[valid_count / 2];
 8009c1c:	081197b7          	lui	a5,0x8119
 8009c20:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009c24:	01f7d713          	srli	a4,a5,0x1f
 8009c28:	97ba                	add	a5,a5,a4
 8009c2a:	8785                	srai	a5,a5,0x1
 8009c2c:	078e                	slli	a5,a5,0x3
 8009c2e:	ff040713          	addi	a4,s0,-16
 8009c32:	97ba                	add	a5,a5,a4
 8009c34:	f307b787          	fld	fa5,-208(a5)
 8009c38:	fef43027          	fsd	fa5,-32(s0)
	}

	tof_temp = median_tof;
 8009c3c:	fe043787          	fld	fa5,-32(s0)
 8009c40:	fcf43827          	fsd	fa5,-48(s0)
	tof_double_cm = tof_temp;
 8009c44:	081197b7          	lui	a5,0x8119
 8009c48:	fd043787          	fld	fa5,-48(s0)
 8009c4c:	0af7b027          	fsd	fa5,160(a5) # 81190a0 <tof_double_cm>

	check_valid=1;
 8009c50:	081197b7          	lui	a5,0x8119
 8009c54:	4705                	li	a4,1
 8009c56:	06e78523          	sb	a4,106(a5) # 811906a <check_valid>
	tof_int = (tof_temp * 100 - tof_bias) > 0 ? (tof_temp * 100 - tof_bias) : 0;
 8009c5a:	fd043707          	fld	fa4,-48(s0)
 8009c5e:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009c62:	12f77753          	fmul.d	fa4,fa4,fa5
 8009c66:	1c81b787          	fld	fa5,456(gp) # 81181b8 <__global_pointer$+0x1c8>
 8009c6a:	0af777d3          	fsub.d	fa5,fa4,fa5
 8009c6e:	d2000753          	fcvt.d.w	fa4,zero
 8009c72:	a2f717d3          	flt.d	a5,fa4,fa5
 8009c76:	cf91                	beqz	a5,8009c92 <tof_two_nodes_compute_new+0x52e>
 8009c78:	fd043707          	fld	fa4,-48(s0)
 8009c7c:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009c80:	12f77753          	fmul.d	fa4,fa4,fa5
 8009c84:	1c81b787          	fld	fa5,456(gp) # 81181b8 <__global_pointer$+0x1c8>
 8009c88:	0af777d3          	fsub.d	fa5,fa4,fa5
 8009c8c:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8009c90:	a011                	j	8009c94 <tof_two_nodes_compute_new+0x530>
 8009c92:	4781                	li	a5,0
 8009c94:	fef42623          	sw	a5,-20(s0)
	if(tof_int > TOF_UPPER_BOUND * 100)
 8009c98:	fec42703          	lw	a4,-20(s0)
 8009c9c:	000f47b7          	lui	a5,0xf4
 8009ca0:	24078793          	addi	a5,a5,576 # f4240 <__HEAP_SIZE+0xf3a40>
 8009ca4:	00e7f463          	bgeu	a5,a4,8009cac <tof_two_nodes_compute_new+0x548>
	{
		tof_int=0;
 8009ca8:	fe042623          	sw	zero,-20(s0)
	}
	if(tof_int==0)
 8009cac:	fec42783          	lw	a5,-20(s0)
 8009cb0:	e789                	bnez	a5,8009cba <tof_two_nodes_compute_new+0x556>
	{
		check_valid=0;
 8009cb2:	081197b7          	lui	a5,0x8119
 8009cb6:	06078523          	sb	zero,106(a5) # 811906a <check_valid>
	}

	tof_double_cm = 1.0*tof_int/100.0;
 8009cba:	fec42783          	lw	a5,-20(s0)
 8009cbe:	d2178753          	fcvt.d.wu	fa4,a5
 8009cc2:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009cc6:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8009cca:	081197b7          	lui	a5,0x8119
 8009cce:	0af7b027          	fsd	fa5,160(a5) # 81190a0 <tof_double_cm>

	return tof_int;
 8009cd2:	fec42783          	lw	a5,-20(s0)
}
 8009cd6:	853e                	mv	a0,a5
 8009cd8:	50be                	lw	ra,236(sp)
 8009cda:	542e                	lw	s0,232(sp)
 8009cdc:	616d                	addi	sp,sp,240
 8009cde:	8082                	ret

08009ce0 <task_processRanging>:


void task_processRanging(void* pvParameters)
{
 8009ce0:	7155                	addi	sp,sp,-208
 8009ce2:	c786                	sw	ra,204(sp)
 8009ce4:	c5a2                	sw	s0,200(sp)
 8009ce6:	c3ca                	sw	s2,196(sp)
 8009ce8:	c1ce                	sw	s3,192(sp)
 8009cea:	df52                	sw	s4,188(sp)
 8009cec:	dd56                	sw	s5,184(sp)
 8009cee:	db5a                	sw	s6,180(sp)
 8009cf0:	d95e                	sw	s7,176(sp)
 8009cf2:	d762                	sw	s8,172(sp)
 8009cf4:	d566                	sw	s9,168(sp)
 8009cf6:	d36a                	sw	s10,164(sp)
 8009cf8:	d16e                	sw	s11,160(sp)
 8009cfa:	0980                	addi	s0,sp,208
 8009cfc:	f6a42623          	sw	a0,-148(s0)

    printf("Enter to task_processRanging.\r\n");
 8009d00:	e5c18513          	addi	a0,gp,-420 # 8117e4c <_global_impure_ptr+0x45c>
 8009d04:	0850c0ef          	jal	ra,8016588 <puts>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009d08:	55fd                	li	a1,-1
 8009d0a:	567d                	li	a2,-1
 8009d0c:	4505                	li	a0,1
 8009d0e:	947fa0ef          	jal	ra,8004654 <ulTaskNotifyTake>
    	uint32_t txPoint_buff = 0;
 8009d12:	fc042623          	sw	zero,-52(s0)
    	// 

    	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 8009d16:	4525                	li	a0,9
 8009d18:	b77f70ef          	jal	ra,800188e <pvPortMalloc>
 8009d1c:	87aa                	mv	a5,a0
 8009d1e:	f6f42e23          	sw	a5,-132(s0)
    	ptMsg->msg_id      = 1;
 8009d22:	f7c42783          	lw	a5,-132(s0)
 8009d26:	4705                	li	a4,1
 8009d28:	00e78123          	sb	a4,2(a5)
    	ptMsg->msg_type    = 0x41;
 8009d2c:	f7c42783          	lw	a5,-132(s0)
 8009d30:	04100713          	li	a4,65
 8009d34:	00e78023          	sb	a4,0(a5)
    	ptMsg->msg_status  = 1;
 8009d38:	f7c42783          	lw	a5,-132(s0)
 8009d3c:	4705                	li	a4,1
 8009d3e:	00e780a3          	sb	a4,1(a5)
    	ptMsg->msg_ptr     = debug_ranging_buf3;
 8009d42:	f7c42783          	lw	a5,-132(s0)
 8009d46:	08123737          	lui	a4,0x8123
 8009d4a:	6a470713          	addi	a4,a4,1700 # 81236a4 <debug_ranging_buf3>
 8009d4e:	0ff77593          	zext.b	a1,a4
 8009d52:	0057c683          	lbu	a3,5(a5)
 8009d56:	8a81                	andi	a3,a3,0
 8009d58:	8636                	mv	a2,a3
 8009d5a:	86ae                	mv	a3,a1
 8009d5c:	8ed1                	or	a3,a3,a2
 8009d5e:	00d782a3          	sb	a3,5(a5)
 8009d62:	00875693          	srli	a3,a4,0x8
 8009d66:	0ff6f593          	zext.b	a1,a3
 8009d6a:	0067c683          	lbu	a3,6(a5)
 8009d6e:	8a81                	andi	a3,a3,0
 8009d70:	8636                	mv	a2,a3
 8009d72:	86ae                	mv	a3,a1
 8009d74:	8ed1                	or	a3,a3,a2
 8009d76:	00d78323          	sb	a3,6(a5)
 8009d7a:	01075693          	srli	a3,a4,0x10
 8009d7e:	0ff6f593          	zext.b	a1,a3
 8009d82:	0077c683          	lbu	a3,7(a5)
 8009d86:	8a81                	andi	a3,a3,0
 8009d88:	8636                	mv	a2,a3
 8009d8a:	86ae                	mv	a3,a1
 8009d8c:	8ed1                	or	a3,a3,a2
 8009d8e:	00d783a3          	sb	a3,7(a5)
 8009d92:	01875613          	srli	a2,a4,0x18
 8009d96:	0087c703          	lbu	a4,8(a5)
 8009d9a:	8b01                	andi	a4,a4,0
 8009d9c:	86ba                	mv	a3,a4
 8009d9e:	8732                	mv	a4,a2
 8009da0:	8f55                	or	a4,a4,a3
 8009da2:	00e78423          	sb	a4,8(a5)

    	AGC_idx=0;
 8009da6:	081197b7          	lui	a5,0x8119
 8009daa:	0607aa23          	sw	zero,116(a5) # 8119074 <AGC_idx>

		tof_int_cm=tof_two_nodes_compute_new(0, 1, 1);
 8009dae:	4605                	li	a2,1
 8009db0:	4585                	li	a1,1
 8009db2:	4501                	li	a0,0
 8009db4:	9b1ff0ef          	jal	ra,8009764 <tof_two_nodes_compute_new>
 8009db8:	872a                	mv	a4,a0
 8009dba:	081197b7          	lui	a5,0x8119
 8009dbe:	08e7ac23          	sw	a4,152(a5) # 8119098 <tof_int_cm>


		//
		double phi1_0 = cal_pdoa(CIR_data0, CIR_data1);
 8009dc2:	081217b7          	lui	a5,0x8121
 8009dc6:	d7c78593          	addi	a1,a5,-644 # 8120d7c <CIR_data1>
 8009dca:	081217b7          	lui	a5,0x8121
 8009dce:	d5878513          	addi	a0,a5,-680 # 8120d58 <CIR_data0>
 8009dd2:	579040ef          	jal	ra,800eb4a <cal_pdoa>
 8009dd6:	fca43027          	fsd	fa0,-64(s0)
		double phi2_0 = cal_pdoa(CIR_data0, CIR_data2);
 8009dda:	081217b7          	lui	a5,0x8121
 8009dde:	da078593          	addi	a1,a5,-608 # 8120da0 <CIR_data2>
 8009de2:	081217b7          	lui	a5,0x8121
 8009de6:	d5878513          	addi	a0,a5,-680 # 8120d58 <CIR_data0>
 8009dea:	561040ef          	jal	ra,800eb4a <cal_pdoa>
 8009dee:	faa43c27          	fsd	fa0,-72(s0)
		double phi2_1 = cal_pdoa(CIR_data1, CIR_data2);
 8009df2:	081217b7          	lui	a5,0x8121
 8009df6:	da078593          	addi	a1,a5,-608 # 8120da0 <CIR_data2>
 8009dfa:	081217b7          	lui	a5,0x8121
 8009dfe:	d7c78513          	addi	a0,a5,-644 # 8120d7c <CIR_data1>
 8009e02:	549040ef          	jal	ra,800eb4a <cal_pdoa>
 8009e06:	faa43827          	fsd	fa0,-80(s0)
		//PDOArad10Hz

		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], " tof_int between %d and %d = %d cm, valid_cnt = %d \r\n" , 1-node.dev_id,node.dev_id, tof_int_cm,valid_count);
 8009e0a:	fcc42703          	lw	a4,-52(s0)
 8009e0e:	081237b7          	lui	a5,0x8123
 8009e12:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 8009e16:	00f70533          	add	a0,a4,a5
 8009e1a:	081287b7          	lui	a5,0x8128
 8009e1e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8009e22:	0007c783          	lbu	a5,0(a5)
 8009e26:	873e                	mv	a4,a5
 8009e28:	4785                	li	a5,1
 8009e2a:	40e78633          	sub	a2,a5,a4
 8009e2e:	081287b7          	lui	a5,0x8128
 8009e32:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8009e36:	0007c783          	lbu	a5,0(a5)
 8009e3a:	86be                	mv	a3,a5
 8009e3c:	081197b7          	lui	a5,0x8119
 8009e40:	0987a703          	lw	a4,152(a5) # 8119098 <tof_int_cm>
 8009e44:	081197b7          	lui	a5,0x8119
 8009e48:	0c07a783          	lw	a5,192(a5) # 81190c0 <valid_count>
 8009e4c:	e7c18593          	addi	a1,gp,-388 # 8117e6c <_global_impure_ptr+0x47c>
 8009e50:	7720c0ef          	jal	ra,80165c2 <siprintf>
 8009e54:	87aa                	mv	a5,a0
 8009e56:	873e                	mv	a4,a5
 8009e58:	fcc42783          	lw	a5,-52(s0)
 8009e5c:	97ba                	add	a5,a5,a4
 8009e5e:	fcf42623          	sw	a5,-52(s0)


		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009e62:	fcc42703          	lw	a4,-52(s0)
 8009e66:	081237b7          	lui	a5,0x8123
 8009e6a:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 8009e6e:	00f70533          	add	a0,a4,a5
				" PDOA data , phi1-0 = %d , phi2-0 = %d , phi2-1 = %d\r\n" ,
				(int32_t)(100*phi1_0),
 8009e72:	fc043707          	fld	fa4,-64(s0)
 8009e76:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009e7a:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009e7e:	c2079653          	fcvt.w.d	a2,fa5,rtz
				(int32_t)(100*phi2_0),
 8009e82:	fb843707          	fld	fa4,-72(s0)
 8009e86:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009e8a:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009e8e:	c20796d3          	fcvt.w.d	a3,fa5,rtz
				(int32_t)(100*phi2_1));
 8009e92:	fb043707          	fld	fa4,-80(s0)
 8009e96:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009e9a:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009e9e:	c20797d3          	fcvt.w.d	a5,fa5,rtz
 8009ea2:	873e                	mv	a4,a5
 8009ea4:	eb418593          	addi	a1,gp,-332 # 8117ea4 <_global_impure_ptr+0x4b4>
 8009ea8:	71a0c0ef          	jal	ra,80165c2 <siprintf>
 8009eac:	87aa                	mv	a5,a0
 8009eae:	873e                	mv	a4,a5
 8009eb0:	fcc42783          	lw	a5,-52(s0)
 8009eb4:	97ba                	add	a5,a5,a4
 8009eb6:	fcf42623          	sw	a5,-52(s0)
		double phi0,phi1,phi2;
		int16_t dataI,dataQ;
		dataI = (int16_t)(CIR_data0[0][1] & 0xFFFF);
 8009eba:	081217b7          	lui	a5,0x8121
 8009ebe:	d5878793          	addi	a5,a5,-680 # 8120d58 <CIR_data0>
 8009ec2:	43dc                	lw	a5,4(a5)
 8009ec4:	faf41723          	sh	a5,-82(s0)
		dataQ = (int16_t)((CIR_data0[0][1]>>16) & 0xFFFF);
 8009ec8:	081217b7          	lui	a5,0x8121
 8009ecc:	d5878793          	addi	a5,a5,-680 # 8120d58 <CIR_data0>
 8009ed0:	43dc                	lw	a5,4(a5)
 8009ed2:	83c1                	srli	a5,a5,0x10
 8009ed4:	faf41623          	sh	a5,-84(s0)
		phi0 = 57.2958*atan2(dataQ,dataI);
 8009ed8:	fac45783          	lhu	a5,-84(s0)
 8009edc:	07c2                	slli	a5,a5,0x10
 8009ede:	87c1                	srai	a5,a5,0x10
 8009ee0:	d20787d3          	fcvt.d.w	fa5,a5
 8009ee4:	fae45783          	lhu	a5,-82(s0)
 8009ee8:	07c2                	slli	a5,a5,0x10
 8009eea:	87c1                	srai	a5,a5,0x10
 8009eec:	d2078753          	fcvt.d.w	fa4,a5
 8009ef0:	22e705d3          	fmv.d	fa1,fa4
 8009ef4:	22f78553          	fmv.d	fa0,fa5
 8009ef8:	13a0b0ef          	jal	ra,8015032 <atan2>
 8009efc:	22a50753          	fmv.d	fa4,fa0
 8009f00:	1d01b787          	fld	fa5,464(gp) # 81181c0 <__global_pointer$+0x1d0>
 8009f04:	12f777d3          	fmul.d	fa5,fa4,fa5
 8009f08:	faf43027          	fsd	fa5,-96(s0)

		dataI = (int16_t)(CIR_data1[0][1] & 0xFFFF);
 8009f0c:	081217b7          	lui	a5,0x8121
 8009f10:	d7c78793          	addi	a5,a5,-644 # 8120d7c <CIR_data1>
 8009f14:	43dc                	lw	a5,4(a5)
 8009f16:	faf41723          	sh	a5,-82(s0)
		dataQ = (int16_t)((CIR_data1[0][1]>>16) & 0xFFFF);
 8009f1a:	081217b7          	lui	a5,0x8121
 8009f1e:	d7c78793          	addi	a5,a5,-644 # 8120d7c <CIR_data1>
 8009f22:	43dc                	lw	a5,4(a5)
 8009f24:	83c1                	srli	a5,a5,0x10
 8009f26:	faf41623          	sh	a5,-84(s0)
		phi1 = 57.2958*atan2(dataQ,dataI);
 8009f2a:	fac45783          	lhu	a5,-84(s0)
 8009f2e:	07c2                	slli	a5,a5,0x10
 8009f30:	87c1                	srai	a5,a5,0x10
 8009f32:	d20787d3          	fcvt.d.w	fa5,a5
 8009f36:	fae45783          	lhu	a5,-82(s0)
 8009f3a:	07c2                	slli	a5,a5,0x10
 8009f3c:	87c1                	srai	a5,a5,0x10
 8009f3e:	d2078753          	fcvt.d.w	fa4,a5
 8009f42:	22e705d3          	fmv.d	fa1,fa4
 8009f46:	22f78553          	fmv.d	fa0,fa5
 8009f4a:	0e80b0ef          	jal	ra,8015032 <atan2>
 8009f4e:	22a50753          	fmv.d	fa4,fa0
 8009f52:	1d01b787          	fld	fa5,464(gp) # 81181c0 <__global_pointer$+0x1d0>
 8009f56:	12f777d3          	fmul.d	fa5,fa4,fa5
 8009f5a:	f8f43c27          	fsd	fa5,-104(s0)

		dataI = (int16_t)(CIR_data2[0][1] & 0xFFFF);
 8009f5e:	081217b7          	lui	a5,0x8121
 8009f62:	da078793          	addi	a5,a5,-608 # 8120da0 <CIR_data2>
 8009f66:	43dc                	lw	a5,4(a5)
 8009f68:	faf41723          	sh	a5,-82(s0)
		dataQ = (int16_t)((CIR_data2[0][1]>>16) & 0xFFFF);
 8009f6c:	081217b7          	lui	a5,0x8121
 8009f70:	da078793          	addi	a5,a5,-608 # 8120da0 <CIR_data2>
 8009f74:	43dc                	lw	a5,4(a5)
 8009f76:	83c1                	srli	a5,a5,0x10
 8009f78:	faf41623          	sh	a5,-84(s0)
		phi2 = 57.2958*atan2(dataQ,dataI);
 8009f7c:	fac45783          	lhu	a5,-84(s0)
 8009f80:	07c2                	slli	a5,a5,0x10
 8009f82:	87c1                	srai	a5,a5,0x10
 8009f84:	d20787d3          	fcvt.d.w	fa5,a5
 8009f88:	fae45783          	lhu	a5,-82(s0)
 8009f8c:	07c2                	slli	a5,a5,0x10
 8009f8e:	87c1                	srai	a5,a5,0x10
 8009f90:	d2078753          	fcvt.d.w	fa4,a5
 8009f94:	22e705d3          	fmv.d	fa1,fa4
 8009f98:	22f78553          	fmv.d	fa0,fa5
 8009f9c:	0960b0ef          	jal	ra,8015032 <atan2>
 8009fa0:	22a50753          	fmv.d	fa4,fa0
 8009fa4:	1d01b787          	fld	fa5,464(gp) # 81181c0 <__global_pointer$+0x1d0>
 8009fa8:	12f777d3          	fmul.d	fa5,fa4,fa5
 8009fac:	f8f43827          	fsd	fa5,-112(s0)


		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009fb0:	fcc42703          	lw	a4,-52(s0)
 8009fb4:	081237b7          	lui	a5,0x8123
 8009fb8:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 8009fbc:	00f70533          	add	a0,a4,a5
						" PDOA data 2, phi1-0 = %d , phi2-0 = %d , phi2-1 = %d\r\n" ,
						(int32_t)(100*(phi1-phi0)),
 8009fc0:	f9843707          	fld	fa4,-104(s0)
 8009fc4:	fa043787          	fld	fa5,-96(s0)
 8009fc8:	0af77753          	fsub.d	fa4,fa4,fa5
 8009fcc:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009fd0:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009fd4:	c2079653          	fcvt.w.d	a2,fa5,rtz
						(int32_t)(100*(phi2-phi0)),
 8009fd8:	f9043707          	fld	fa4,-112(s0)
 8009fdc:	fa043787          	fld	fa5,-96(s0)
 8009fe0:	0af77753          	fsub.d	fa4,fa4,fa5
 8009fe4:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 8009fe8:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009fec:	c20796d3          	fcvt.w.d	a3,fa5,rtz
						(int32_t)(100*(phi2-phi1)));
 8009ff0:	f9043707          	fld	fa4,-112(s0)
 8009ff4:	f9843787          	fld	fa5,-104(s0)
 8009ff8:	0af77753          	fsub.d	fa4,fa4,fa5
 8009ffc:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 800a000:	12f777d3          	fmul.d	fa5,fa4,fa5
		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a004:	c20797d3          	fcvt.w.d	a5,fa5,rtz
 800a008:	873e                	mv	a4,a5
 800a00a:	eec18593          	addi	a1,gp,-276 # 8117edc <_global_impure_ptr+0x4ec>
 800a00e:	5b40c0ef          	jal	ra,80165c2 <siprintf>
 800a012:	87aa                	mv	a5,a0
 800a014:	873e                	mv	a4,a5
 800a016:	fcc42783          	lw	a5,-52(s0)
 800a01a:	97ba                	add	a5,a5,a4
 800a01c:	fcf42623          	sw	a5,-52(s0)



		// 
		uint8_t ts_output=1;
 800a020:	4785                	li	a5,1
 800a022:	f8f407a3          	sb	a5,-113(s0)
		uint8_t tof_output=1;
 800a026:	4785                	li	a5,1
 800a028:	f8f40723          	sb	a5,-114(s0)
		uint8_t rx_info_output=1;
 800a02c:	4785                	li	a5,1
 800a02e:	f8f406a3          	sb	a5,-115(s0)

		if(ts_output==1)
 800a032:	f8f44703          	lbu	a4,-113(s0)
 800a036:	4785                	li	a5,1
 800a038:	48f71d63          	bne	a4,a5,800a4d2 <task_processRanging+0x7f2>
		{
			uint32_t ts_hi,ts_lo;

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[0][0] >> 32);
 800a03c:	081287b7          	lui	a5,0x8128
 800a040:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a044:	4487a703          	lw	a4,1096(a5)
 800a048:	44c7a783          	lw	a5,1100(a5)
 800a04c:	0007d913          	srli	s2,a5,0x0
 800a050:	4981                	li	s3,0
 800a052:	f9242423          	sw	s2,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[0][0]);
 800a056:	081287b7          	lui	a5,0x8128
 800a05a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a05e:	4487a703          	lw	a4,1096(a5)
 800a062:	44c7a783          	lw	a5,1100(a5)
 800a066:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a06a:	fcc42703          	lw	a4,-52(s0)
 800a06e:	081237b7          	lui	a5,0x8123
 800a072:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a076:	973e                	add	a4,a4,a5
 800a078:	f8442683          	lw	a3,-124(s0)
 800a07c:	f8842603          	lw	a2,-120(s0)
 800a080:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a084:	853a                	mv	a0,a4
 800a086:	53c0c0ef          	jal	ra,80165c2 <siprintf>
 800a08a:	87aa                	mv	a5,a0
 800a08c:	873e                	mv	a4,a5
 800a08e:	fcc42783          	lw	a5,-52(s0)
 800a092:	97ba                	add	a5,a5,a4
 800a094:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[0][1] >> 32);
 800a098:	081287b7          	lui	a5,0x8128
 800a09c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a0a0:	4507a703          	lw	a4,1104(a5)
 800a0a4:	4547a783          	lw	a5,1108(a5)
 800a0a8:	0007da13          	srli	s4,a5,0x0
 800a0ac:	4a81                	li	s5,0
 800a0ae:	f9442423          	sw	s4,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[0][1]);
 800a0b2:	081287b7          	lui	a5,0x8128
 800a0b6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a0ba:	4507a703          	lw	a4,1104(a5)
 800a0be:	4547a783          	lw	a5,1108(a5)
 800a0c2:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a0c6:	fcc42703          	lw	a4,-52(s0)
 800a0ca:	081237b7          	lui	a5,0x8123
 800a0ce:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a0d2:	973e                	add	a4,a4,a5
 800a0d4:	f8442683          	lw	a3,-124(s0)
 800a0d8:	f8842603          	lw	a2,-120(s0)
 800a0dc:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a0e0:	853a                	mv	a0,a4
 800a0e2:	4e00c0ef          	jal	ra,80165c2 <siprintf>
 800a0e6:	87aa                	mv	a5,a0
 800a0e8:	873e                	mv	a4,a5
 800a0ea:	fcc42783          	lw	a5,-52(s0)
 800a0ee:	97ba                	add	a5,a5,a4
 800a0f0:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[1][0] >> 32);
 800a0f4:	081287b7          	lui	a5,0x8128
 800a0f8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a0fc:	4587a703          	lw	a4,1112(a5)
 800a100:	45c7a783          	lw	a5,1116(a5)
 800a104:	0007db13          	srli	s6,a5,0x0
 800a108:	4b81                	li	s7,0
 800a10a:	f9642423          	sw	s6,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[1][0]);
 800a10e:	081287b7          	lui	a5,0x8128
 800a112:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a116:	4587a703          	lw	a4,1112(a5)
 800a11a:	45c7a783          	lw	a5,1116(a5)
 800a11e:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a122:	fcc42703          	lw	a4,-52(s0)
 800a126:	081237b7          	lui	a5,0x8123
 800a12a:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a12e:	973e                	add	a4,a4,a5
 800a130:	f8442683          	lw	a3,-124(s0)
 800a134:	f8842603          	lw	a2,-120(s0)
 800a138:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a13c:	853a                	mv	a0,a4
 800a13e:	4840c0ef          	jal	ra,80165c2 <siprintf>
 800a142:	87aa                	mv	a5,a0
 800a144:	873e                	mv	a4,a5
 800a146:	fcc42783          	lw	a5,-52(s0)
 800a14a:	97ba                	add	a5,a5,a4
 800a14c:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[1][1] >> 32);
 800a150:	081287b7          	lui	a5,0x8128
 800a154:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a158:	4607a703          	lw	a4,1120(a5)
 800a15c:	4647a783          	lw	a5,1124(a5)
 800a160:	0007dc13          	srli	s8,a5,0x0
 800a164:	4c81                	li	s9,0
 800a166:	f9842423          	sw	s8,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[1][1]);
 800a16a:	081287b7          	lui	a5,0x8128
 800a16e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a172:	4607a703          	lw	a4,1120(a5)
 800a176:	4647a783          	lw	a5,1124(a5)
 800a17a:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a17e:	fcc42703          	lw	a4,-52(s0)
 800a182:	081237b7          	lui	a5,0x8123
 800a186:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a18a:	973e                	add	a4,a4,a5
 800a18c:	f8442683          	lw	a3,-124(s0)
 800a190:	f8842603          	lw	a2,-120(s0)
 800a194:	f3018593          	addi	a1,gp,-208 # 8117f20 <_global_impure_ptr+0x530>
 800a198:	853a                	mv	a0,a4
 800a19a:	4280c0ef          	jal	ra,80165c2 <siprintf>
 800a19e:	87aa                	mv	a5,a0
 800a1a0:	873e                	mv	a4,a5
 800a1a2:	fcc42783          	lw	a5,-52(s0)
 800a1a6:	97ba                	add	a5,a5,a4
 800a1a8:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u | \r\n",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[0][0] >> 32);
 800a1ac:	081287b7          	lui	a5,0x8128
 800a1b0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a1b4:	4687a703          	lw	a4,1128(a5)
 800a1b8:	46c7a783          	lw	a5,1132(a5)
 800a1bc:	0007dd13          	srli	s10,a5,0x0
 800a1c0:	4d81                	li	s11,0
 800a1c2:	f9a42423          	sw	s10,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[0][0]);
 800a1c6:	081287b7          	lui	a5,0x8128
 800a1ca:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a1ce:	4687a703          	lw	a4,1128(a5)
 800a1d2:	46c7a783          	lw	a5,1132(a5)
 800a1d6:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a1da:	fcc42703          	lw	a4,-52(s0)
 800a1de:	081237b7          	lui	a5,0x8123
 800a1e2:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a1e6:	973e                	add	a4,a4,a5
 800a1e8:	f8442683          	lw	a3,-124(s0)
 800a1ec:	f8842603          	lw	a2,-120(s0)
 800a1f0:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a1f4:	853a                	mv	a0,a4
 800a1f6:	3cc0c0ef          	jal	ra,80165c2 <siprintf>
 800a1fa:	87aa                	mv	a5,a0
 800a1fc:	873e                	mv	a4,a5
 800a1fe:	fcc42783          	lw	a5,-52(s0)
 800a202:	97ba                	add	a5,a5,a4
 800a204:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);
			
			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[0][1] >> 32);
 800a208:	081287b7          	lui	a5,0x8128
 800a20c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a210:	4707a703          	lw	a4,1136(a5)
 800a214:	4747a783          	lw	a5,1140(a5)
 800a218:	0007d793          	srli	a5,a5,0x0
 800a21c:	f6f42023          	sw	a5,-160(s0)
 800a220:	f6042223          	sw	zero,-156(s0)
 800a224:	f6042783          	lw	a5,-160(s0)
 800a228:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[0][1]);
 800a22c:	081287b7          	lui	a5,0x8128
 800a230:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a234:	4707a703          	lw	a4,1136(a5)
 800a238:	4747a783          	lw	a5,1140(a5)
 800a23c:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a240:	fcc42703          	lw	a4,-52(s0)
 800a244:	081237b7          	lui	a5,0x8123
 800a248:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a24c:	973e                	add	a4,a4,a5
 800a24e:	f8442683          	lw	a3,-124(s0)
 800a252:	f8842603          	lw	a2,-120(s0)
 800a256:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a25a:	853a                	mv	a0,a4
 800a25c:	3660c0ef          	jal	ra,80165c2 <siprintf>
 800a260:	87aa                	mv	a5,a0
 800a262:	873e                	mv	a4,a5
 800a264:	fcc42783          	lw	a5,-52(s0)
 800a268:	97ba                	add	a5,a5,a4
 800a26a:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[1][0] >> 32);
 800a26e:	081287b7          	lui	a5,0x8128
 800a272:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a276:	4787a703          	lw	a4,1144(a5)
 800a27a:	47c7a783          	lw	a5,1148(a5)
 800a27e:	0007d793          	srli	a5,a5,0x0
 800a282:	f4f42c23          	sw	a5,-168(s0)
 800a286:	f4042e23          	sw	zero,-164(s0)
 800a28a:	f5842783          	lw	a5,-168(s0)
 800a28e:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[1][0]);
 800a292:	081287b7          	lui	a5,0x8128
 800a296:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a29a:	4787a703          	lw	a4,1144(a5)
 800a29e:	47c7a783          	lw	a5,1148(a5)
 800a2a2:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a2a6:	fcc42703          	lw	a4,-52(s0)
 800a2aa:	081237b7          	lui	a5,0x8123
 800a2ae:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a2b2:	973e                	add	a4,a4,a5
 800a2b4:	f8442683          	lw	a3,-124(s0)
 800a2b8:	f8842603          	lw	a2,-120(s0)
 800a2bc:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a2c0:	853a                	mv	a0,a4
 800a2c2:	3000c0ef          	jal	ra,80165c2 <siprintf>
 800a2c6:	87aa                	mv	a5,a0
 800a2c8:	873e                	mv	a4,a5
 800a2ca:	fcc42783          	lw	a5,-52(s0)
 800a2ce:	97ba                	add	a5,a5,a4
 800a2d0:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[1][1] >> 32);
 800a2d4:	081287b7          	lui	a5,0x8128
 800a2d8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a2dc:	4807a703          	lw	a4,1152(a5)
 800a2e0:	4847a783          	lw	a5,1156(a5)
 800a2e4:	0007d793          	srli	a5,a5,0x0
 800a2e8:	f4f42823          	sw	a5,-176(s0)
 800a2ec:	f4042a23          	sw	zero,-172(s0)
 800a2f0:	f5042783          	lw	a5,-176(s0)
 800a2f4:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[1][1]);
 800a2f8:	081287b7          	lui	a5,0x8128
 800a2fc:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a300:	4807a703          	lw	a4,1152(a5)
 800a304:	4847a783          	lw	a5,1156(a5)
 800a308:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a30c:	fcc42703          	lw	a4,-52(s0)
 800a310:	081237b7          	lui	a5,0x8123
 800a314:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a318:	973e                	add	a4,a4,a5
 800a31a:	f8442683          	lw	a3,-124(s0)
 800a31e:	f8842603          	lw	a2,-120(s0)
 800a322:	f4018593          	addi	a1,gp,-192 # 8117f30 <_global_impure_ptr+0x540>
 800a326:	853a                	mv	a0,a4
 800a328:	29a0c0ef          	jal	ra,80165c2 <siprintf>
 800a32c:	87aa                	mv	a5,a0
 800a32e:	873e                	mv	a4,a5
 800a330:	fcc42783          	lw	a5,-52(s0)
 800a334:	97ba                	add	a5,a5,a4
 800a336:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |\r\n",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[0][0] >> 32);
 800a33a:	081287b7          	lui	a5,0x8128
 800a33e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a342:	4887a703          	lw	a4,1160(a5)
 800a346:	48c7a783          	lw	a5,1164(a5)
 800a34a:	0007d793          	srli	a5,a5,0x0
 800a34e:	f4f42423          	sw	a5,-184(s0)
 800a352:	f4042623          	sw	zero,-180(s0)
 800a356:	f4842783          	lw	a5,-184(s0)
 800a35a:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[0][0]);
 800a35e:	081287b7          	lui	a5,0x8128
 800a362:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a366:	4887a703          	lw	a4,1160(a5)
 800a36a:	48c7a783          	lw	a5,1164(a5)
 800a36e:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a372:	fcc42703          	lw	a4,-52(s0)
 800a376:	081237b7          	lui	a5,0x8123
 800a37a:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a37e:	973e                	add	a4,a4,a5
 800a380:	f8442683          	lw	a3,-124(s0)
 800a384:	f8842603          	lw	a2,-120(s0)
 800a388:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a38c:	853a                	mv	a0,a4
 800a38e:	2340c0ef          	jal	ra,80165c2 <siprintf>
 800a392:	87aa                	mv	a5,a0
 800a394:	873e                	mv	a4,a5
 800a396:	fcc42783          	lw	a5,-52(s0)
 800a39a:	97ba                	add	a5,a5,a4
 800a39c:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);
			
			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[0][1] >> 32);
 800a3a0:	081287b7          	lui	a5,0x8128
 800a3a4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a3a8:	4907a703          	lw	a4,1168(a5)
 800a3ac:	4947a783          	lw	a5,1172(a5)
 800a3b0:	0007d793          	srli	a5,a5,0x0
 800a3b4:	f4f42023          	sw	a5,-192(s0)
 800a3b8:	f4042223          	sw	zero,-188(s0)
 800a3bc:	f4042783          	lw	a5,-192(s0)
 800a3c0:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[0][1]);
 800a3c4:	081287b7          	lui	a5,0x8128
 800a3c8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a3cc:	4907a703          	lw	a4,1168(a5)
 800a3d0:	4947a783          	lw	a5,1172(a5)
 800a3d4:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a3d8:	fcc42703          	lw	a4,-52(s0)
 800a3dc:	081237b7          	lui	a5,0x8123
 800a3e0:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a3e4:	973e                	add	a4,a4,a5
 800a3e6:	f8442683          	lw	a3,-124(s0)
 800a3ea:	f8842603          	lw	a2,-120(s0)
 800a3ee:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a3f2:	853a                	mv	a0,a4
 800a3f4:	1ce0c0ef          	jal	ra,80165c2 <siprintf>
 800a3f8:	87aa                	mv	a5,a0
 800a3fa:	873e                	mv	a4,a5
 800a3fc:	fcc42783          	lw	a5,-52(s0)
 800a400:	97ba                	add	a5,a5,a4
 800a402:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[1][0] >> 32);
 800a406:	081287b7          	lui	a5,0x8128
 800a40a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a40e:	4987a703          	lw	a4,1176(a5)
 800a412:	49c7a783          	lw	a5,1180(a5)
 800a416:	0007d793          	srli	a5,a5,0x0
 800a41a:	f2f42c23          	sw	a5,-200(s0)
 800a41e:	f2042e23          	sw	zero,-196(s0)
 800a422:	f3842783          	lw	a5,-200(s0)
 800a426:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[1][0]);
 800a42a:	081287b7          	lui	a5,0x8128
 800a42e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a432:	4987a703          	lw	a4,1176(a5)
 800a436:	49c7a783          	lw	a5,1180(a5)
 800a43a:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a43e:	fcc42703          	lw	a4,-52(s0)
 800a442:	081237b7          	lui	a5,0x8123
 800a446:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a44a:	973e                	add	a4,a4,a5
 800a44c:	f8442683          	lw	a3,-124(s0)
 800a450:	f8842603          	lw	a2,-120(s0)
 800a454:	f2418593          	addi	a1,gp,-220 # 8117f14 <_global_impure_ptr+0x524>
 800a458:	853a                	mv	a0,a4
 800a45a:	1680c0ef          	jal	ra,80165c2 <siprintf>
 800a45e:	87aa                	mv	a5,a0
 800a460:	873e                	mv	a4,a5
 800a462:	fcc42783          	lw	a5,-52(s0)
 800a466:	97ba                	add	a5,a5,a4
 800a468:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[1][1] >> 32);
 800a46c:	081287b7          	lui	a5,0x8128
 800a470:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a474:	4a07a703          	lw	a4,1184(a5)
 800a478:	4a47a783          	lw	a5,1188(a5)
 800a47c:	0007d793          	srli	a5,a5,0x0
 800a480:	f2f42823          	sw	a5,-208(s0)
 800a484:	f2042a23          	sw	zero,-204(s0)
 800a488:	f3042783          	lw	a5,-208(s0)
 800a48c:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[1][1]);
 800a490:	081287b7          	lui	a5,0x8128
 800a494:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a498:	4a07a703          	lw	a4,1184(a5)
 800a49c:	4a47a783          	lw	a5,1188(a5)
 800a4a0:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a4a4:	fcc42703          	lw	a4,-52(s0)
 800a4a8:	081237b7          	lui	a5,0x8123
 800a4ac:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a4b0:	973e                	add	a4,a4,a5
 800a4b2:	f8442683          	lw	a3,-124(s0)
 800a4b6:	f8842603          	lw	a2,-120(s0)
 800a4ba:	f3018593          	addi	a1,gp,-208 # 8117f20 <_global_impure_ptr+0x530>
 800a4be:	853a                	mv	a0,a4
 800a4c0:	1020c0ef          	jal	ra,80165c2 <siprintf>
 800a4c4:	87aa                	mv	a5,a0
 800a4c6:	873e                	mv	a4,a5
 800a4c8:	fcc42783          	lw	a5,-52(s0)
 800a4cc:	97ba                	add	a5,a5,a4
 800a4ce:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u | \r\n",
			ts_hi, ts_lo);
		}
		memset(node.trx_stamps_subfrm0_ping, 0, sizeof(node.trx_stamps_subfrm0_ping));
 800a4d2:	02000613          	li	a2,32
 800a4d6:	4581                	li	a1,0
 800a4d8:	081287b7          	lui	a5,0x8128
 800a4dc:	e1878513          	addi	a0,a5,-488 # 8127e18 <node+0x448>
 800a4e0:	56d0b0ef          	jal	ra,801624c <memset>
		memset(node.trx_stamps_subfrm1_ping, 0, sizeof(node.trx_stamps_subfrm1_ping));
 800a4e4:	02000613          	li	a2,32
 800a4e8:	4581                	li	a1,0
 800a4ea:	081287b7          	lui	a5,0x8128
 800a4ee:	e3878513          	addi	a0,a5,-456 # 8127e38 <node+0x468>
 800a4f2:	55b0b0ef          	jal	ra,801624c <memset>
		memset(node.trx_stamps_subfrm2_ping, 0, sizeof(node.trx_stamps_subfrm2_ping));
 800a4f6:	02000613          	li	a2,32
 800a4fa:	4581                	li	a1,0
 800a4fc:	081287b7          	lui	a5,0x8128
 800a500:	e5878513          	addi	a0,a5,-424 # 8127e58 <node+0x488>
 800a504:	5490b0ef          	jal	ra,801624c <memset>
		memset(thmts_tx_frame_rx_stamp,0,sizeof(thmts_tx_frame_rx_stamp));
 800a508:	4661                	li	a2,24
 800a50a:	4581                	li	a1,0
 800a50c:	081287b7          	lui	a5,0x8128
 800a510:	0f878513          	addi	a0,a5,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800a514:	5390b0ef          	jal	ra,801624c <memset>

		if(tof_output==1)
 800a518:	f8e44703          	lbu	a4,-114(s0)
 800a51c:	4785                	li	a5,1
 800a51e:	0af71d63          	bne	a4,a5,800a5d8 <task_processRanging+0x8f8>
		{
			uint32_t tof_temp=0;
 800a522:	f8042023          	sw	zero,-128(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a526:	fcc42703          	lw	a4,-52(s0)
 800a52a:	081237b7          	lui	a5,0x8123
 800a52e:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a532:	973e                	add	a4,a4,a5
 800a534:	f5018593          	addi	a1,gp,-176 # 8117f40 <_global_impure_ptr+0x550>
 800a538:	853a                	mv	a0,a4
 800a53a:	0880c0ef          	jal	ra,80165c2 <siprintf>
 800a53e:	87aa                	mv	a5,a0
 800a540:	873e                	mv	a4,a5
 800a542:	fcc42783          	lw	a5,-52(s0)
 800a546:	97ba                	add	a5,a5,a4
 800a548:	fcf42623          	sw	a5,-52(s0)
			"tof: ");
			for (int i = 0; i < 9; i++)
 800a54c:	fc042423          	sw	zero,-56(s0)
 800a550:	a8a1                	j	800a5a8 <task_processRanging+0x8c8>
			{
				tof_temp=tof[i]*100;
 800a552:	081287b7          	lui	a5,0x8128
 800a556:	11078713          	addi	a4,a5,272 # 8128110 <tof>
 800a55a:	fc842783          	lw	a5,-56(s0)
 800a55e:	078e                	slli	a5,a5,0x3
 800a560:	97ba                	add	a5,a5,a4
 800a562:	2398                	fld	fa4,0(a5)
 800a564:	1c01b787          	fld	fa5,448(gp) # 81181b0 <__global_pointer$+0x1c0>
 800a568:	12f777d3          	fmul.d	fa5,fa4,fa5
 800a56c:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 800a570:	f8f42023          	sw	a5,-128(s0)
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a574:	fcc42703          	lw	a4,-52(s0)
 800a578:	081237b7          	lui	a5,0x8123
 800a57c:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a580:	973e                	add	a4,a4,a5
 800a582:	f8042603          	lw	a2,-128(s0)
 800a586:	f5818593          	addi	a1,gp,-168 # 8117f48 <_global_impure_ptr+0x558>
 800a58a:	853a                	mv	a0,a4
 800a58c:	0360c0ef          	jal	ra,80165c2 <siprintf>
 800a590:	87aa                	mv	a5,a0
 800a592:	873e                	mv	a4,a5
 800a594:	fcc42783          	lw	a5,-52(s0)
 800a598:	97ba                	add	a5,a5,a4
 800a59a:	fcf42623          	sw	a5,-52(s0)
			for (int i = 0; i < 9; i++)
 800a59e:	fc842783          	lw	a5,-56(s0)
 800a5a2:	0785                	addi	a5,a5,1
 800a5a4:	fcf42423          	sw	a5,-56(s0)
 800a5a8:	fc842703          	lw	a4,-56(s0)
 800a5ac:	47a1                	li	a5,8
 800a5ae:	fae7d2e3          	bge	a5,a4,800a552 <task_processRanging+0x872>
				"%9d |",
				tof_temp);
			}
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a5b2:	fcc42703          	lw	a4,-52(s0)
 800a5b6:	081237b7          	lui	a5,0x8123
 800a5ba:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a5be:	973e                	add	a4,a4,a5
 800a5c0:	f6018593          	addi	a1,gp,-160 # 8117f50 <_global_impure_ptr+0x560>
 800a5c4:	853a                	mv	a0,a4
 800a5c6:	7fd0b0ef          	jal	ra,80165c2 <siprintf>
 800a5ca:	87aa                	mv	a5,a0
 800a5cc:	873e                	mv	a4,a5
 800a5ce:	fcc42783          	lw	a5,-52(s0)
 800a5d2:	97ba                	add	a5,a5,a4
 800a5d4:	fcf42623          	sw	a5,-52(s0)
			"\r\n");
		}



		if(rx_info_output==1)
 800a5d8:	f8d44703          	lbu	a4,-115(s0)
 800a5dc:	4785                	li	a5,1
 800a5de:	0af71563          	bne	a4,a5,800a688 <task_processRanging+0x9a8>
		{
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], "total rx = %d, ok = %d , timeout = %d , phr error = %d , crc error = %d\r\n",
 800a5e2:	fcc42703          	lw	a4,-52(s0)
 800a5e6:	081237b7          	lui	a5,0x8123
 800a5ea:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a5ee:	00f70533          	add	a0,a4,a5
 800a5f2:	081197b7          	lui	a5,0x8119
 800a5f6:	0a87a603          	lw	a2,168(a5) # 81190a8 <rx_cnt>
 800a5fa:	081197b7          	lui	a5,0x8119
 800a5fe:	0bc7a683          	lw	a3,188(a5) # 81190bc <crc_ok_cnt>
 800a602:	081197b7          	lui	a5,0x8119
 800a606:	0b07a583          	lw	a1,176(a5) # 81190b0 <rx_timeout_cnt>
 800a60a:	081197b7          	lui	a5,0x8119
 800a60e:	0b47a883          	lw	a7,180(a5) # 81190b4 <rx_phr_error_cnt>
 800a612:	081197b7          	lui	a5,0x8119
 800a616:	0b87a703          	lw	a4,184(a5) # 81190b8 <rx_ok_cnt>
 800a61a:	081197b7          	lui	a5,0x8119
 800a61e:	0bc7a783          	lw	a5,188(a5) # 81190bc <crc_ok_cnt>
 800a622:	40f707b3          	sub	a5,a4,a5
 800a626:	883e                	mv	a6,a5
 800a628:	87c6                	mv	a5,a7
 800a62a:	872e                	mv	a4,a1
 800a62c:	f6418593          	addi	a1,gp,-156 # 8117f54 <_global_impure_ptr+0x564>
 800a630:	7930b0ef          	jal	ra,80165c2 <siprintf>
 800a634:	87aa                	mv	a5,a0
 800a636:	873e                	mv	a4,a5
 800a638:	fcc42783          	lw	a5,-52(s0)
 800a63c:	97ba                	add	a5,a5,a4
 800a63e:	fcf42623          	sw	a5,-52(s0)
					rx_cnt,
					crc_ok_cnt,
					rx_timeout_cnt,
					rx_phr_error_cnt,
					rx_ok_cnt - crc_ok_cnt);
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], "AGC_num = %d | %d | %d\r\n", AGC_result[0],AGC_result[1],AGC_result[2]);
 800a642:	fcc42703          	lw	a4,-52(s0)
 800a646:	081237b7          	lui	a5,0x8123
 800a64a:	6a478793          	addi	a5,a5,1700 # 81236a4 <debug_ranging_buf3>
 800a64e:	00f70533          	add	a0,a4,a5
 800a652:	081277b7          	lui	a5,0x8127
 800a656:	25878793          	addi	a5,a5,600 # 8127258 <AGC_result>
 800a65a:	4390                	lw	a2,0(a5)
 800a65c:	081277b7          	lui	a5,0x8127
 800a660:	25878793          	addi	a5,a5,600 # 8127258 <AGC_result>
 800a664:	43d4                	lw	a3,4(a5)
 800a666:	081277b7          	lui	a5,0x8127
 800a66a:	25878793          	addi	a5,a5,600 # 8127258 <AGC_result>
 800a66e:	479c                	lw	a5,8(a5)
 800a670:	873e                	mv	a4,a5
 800a672:	fb018593          	addi	a1,gp,-80 # 8117fa0 <_global_impure_ptr+0x5b0>
 800a676:	74d0b0ef          	jal	ra,80165c2 <siprintf>
 800a67a:	87aa                	mv	a5,a0
 800a67c:	873e                	mv	a4,a5
 800a67e:	fcc42783          	lw	a5,-52(s0)
 800a682:	97ba                	add	a5,a5,a4
 800a684:	fcf42623          	sw	a5,-52(s0)
		}



		memset(poll1_tx_stamp_t, 0, sizeof(poll1_tx_stamp_t));
 800a688:	08000613          	li	a2,128
 800a68c:	4581                	li	a1,0
 800a68e:	081287b7          	lui	a5,0x8128
 800a692:	e7878513          	addi	a0,a5,-392 # 8127e78 <poll1_tx_stamp_t>
 800a696:	3b70b0ef          	jal	ra,801624c <memset>
		memset(poll1_rx_stamp_t, 0, sizeof(poll1_rx_stamp_t));
 800a69a:	08000613          	li	a2,128
 800a69e:	4581                	li	a1,0
 800a6a0:	081287b7          	lui	a5,0x8128
 800a6a4:	ef878513          	addi	a0,a5,-264 # 8127ef8 <poll1_rx_stamp_t>
 800a6a8:	3a50b0ef          	jal	ra,801624c <memset>
		memset(resp_rx_stamp_t, 0, sizeof(resp_rx_stamp_t));
 800a6ac:	08000613          	li	a2,128
 800a6b0:	4581                	li	a1,0
 800a6b2:	081287b7          	lui	a5,0x8128
 800a6b6:	f7878513          	addi	a0,a5,-136 # 8127f78 <resp_rx_stamp_t>
 800a6ba:	3930b0ef          	jal	ra,801624c <memset>
		memset(poll2_tx_stamp_t, 0, sizeof(poll2_tx_stamp_t));
 800a6be:	08000613          	li	a2,128
 800a6c2:	4581                	li	a1,0
 800a6c4:	081287b7          	lui	a5,0x8128
 800a6c8:	ff878513          	addi	a0,a5,-8 # 8127ff8 <poll2_tx_stamp_t>
 800a6cc:	3810b0ef          	jal	ra,801624c <memset>
		memset(poll2_rx_stamp_t, 0, sizeof(poll2_rx_stamp_t));
 800a6d0:	08000613          	li	a2,128
 800a6d4:	4581                	li	a1,0
 800a6d6:	081287b7          	lui	a5,0x8128
 800a6da:	07878513          	addi	a0,a5,120 # 8128078 <poll2_rx_stamp_t>
 800a6de:	36f0b0ef          	jal	ra,801624c <memset>

		memset(tof, 0, sizeof(tof));
 800a6e2:	04800613          	li	a2,72
 800a6e6:	4581                	li	a1,0
 800a6e8:	081287b7          	lui	a5,0x8128
 800a6ec:	11078513          	addi	a0,a5,272 # 8128110 <tof>
 800a6f0:	35d0b0ef          	jal	ra,801624c <memset>
		tof_int_cm=0;
 800a6f4:	081197b7          	lui	a5,0x8119
 800a6f8:	0807ac23          	sw	zero,152(a5) # 8119098 <tof_int_cm>
		
		resp_tx_stamp_t = 0;
 800a6fc:	081197b7          	lui	a5,0x8119
 800a700:	4681                	li	a3,0
 800a702:	4701                	li	a4,0
 800a704:	08d7a823          	sw	a3,144(a5) # 8119090 <resp_tx_stamp_t>
 800a708:	08e7aa23          	sw	a4,148(a5)
		tof_int=0;
 800a70c:	081197b7          	lui	a5,0x8119
 800a710:	0807a423          	sw	zero,136(a5) # 8119088 <tof_int>
		if(txPoint_buff > 0 )
 800a714:	fcc42783          	lw	a5,-52(s0)
 800a718:	cbb1                	beqz	a5,800a76c <task_processRanging+0xa8c>
		{
			ptMsg->msg_length  = txPoint_buff;
 800a71a:	f7c42783          	lw	a5,-132(s0)
 800a71e:	fcc42703          	lw	a4,-52(s0)
 800a722:	08074733          	zext.h	a4,a4
 800a726:	0ff77593          	zext.b	a1,a4
 800a72a:	0037c683          	lbu	a3,3(a5)
 800a72e:	8a81                	andi	a3,a3,0
 800a730:	8636                	mv	a2,a3
 800a732:	86ae                	mv	a3,a1
 800a734:	8ed1                	or	a3,a3,a2
 800a736:	00d781a3          	sb	a3,3(a5)
 800a73a:	8321                	srli	a4,a4,0x8
 800a73c:	08074633          	zext.h	a2,a4
 800a740:	0047c703          	lbu	a4,4(a5)
 800a744:	8b01                	andi	a4,a4,0
 800a746:	86ba                	mv	a3,a4
 800a748:	8732                	mv	a4,a2
 800a74a:	8f55                	or	a4,a4,a3
 800a74c:	00e78223          	sb	a4,4(a5)
			xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800a750:	081197b7          	lui	a5,0x8119
 800a754:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800a758:	f7c40593          	addi	a1,s0,-132
 800a75c:	4701                	li	a4,0
 800a75e:	567d                	li	a2,-1
 800a760:	56fd                	li	a3,-1
 800a762:	853e                	mv	a0,a5
 800a764:	959f70ef          	jal	ra,80020bc <xQueueGenericSend>
 800a768:	da0ff06f          	j	8009d08 <task_processRanging+0x28>
		}
		else
		{
			vPortFree(ptMsg);
 800a76c:	f7c42783          	lw	a5,-132(s0)
 800a770:	853e                	mv	a0,a5
 800a772:	b46f70ef          	jal	ra,8001ab8 <vPortFree>
    {
 800a776:	d92ff06f          	j	8009d08 <task_processRanging+0x28>

0800a77a <vApplicationMallocFailedHook>:
    so no further action is required. */
}
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook(void)
{
 800a77a:	1141                	addi	sp,sp,-16
 800a77c:	c606                	sw	ra,12(sp)
 800a77e:	c422                	sw	s0,8(sp)
 800a780:	0800                	addi	s0,sp,16
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
    printf("malloc failed\n");
 800a782:	fcc18513          	addi	a0,gp,-52 # 8117fbc <_global_impure_ptr+0x5cc>
 800a786:	6030b0ef          	jal	ra,8016588 <puts>
    while (1);
 800a78a:	a001                	j	800a78a <vApplicationMallocFailedHook+0x10>

0800a78c <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook(TaskHandle_t xTask, char* pcTaskName)
{
 800a78c:	1101                	addi	sp,sp,-32
 800a78e:	ce06                	sw	ra,28(sp)
 800a790:	cc22                	sw	s0,24(sp)
 800a792:	1000                	addi	s0,sp,32
 800a794:	fea42623          	sw	a0,-20(s0)
 800a798:	feb42423          	sw	a1,-24(s0)
    /* Run time stack overflow checking is performed if
    configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected.  pxCurrentTCB can be
    inspected in the debugger if the task name passed into this function is
    corrupt. */
    printf("Stack Overflow\n");
 800a79c:	fdc18513          	addi	a0,gp,-36 # 8117fcc <_global_impure_ptr+0x5dc>
 800a7a0:	5e90b0ef          	jal	ra,8016588 <puts>
    while (1);
 800a7a4:	a001                	j	800a7a4 <vApplicationStackOverflowHook+0x18>

0800a7a6 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

extern UBaseType_t uxCriticalNesting;
void vApplicationIdleHook(void)
{
 800a7a6:	1141                	addi	sp,sp,-16
 800a7a8:	c622                	sw	s0,12(sp)
 800a7aa:	0800                	addi	s0,sp,16
    remains unallocated. */
    /* By now, the kernel has allocated everything it is going to, so
    if there is a lot of heap remaining unallocated then
    the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
    reduced accordingly. */
}
 800a7ac:	0001                	nop
 800a7ae:	4432                	lw	s0,12(sp)
 800a7b0:	0141                	addi	sp,sp,16
 800a7b2:	8082                	ret

0800a7b4 <start_UWB_TR>:


uint8_t rx_flag=0;//

void start_UWB_TR()
{
 800a7b4:	7179                	addi	sp,sp,-48
 800a7b6:	d606                	sw	ra,44(sp)
 800a7b8:	d422                	sw	s0,40(sp)
 800a7ba:	1800                	addi	s0,sp,48

	uint32_t txPoint_buff = 0;
 800a7bc:	fe042623          	sw	zero,-20(s0)
	// 

	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800a7c0:	4525                	li	a0,9
 800a7c2:	8ccf70ef          	jal	ra,800188e <pvPortMalloc>
 800a7c6:	87aa                	mv	a5,a0
 800a7c8:	fef42023          	sw	a5,-32(s0)
	ptMsg->msg_id      = 1;
 800a7cc:	fe042783          	lw	a5,-32(s0)
 800a7d0:	4705                	li	a4,1
 800a7d2:	00e78123          	sb	a4,2(a5)
	ptMsg->msg_type    = 0x41;
 800a7d6:	fe042783          	lw	a5,-32(s0)
 800a7da:	04100713          	li	a4,65
 800a7de:	00e78023          	sb	a4,0(a5)
	ptMsg->msg_status  = 1;
 800a7e2:	fe042783          	lw	a5,-32(s0)
 800a7e6:	4705                	li	a4,1
 800a7e8:	00e780a3          	sb	a4,1(a5)
	ptMsg->msg_ptr     = debug_ranging_buf2;
 800a7ec:	fe042783          	lw	a5,-32(s0)
 800a7f0:	08123737          	lui	a4,0x8123
 800a7f4:	4b070713          	addi	a4,a4,1200 # 81234b0 <debug_ranging_buf2>
 800a7f8:	0ff77593          	zext.b	a1,a4
 800a7fc:	0057c683          	lbu	a3,5(a5)
 800a800:	8a81                	andi	a3,a3,0
 800a802:	8636                	mv	a2,a3
 800a804:	86ae                	mv	a3,a1
 800a806:	8ed1                	or	a3,a3,a2
 800a808:	00d782a3          	sb	a3,5(a5)
 800a80c:	00875693          	srli	a3,a4,0x8
 800a810:	0ff6f593          	zext.b	a1,a3
 800a814:	0067c683          	lbu	a3,6(a5)
 800a818:	8a81                	andi	a3,a3,0
 800a81a:	8636                	mv	a2,a3
 800a81c:	86ae                	mv	a3,a1
 800a81e:	8ed1                	or	a3,a3,a2
 800a820:	00d78323          	sb	a3,6(a5)
 800a824:	01075693          	srli	a3,a4,0x10
 800a828:	0ff6f593          	zext.b	a1,a3
 800a82c:	0077c683          	lbu	a3,7(a5)
 800a830:	8a81                	andi	a3,a3,0
 800a832:	8636                	mv	a2,a3
 800a834:	86ae                	mv	a3,a1
 800a836:	8ed1                	or	a3,a3,a2
 800a838:	00d783a3          	sb	a3,7(a5)
 800a83c:	01875613          	srli	a2,a4,0x18
 800a840:	0087c703          	lbu	a4,8(a5)
 800a844:	8b01                	andi	a4,a4,0
 800a846:	86ba                	mv	a3,a4
 800a848:	8732                	mv	a4,a2
 800a84a:	8f55                	or	a4,a4,a3
 800a84c:	00e78423          	sb	a4,8(a5)

	int32_t delta_test = 0;
 800a850:	fe042423          	sw	zero,-24(s0)
	thmts_tx_frame.RSV = 0x0;
 800a854:	081277b7          	lui	a5,0x8127
 800a858:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800a85c:	21e7c703          	lbu	a4,542(a5)
 800a860:	8b01                	andi	a4,a4,0
 800a862:	20e78f23          	sb	a4,542(a5)
 800a866:	21f7c703          	lbu	a4,543(a5)
 800a86a:	8b01                	andi	a4,a4,0
 800a86c:	20e78fa3          	sb	a4,543(a5)
 800a870:	2207c703          	lbu	a4,544(a5)
 800a874:	8b01                	andi	a4,a4,0
 800a876:	22e78023          	sb	a4,544(a5)
 800a87a:	2217c703          	lbu	a4,545(a5)
 800a87e:	8b01                	andi	a4,a4,0
 800a880:	22e780a3          	sb	a4,545(a5)

	switch (node.state)
 800a884:	081287b7          	lui	a5,0x8128
 800a888:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a88c:	0087c783          	lbu	a5,8(a5)
 800a890:	470d                	li	a4,3
 800a892:	28e78c63          	beq	a5,a4,800ab2a <start_UWB_TR+0x376>
 800a896:	470d                	li	a4,3
 800a898:	24f747e3          	blt	a4,a5,800b2e6 <start_UWB_TR+0xb32>
 800a89c:	4709                	li	a4,2
 800a89e:	18e78963          	beq	a5,a4,800aa30 <start_UWB_TR+0x27c>
 800a8a2:	4709                	li	a4,2
 800a8a4:	24f741e3          	blt	a4,a5,800b2e6 <start_UWB_TR+0xb32>
 800a8a8:	c791                	beqz	a5,800a8b4 <start_UWB_TR+0x100>
 800a8aa:	4705                	li	a4,1
 800a8ac:	06e78363          	beq	a5,a4,800a912 <start_UWB_TR+0x15e>
 800a8b0:	2370006f          	j	800b2e6 <start_UWB_TR+0xb32>
	{
		case NODE_STATE_IDLE :
			if ( node.dev_id == 0 && node.group_id == 0) //
 800a8b4:	081287b7          	lui	a5,0x8128
 800a8b8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a8bc:	0007c783          	lbu	a5,0(a5)
 800a8c0:	e3a1                	bnez	a5,800a900 <start_UWB_TR+0x14c>
 800a8c2:	081287b7          	lui	a5,0x8128
 800a8c6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a8ca:	0017c783          	lbu	a5,1(a5)
 800a8ce:	eb8d                	bnez	a5,800a900 <start_UWB_TR+0x14c>
			{
				start_thmts_tx(&node, &thmts_phycfg, &thmts_tx_frame);
 800a8d0:	081277b7          	lui	a5,0x8127
 800a8d4:	26478613          	addi	a2,a5,612 # 8127264 <thmts_tx_frame>
 800a8d8:	081137b7          	lui	a5,0x8113
 800a8dc:	d6478593          	addi	a1,a5,-668 # 8112d64 <thmts_phycfg>
 800a8e0:	081287b7          	lui	a5,0x8128
 800a8e4:	9d078513          	addi	a0,a5,-1584 # 81279d0 <node>
 800a8e8:	06e070ef          	jal	ra,8011956 <start_thmts_tx>

				node.state = NODE_STATE_RUNNING;
 800a8ec:	081287b7          	lui	a5,0x8128
 800a8f0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a8f4:	470d                	li	a4,3
 800a8f6:	00e78423          	sb	a4,8(a5)
			{
 800a8fa:	0001                	nop
			}
			else
			{
				node.state = NODE_STATE_CAPTURE;
			}
			break;
 800a8fc:	1eb0006f          	j	800b2e6 <start_UWB_TR+0xb32>
				node.state = NODE_STATE_CAPTURE;
 800a900:	081287b7          	lui	a5,0x8128
 800a904:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a908:	4705                	li	a4,1
 800a90a:	00e78423          	sb	a4,8(a5)
			break;
 800a90e:	1d90006f          	j	800b2e6 <start_UWB_TR+0xb32>
		case NODE_STATE_CAPTURE :
			if (node.arr_adjust_flag == 0) {
 800a912:	081287b7          	lui	a5,0x8128
 800a916:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a91a:	4407a783          	lw	a5,1088(a5)
 800a91e:	efa1                	bnez	a5,800a976 <start_UWB_TR+0x1c2>
				if (node.uwb_rx_busy == 0) {
 800a920:	081287b7          	lui	a5,0x8128
 800a924:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a928:	4257c783          	lbu	a5,1061(a5)
 800a92c:	1a079ce3          	bnez	a5,800b2e4 <start_UWB_TR+0xb30>
					//BB_RX_MODULE_POWER_DOWN;
					BB_RX_MODULE_POWER_ON;
 800a930:	4681                	li	a3,0
 800a932:	4675                	li	a2,29
 800a934:	4589                	li	a1,2
 800a936:	00fb07b7          	lui	a5,0xfb0
 800a93a:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800a93e:	578040ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
					config_thmts_bb_rx_sw_lna_on(thmts_phycfg.rf_chan_num);
 800a942:	081137b7          	lui	a5,0x8113
 800a946:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 800a94a:	0147c783          	lbu	a5,20(a5)
 800a94e:	853e                	mv	a0,a5
 800a950:	648050ef          	jal	ra,800ff98 <config_thmts_bb_rx_sw_lna_on>
					start_thmts_bb_rx(&thmts_phycfg, 1024000); 		// 1s
 800a954:	000fa5b7          	lui	a1,0xfa
 800a958:	081137b7          	lui	a5,0x8113
 800a95c:	d6478513          	addi	a0,a5,-668 # 8112d64 <thmts_phycfg>
 800a960:	711040ef          	jal	ra,800f870 <start_thmts_bb_rx>

					node.uwb_rx_busy = 1;
 800a964:	081287b7          	lui	a5,0x8128
 800a968:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a96c:	4705                	li	a4,1
 800a96e:	42e782a3          	sb	a4,1061(a5)
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
				node.state = NODE_STATE_CONFIRM;
				node.confirm_slot_cnt = 0;
				node.arr_adjust_flag = 3;
			}
			break;
 800a972:	1730006f          	j	800b2e4 <start_UWB_TR+0xb30>
			else if (node.arr_adjust_flag == 1)
 800a976:	081287b7          	lui	a5,0x8128
 800a97a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a97e:	4407a703          	lw	a4,1088(a5)
 800a982:	4785                	li	a5,1
 800a984:	04f71d63          	bne	a4,a5,800a9de <start_UWB_TR+0x22a>
				delta_test = node.arr_adjust;
 800a988:	081287b7          	lui	a5,0x8128
 800a98c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a990:	4387a783          	lw	a5,1080(a5)
 800a994:	fef42423          	sw	a5,-24(s0)
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR*TickPerSlot - 1 + delta_test - 2);
 800a998:	081197b7          	lui	a5,0x8119
 800a99c:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800a9a0:	873e                	mv	a4,a5
 800a9a2:	081197b7          	lui	a5,0x8119
 800a9a6:	0827d783          	lhu	a5,130(a5) # 8119082 <TickPerSlot>
 800a9aa:	02f707b3          	mul	a5,a4,a5
 800a9ae:	fff78713          	addi	a4,a5,-1
 800a9b2:	fe842783          	lw	a5,-24(s0)
 800a9b6:	97ba                	add	a5,a5,a4
 800a9b8:	17f9                	addi	a5,a5,-2
 800a9ba:	85be                	mv	a1,a5
 800a9bc:	18007537          	lui	a0,0x18007
 800a9c0:	df9fa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 2;
 800a9c4:	081287b7          	lui	a5,0x8128
 800a9c8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a9cc:	4709                	li	a4,2
 800a9ce:	44e7a023          	sw	a4,1088(a5)
				timer_cnt = 0;
 800a9d2:	081197b7          	lui	a5,0x8119
 800a9d6:	0407a823          	sw	zero,80(a5) # 8119050 <timer_cnt>
			break;
 800a9da:	10b0006f          	j	800b2e4 <start_UWB_TR+0xb30>
			else if(node.arr_adjust_flag == 2)
 800a9de:	081287b7          	lui	a5,0x8128
 800a9e2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800a9e6:	4407a703          	lw	a4,1088(a5)
 800a9ea:	4789                	li	a5,2
 800a9ec:	0ef71ce3          	bne	a4,a5,800b2e4 <start_UWB_TR+0xb30>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800a9f0:	081197b7          	lui	a5,0x8119
 800a9f4:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800a9f8:	17fd                	addi	a5,a5,-1
 800a9fa:	85be                	mv	a1,a5
 800a9fc:	18007537          	lui	a0,0x18007
 800aa00:	db9fa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
				node.state = NODE_STATE_CONFIRM;
 800aa04:	081287b7          	lui	a5,0x8128
 800aa08:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa0c:	4709                	li	a4,2
 800aa0e:	00e78423          	sb	a4,8(a5)
				node.confirm_slot_cnt = 0;
 800aa12:	081287b7          	lui	a5,0x8128
 800aa16:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa1a:	00079723          	sh	zero,14(a5)
				node.arr_adjust_flag = 3;
 800aa1e:	081287b7          	lui	a5,0x8128
 800aa22:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa26:	470d                	li	a4,3
 800aa28:	44e7a023          	sw	a4,1088(a5)
			break;
 800aa2c:	0b90006f          	j	800b2e4 <start_UWB_TR+0xb30>
		case NODE_STATE_CONFIRM :
			node.confirm_slot_cnt++;
 800aa30:	081287b7          	lui	a5,0x8128
 800aa34:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa38:	00e7d783          	lhu	a5,14(a5)
 800aa3c:	0785                	addi	a5,a5,1
 800aa3e:	0807c733          	zext.h	a4,a5
 800aa42:	081287b7          	lui	a5,0x8128
 800aa46:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa4a:	00e79723          	sh	a4,14(a5)
			if(node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800aa4e:	081287b7          	lui	a5,0x8128
 800aa52:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa56:	0027c703          	lbu	a4,2(a5)
 800aa5a:	4785                	li	a5,1
 800aa5c:	06f71763          	bne	a4,a5,800aaca <start_UWB_TR+0x316>
			{
				if(node.confirm_slot_cnt > 60)
 800aa60:	081287b7          	lui	a5,0x8128
 800aa64:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa68:	00e7d703          	lhu	a4,14(a5)
 800aa6c:	03c00793          	li	a5,60
 800aa70:	00e7fd63          	bgeu	a5,a4,800aa8a <start_UWB_TR+0x2d6>
				{
					init_node();
 800aa74:	4d7060ef          	jal	ra,801174a <init_node>
					node.state = NODE_STATE_CAPTURE;
 800aa78:	081287b7          	lui	a5,0x8128
 800aa7c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aa80:	4705                	li	a4,1
 800aa82:	00e78423          	sb	a4,8(a5)
					break;
 800aa86:	0610006f          	j	800b2e6 <start_UWB_TR+0xb32>
				}
				if(thmts_rx_frame.head.slot_id == 0 && thmts_rx_frame.head.group_id ==0 ) //				
 800aa8a:	081277b7          	lui	a5,0x8127
 800aa8e:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800aa92:	0007c783          	lbu	a5,0(a5)
 800aa96:	e385                	bnez	a5,800aab6 <start_UWB_TR+0x302>
 800aa98:	081277b7          	lui	a5,0x8127
 800aa9c:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800aaa0:	0037c783          	lbu	a5,3(a5)
 800aaa4:	eb89                	bnez	a5,800aab6 <start_UWB_TR+0x302>
				{
					node.state = NODE_STATE_RUNNING;
 800aaa6:	081287b7          	lui	a5,0x8128
 800aaaa:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aaae:	470d                	li	a4,3
 800aab0:	00e78423          	sb	a4,8(a5)
 800aab4:	a819                	j	800aaca <start_UWB_TR+0x316>
					//node.comm_frm_tx_flag=0;
				}
				else
				{
					start_thmts_rx(&node, &thmts_phycfg);
 800aab6:	081137b7          	lui	a5,0x8113
 800aaba:	d6478593          	addi	a1,a5,-668 # 8112d64 <thmts_phycfg>
 800aabe:	081287b7          	lui	a5,0x8128
 800aac2:	9d078513          	addi	a0,a5,-1584 # 81279d0 <node>
 800aac6:	056070ef          	jal	ra,8011b1c <start_thmts_rx>
				}
			}
///////////////////////////////////////////////////////////////////////
/// thmts_rx_framepingpong buffer
///////////////////////////////////////////////////////////////////////
			if(node.arr_adjust_flag == 4)
 800aaca:	081287b7          	lui	a5,0x8128
 800aace:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aad2:	4407a703          	lw	a4,1088(a5)
 800aad6:	4791                	li	a5,4
 800aad8:	02f71e63          	bne	a4,a5,800ab14 <start_UWB_TR+0x360>
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1 + node.arr_adjust - 2);
 800aadc:	081197b7          	lui	a5,0x8119
 800aae0:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800aae4:	fff78713          	addi	a4,a5,-1
 800aae8:	081287b7          	lui	a5,0x8128
 800aaec:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aaf0:	4387a783          	lw	a5,1080(a5)
 800aaf4:	97ba                	add	a5,a5,a4
 800aaf6:	17f9                	addi	a5,a5,-2
 800aaf8:	85be                	mv	a1,a5
 800aafa:	18007537          	lui	a0,0x18007
 800aafe:	cbbfa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 5;
 800ab02:	081287b7          	lui	a5,0x8128
 800ab06:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab0a:	4715                	li	a4,5
 800ab0c:	44e7a023          	sw	a4,1088(a5)
			}
			else
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
			}
			break;
 800ab10:	7d60006f          	j	800b2e6 <start_UWB_TR+0xb32>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800ab14:	081197b7          	lui	a5,0x8119
 800ab18:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800ab1c:	17fd                	addi	a5,a5,-1
 800ab1e:	85be                	mv	a1,a5
 800ab20:	18007537          	lui	a0,0x18007
 800ab24:	c95fa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
			break;
 800ab28:	af7d                	j	800b2e6 <start_UWB_TR+0xb32>
		case NODE_STATE_RUNNING :
			if(node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800ab2a:	081287b7          	lui	a5,0x8128
 800ab2e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab32:	0027c703          	lbu	a4,2(a5)
 800ab36:	4785                	li	a5,1
 800ab38:	02f71163          	bne	a4,a5,800ab5a <start_UWB_TR+0x3a6>
			{
				node.running_group_master_slot_cnt++;
 800ab3c:	081287b7          	lui	a5,0x8128
 800ab40:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab44:	0127d783          	lhu	a5,18(a5)
 800ab48:	0785                	addi	a5,a5,1
 800ab4a:	0807c733          	zext.h	a4,a5
 800ab4e:	081287b7          	lui	a5,0x8128
 800ab52:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab56:	00e79923          	sh	a4,18(a5)
			}
	    	if(thmts_rx_frame.head.group_id ==0 && thmts_rx_frame.head.slot_id ==0 ) //
 800ab5a:	081277b7          	lui	a5,0x8127
 800ab5e:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ab62:	0037c783          	lbu	a5,3(a5)
 800ab66:	ef91                	bnez	a5,800ab82 <start_UWB_TR+0x3ce>
 800ab68:	081277b7          	lui	a5,0x8127
 800ab6c:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ab70:	0007c783          	lbu	a5,0(a5)
 800ab74:	e799                	bnez	a5,800ab82 <start_UWB_TR+0x3ce>
	    	{
	    		node.running_group_master_slot_cnt = 0;
 800ab76:	081287b7          	lui	a5,0x8128
 800ab7a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab7e:	00079923          	sh	zero,18(a5)
			{
				// memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH);
				// thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp;
				// write_thmts_bb_txbuff(&thmts_tx_frame + sizeof(thmts_uwbpacket_head_t), sizeof(thmts_uwbpacket_head_t) ,sizeof(thmts_ranging_packet_t)-sizeof(thmts_uwbpacket_head_t));
			}
			if(node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].subfrm_type != IDLE_FRAME)
 800ab82:	081287b7          	lui	a5,0x8128
 800ab86:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab8a:	43dc                	lw	a5,4(a5)
 800ab8c:	43d8                	lw	a4,4(a5)
 800ab8e:	081287b7          	lui	a5,0x8128
 800ab92:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ab96:	00a7c783          	lbu	a5,10(a5)
 800ab9a:	86be                	mv	a3,a5
 800ab9c:	478d                	li	a5,3
 800ab9e:	02f687b3          	mul	a5,a3,a5
 800aba2:	97ba                	add	a5,a5,a4
 800aba4:	0027c703          	lbu	a4,2(a5)
 800aba8:	4791                	li	a5,4
 800abaa:	34f70363          	beq	a4,a5,800aef0 <start_UWB_TR+0x73c>
			{
				if(node.curr_slot_idx == node.dev_id)
 800abae:	081287b7          	lui	a5,0x8128
 800abb2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800abb6:	0097c703          	lbu	a4,9(a5)
 800abba:	081287b7          	lui	a5,0x8128
 800abbe:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800abc2:	0007c783          	lbu	a5,0(a5)
 800abc6:	30f71a63          	bne	a4,a5,800aeda <start_UWB_TR+0x726>
				{
					//BB_TX_MODULE_POWER_DOWN;
					BB_TX_MODULE_POWER_ON;
 800abca:	4681                	li	a3,0
 800abcc:	02000613          	li	a2,32
 800abd0:	4581                	li	a1,0
 800abd2:	01fb07b7          	lui	a5,0x1fb0
 800abd6:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800abda:	2dc040ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
//					memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH);
					if(node.dev_id==0)
 800abde:	081287b7          	lui	a5,0x8128
 800abe2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800abe6:	0007c783          	lbu	a5,0(a5)
 800abea:	effd                	bnez	a5,800ace8 <start_UWB_TR+0x534>
					{
						if(node.curr_subfrm_idx ==1 || node.curr_subfrm_idx ==2)
 800abec:	081287b7          	lui	a5,0x8128
 800abf0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800abf4:	00a7c703          	lbu	a4,10(a5)
 800abf8:	4785                	li	a5,1
 800abfa:	00f70b63          	beq	a4,a5,800ac10 <start_UWB_TR+0x45c>
 800abfe:	081287b7          	lui	a5,0x8128
 800ac02:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ac06:	00a7c703          	lbu	a4,10(a5)
 800ac0a:	4789                	li	a5,2
 800ac0c:	1af71a63          	bne	a4,a5,800adc0 <start_UWB_TR+0x60c>
						{
							thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp[node.curr_subfrm_idx-1];
 800ac10:	081287b7          	lui	a5,0x8128
 800ac14:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ac18:	00a7c783          	lbu	a5,10(a5)
 800ac1c:	17fd                	addi	a5,a5,-1
 800ac1e:	08128737          	lui	a4,0x8128
 800ac22:	0f870713          	addi	a4,a4,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800ac26:	078e                	slli	a5,a5,0x3
 800ac28:	97ba                	add	a5,a5,a4
 800ac2a:	4390                	lw	a2,0(a5)
 800ac2c:	43d4                	lw	a3,4(a5)
 800ac2e:	081277b7          	lui	a5,0x8127
 800ac32:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800ac36:	0ff67513          	zext.b	a0,a2
 800ac3a:	0167c703          	lbu	a4,22(a5)
 800ac3e:	8b01                	andi	a4,a4,0
 800ac40:	85ba                	mv	a1,a4
 800ac42:	872a                	mv	a4,a0
 800ac44:	8f4d                	or	a4,a4,a1
 800ac46:	00e78b23          	sb	a4,22(a5)
 800ac4a:	00865713          	srli	a4,a2,0x8
 800ac4e:	0ff77513          	zext.b	a0,a4
 800ac52:	0177c703          	lbu	a4,23(a5)
 800ac56:	8b01                	andi	a4,a4,0
 800ac58:	85ba                	mv	a1,a4
 800ac5a:	872a                	mv	a4,a0
 800ac5c:	8f4d                	or	a4,a4,a1
 800ac5e:	00e78ba3          	sb	a4,23(a5)
 800ac62:	01065713          	srli	a4,a2,0x10
 800ac66:	0ff77513          	zext.b	a0,a4
 800ac6a:	0187c703          	lbu	a4,24(a5)
 800ac6e:	8b01                	andi	a4,a4,0
 800ac70:	85ba                	mv	a1,a4
 800ac72:	872a                	mv	a4,a0
 800ac74:	8f4d                	or	a4,a4,a1
 800ac76:	00e78c23          	sb	a4,24(a5)
 800ac7a:	01865513          	srli	a0,a2,0x18
 800ac7e:	0197c703          	lbu	a4,25(a5)
 800ac82:	8b01                	andi	a4,a4,0
 800ac84:	85ba                	mv	a1,a4
 800ac86:	872a                	mv	a4,a0
 800ac88:	8f4d                	or	a4,a4,a1
 800ac8a:	00e78ca3          	sb	a4,25(a5)
 800ac8e:	0ff6f513          	zext.b	a0,a3
 800ac92:	01a7c703          	lbu	a4,26(a5)
 800ac96:	8b01                	andi	a4,a4,0
 800ac98:	85ba                	mv	a1,a4
 800ac9a:	872a                	mv	a4,a0
 800ac9c:	8f4d                	or	a4,a4,a1
 800ac9e:	00e78d23          	sb	a4,26(a5)
 800aca2:	0086d713          	srli	a4,a3,0x8
 800aca6:	0ff77513          	zext.b	a0,a4
 800acaa:	01b7c703          	lbu	a4,27(a5)
 800acae:	8b01                	andi	a4,a4,0
 800acb0:	85ba                	mv	a1,a4
 800acb2:	872a                	mv	a4,a0
 800acb4:	8f4d                	or	a4,a4,a1
 800acb6:	00e78da3          	sb	a4,27(a5)
 800acba:	0106d713          	srli	a4,a3,0x10
 800acbe:	0ff77513          	zext.b	a0,a4
 800acc2:	01c7c703          	lbu	a4,28(a5)
 800acc6:	8b01                	andi	a4,a4,0
 800acc8:	85ba                	mv	a1,a4
 800acca:	872a                	mv	a4,a0
 800accc:	8f4d                	or	a4,a4,a1
 800acce:	00e78e23          	sb	a4,28(a5)
 800acd2:	0186d613          	srli	a2,a3,0x18
 800acd6:	01d7c703          	lbu	a4,29(a5)
 800acda:	8b01                	andi	a4,a4,0
 800acdc:	86ba                	mv	a3,a4
 800acde:	8732                	mv	a4,a2
 800ace0:	8f55                	or	a4,a4,a3
 800ace2:	00e78ea3          	sb	a4,29(a5)
 800ace6:	a8e9                	j	800adc0 <start_UWB_TR+0x60c>
						}
					}
					else
					{
						thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp[node.curr_subfrm_idx];
 800ace8:	081287b7          	lui	a5,0x8128
 800acec:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800acf0:	00a7c783          	lbu	a5,10(a5)
 800acf4:	86be                	mv	a3,a5
 800acf6:	081287b7          	lui	a5,0x8128
 800acfa:	0f878713          	addi	a4,a5,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800acfe:	00369793          	slli	a5,a3,0x3
 800ad02:	97ba                	add	a5,a5,a4
 800ad04:	4390                	lw	a2,0(a5)
 800ad06:	43d4                	lw	a3,4(a5)
 800ad08:	081277b7          	lui	a5,0x8127
 800ad0c:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800ad10:	0ff67513          	zext.b	a0,a2
 800ad14:	0167c703          	lbu	a4,22(a5)
 800ad18:	8b01                	andi	a4,a4,0
 800ad1a:	85ba                	mv	a1,a4
 800ad1c:	872a                	mv	a4,a0
 800ad1e:	8f4d                	or	a4,a4,a1
 800ad20:	00e78b23          	sb	a4,22(a5)
 800ad24:	00865713          	srli	a4,a2,0x8
 800ad28:	0ff77513          	zext.b	a0,a4
 800ad2c:	0177c703          	lbu	a4,23(a5)
 800ad30:	8b01                	andi	a4,a4,0
 800ad32:	85ba                	mv	a1,a4
 800ad34:	872a                	mv	a4,a0
 800ad36:	8f4d                	or	a4,a4,a1
 800ad38:	00e78ba3          	sb	a4,23(a5)
 800ad3c:	01065713          	srli	a4,a2,0x10
 800ad40:	0ff77513          	zext.b	a0,a4
 800ad44:	0187c703          	lbu	a4,24(a5)
 800ad48:	8b01                	andi	a4,a4,0
 800ad4a:	85ba                	mv	a1,a4
 800ad4c:	872a                	mv	a4,a0
 800ad4e:	8f4d                	or	a4,a4,a1
 800ad50:	00e78c23          	sb	a4,24(a5)
 800ad54:	01865513          	srli	a0,a2,0x18
 800ad58:	0197c703          	lbu	a4,25(a5)
 800ad5c:	8b01                	andi	a4,a4,0
 800ad5e:	85ba                	mv	a1,a4
 800ad60:	872a                	mv	a4,a0
 800ad62:	8f4d                	or	a4,a4,a1
 800ad64:	00e78ca3          	sb	a4,25(a5)
 800ad68:	0ff6f513          	zext.b	a0,a3
 800ad6c:	01a7c703          	lbu	a4,26(a5)
 800ad70:	8b01                	andi	a4,a4,0
 800ad72:	85ba                	mv	a1,a4
 800ad74:	872a                	mv	a4,a0
 800ad76:	8f4d                	or	a4,a4,a1
 800ad78:	00e78d23          	sb	a4,26(a5)
 800ad7c:	0086d713          	srli	a4,a3,0x8
 800ad80:	0ff77513          	zext.b	a0,a4
 800ad84:	01b7c703          	lbu	a4,27(a5)
 800ad88:	8b01                	andi	a4,a4,0
 800ad8a:	85ba                	mv	a1,a4
 800ad8c:	872a                	mv	a4,a0
 800ad8e:	8f4d                	or	a4,a4,a1
 800ad90:	00e78da3          	sb	a4,27(a5)
 800ad94:	0106d713          	srli	a4,a3,0x10
 800ad98:	0ff77513          	zext.b	a0,a4
 800ad9c:	01c7c703          	lbu	a4,28(a5)
 800ada0:	8b01                	andi	a4,a4,0
 800ada2:	85ba                	mv	a1,a4
 800ada4:	872a                	mv	a4,a0
 800ada6:	8f4d                	or	a4,a4,a1
 800ada8:	00e78e23          	sb	a4,28(a5)
 800adac:	0186d613          	srli	a2,a3,0x18
 800adb0:	01d7c703          	lbu	a4,29(a5)
 800adb4:	8b01                	andi	a4,a4,0
 800adb6:	86ba                	mv	a3,a4
 800adb8:	8732                	mv	a4,a2
 800adba:	8f55                	or	a4,a4,a3
 800adbc:	00e78ea3          	sb	a4,29(a5)
					}
					thmts_tx_frame.master_pps_time = pps_adjust.master_pps_time_last;
 800adc0:	081217b7          	lui	a5,0x8121
 800adc4:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800adc8:	0717c703          	lbu	a4,113(a5)
 800adcc:	0727c583          	lbu	a1,114(a5)
 800add0:	05a2                	slli	a1,a1,0x8
 800add2:	8f4d                	or	a4,a4,a1
 800add4:	0737c583          	lbu	a1,115(a5)
 800add8:	05c2                	slli	a1,a1,0x10
 800adda:	8f4d                	or	a4,a4,a1
 800addc:	0747c583          	lbu	a1,116(a5)
 800ade0:	05e2                	slli	a1,a1,0x18
 800ade2:	8f4d                	or	a4,a4,a1
 800ade4:	863a                	mv	a2,a4
 800ade6:	0757c703          	lbu	a4,117(a5)
 800adea:	0767c583          	lbu	a1,118(a5)
 800adee:	05a2                	slli	a1,a1,0x8
 800adf0:	8f4d                	or	a4,a4,a1
 800adf2:	0777c583          	lbu	a1,119(a5)
 800adf6:	05c2                	slli	a1,a1,0x10
 800adf8:	8f4d                	or	a4,a4,a1
 800adfa:	0787c783          	lbu	a5,120(a5)
 800adfe:	07e2                	slli	a5,a5,0x18
 800ae00:	8fd9                	or	a5,a5,a4
 800ae02:	86be                	mv	a3,a5
 800ae04:	081277b7          	lui	a5,0x8127
 800ae08:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800ae0c:	0ff67513          	zext.b	a0,a2
 800ae10:	00c7c703          	lbu	a4,12(a5)
 800ae14:	8b01                	andi	a4,a4,0
 800ae16:	85ba                	mv	a1,a4
 800ae18:	872a                	mv	a4,a0
 800ae1a:	8f4d                	or	a4,a4,a1
 800ae1c:	00e78623          	sb	a4,12(a5)
 800ae20:	00865713          	srli	a4,a2,0x8
 800ae24:	0ff77513          	zext.b	a0,a4
 800ae28:	00d7c703          	lbu	a4,13(a5)
 800ae2c:	8b01                	andi	a4,a4,0
 800ae2e:	85ba                	mv	a1,a4
 800ae30:	872a                	mv	a4,a0
 800ae32:	8f4d                	or	a4,a4,a1
 800ae34:	00e786a3          	sb	a4,13(a5)
 800ae38:	01065713          	srli	a4,a2,0x10
 800ae3c:	0ff77513          	zext.b	a0,a4
 800ae40:	00e7c703          	lbu	a4,14(a5)
 800ae44:	8b01                	andi	a4,a4,0
 800ae46:	85ba                	mv	a1,a4
 800ae48:	872a                	mv	a4,a0
 800ae4a:	8f4d                	or	a4,a4,a1
 800ae4c:	00e78723          	sb	a4,14(a5)
 800ae50:	01865513          	srli	a0,a2,0x18
 800ae54:	00f7c703          	lbu	a4,15(a5)
 800ae58:	8b01                	andi	a4,a4,0
 800ae5a:	85ba                	mv	a1,a4
 800ae5c:	872a                	mv	a4,a0
 800ae5e:	8f4d                	or	a4,a4,a1
 800ae60:	00e787a3          	sb	a4,15(a5)
 800ae64:	0ff6f513          	zext.b	a0,a3
 800ae68:	0107c703          	lbu	a4,16(a5)
 800ae6c:	8b01                	andi	a4,a4,0
 800ae6e:	85ba                	mv	a1,a4
 800ae70:	872a                	mv	a4,a0
 800ae72:	8f4d                	or	a4,a4,a1
 800ae74:	00e78823          	sb	a4,16(a5)
 800ae78:	0086d713          	srli	a4,a3,0x8
 800ae7c:	0ff77513          	zext.b	a0,a4
 800ae80:	0117c703          	lbu	a4,17(a5)
 800ae84:	8b01                	andi	a4,a4,0
 800ae86:	85ba                	mv	a1,a4
 800ae88:	872a                	mv	a4,a0
 800ae8a:	8f4d                	or	a4,a4,a1
 800ae8c:	00e788a3          	sb	a4,17(a5)
 800ae90:	0106d713          	srli	a4,a3,0x10
 800ae94:	0ff77513          	zext.b	a0,a4
 800ae98:	0127c703          	lbu	a4,18(a5)
 800ae9c:	8b01                	andi	a4,a4,0
 800ae9e:	85ba                	mv	a1,a4
 800aea0:	872a                	mv	a4,a0
 800aea2:	8f4d                	or	a4,a4,a1
 800aea4:	00e78923          	sb	a4,18(a5)
 800aea8:	0186d613          	srli	a2,a3,0x18
 800aeac:	0137c703          	lbu	a4,19(a5)
 800aeb0:	8b01                	andi	a4,a4,0
 800aeb2:	86ba                	mv	a3,a4
 800aeb4:	8732                	mv	a4,a2
 800aeb6:	8f55                	or	a4,a4,a3
 800aeb8:	00e789a3          	sb	a4,19(a5)
//					write_thmts_bb_txbuff(&thmts_tx_frame + sizeof(thmts_uwbpacket_head_t), sizeof(thmts_uwbpacket_head_t) ,sizeof(thmts_ranging_packet_t)-sizeof(thmts_uwbpacket_head_t));
					start_thmts_tx(&node, &thmts_phycfg, &thmts_tx_frame);
 800aebc:	081277b7          	lui	a5,0x8127
 800aec0:	26478613          	addi	a2,a5,612 # 8127264 <thmts_tx_frame>
 800aec4:	081137b7          	lui	a5,0x8113
 800aec8:	d6478593          	addi	a1,a5,-668 # 8112d64 <thmts_phycfg>
 800aecc:	081287b7          	lui	a5,0x8128
 800aed0:	9d078513          	addi	a0,a5,-1584 # 81279d0 <node>
 800aed4:	283060ef          	jal	ra,8011956 <start_thmts_tx>
 800aed8:	a671                	j	800b264 <start_UWB_TR+0xab0>
//				);

				}
				else
				{
					start_thmts_rx(&node, &thmts_phycfg);
 800aeda:	081137b7          	lui	a5,0x8113
 800aede:	d6478593          	addi	a1,a5,-668 # 8112d64 <thmts_phycfg>
 800aee2:	081287b7          	lui	a5,0x8128
 800aee6:	9d078513          	addi	a0,a5,-1584 # 81279d0 <node>
 800aeea:	433060ef          	jal	ra,8011b1c <start_thmts_rx>
 800aeee:	ae9d                	j	800b264 <start_UWB_TR+0xab0>
				}
			}
			else
			{
				if (node.curr_subfrm_idx == 3 && node.curr_slot_idx == 0)
 800aef0:	081287b7          	lui	a5,0x8128
 800aef4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800aef8:	00a7c703          	lbu	a4,10(a5)
 800aefc:	478d                	li	a5,3
 800aefe:	36f71363          	bne	a4,a5,800b264 <start_UWB_TR+0xab0>
 800af02:	081287b7          	lui	a5,0x8128
 800af06:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af0a:	0097c783          	lbu	a5,9(a5)
 800af0e:	34079b63          	bnez	a5,800b264 <start_UWB_TR+0xab0>
				{
					node.user_data_frm_cnt++;
 800af12:	081287b7          	lui	a5,0x8128
 800af16:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af1a:	41c7a783          	lw	a5,1052(a5)
 800af1e:	00178713          	addi	a4,a5,1
 800af22:	081287b7          	lui	a5,0x8128
 800af26:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af2a:	40e7ae23          	sw	a4,1052(a5)
					if(node.user_data_rx_valid == 0){
 800af2e:	081287b7          	lui	a5,0x8128
 800af32:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af36:	4167c783          	lbu	a5,1046(a5)
 800af3a:	ef99                	bnez	a5,800af58 <start_UWB_TR+0x7a4>
						node.user_data_invalid_frm_cnt++;
 800af3c:	081287b7          	lui	a5,0x8128
 800af40:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af44:	4207a783          	lw	a5,1056(a5)
 800af48:	00178713          	addi	a4,a5,1
 800af4c:	081287b7          	lui	a5,0x8128
 800af50:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af54:	42e7a023          	sw	a4,1056(a5)
					}
					int FER = node.user_data_invalid_frm_cnt * 100 / node.user_data_frm_cnt;
 800af58:	081287b7          	lui	a5,0x8128
 800af5c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af60:	4207a703          	lw	a4,1056(a5)
 800af64:	06400793          	li	a5,100
 800af68:	02f70733          	mul	a4,a4,a5
 800af6c:	081287b7          	lui	a5,0x8128
 800af70:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af74:	41c7a783          	lw	a5,1052(a5)
 800af78:	02f757b3          	divu	a5,a4,a5
 800af7c:	fef42223          	sw	a5,-28(s0)
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf2[txPoint_buff], "frame cnt =%d , user_data_rx_valid = %d , user_data_frm_cnt = %d , user_data_invalid_frm_cnt = %d, FER = %d%% \r\n",
 800af80:	fec42703          	lw	a4,-20(s0)
 800af84:	081237b7          	lui	a5,0x8123
 800af88:	4b078793          	addi	a5,a5,1200 # 81234b0 <debug_ranging_buf2>
 800af8c:	00f70533          	add	a0,a4,a5
 800af90:	081287b7          	lui	a5,0x8128
 800af94:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800af98:	4187a603          	lw	a2,1048(a5)
							node.user_data_cnt, node.user_data_rx_valid, node.user_data_frm_cnt, node.user_data_invalid_frm_cnt, FER);
 800af9c:	081287b7          	lui	a5,0x8128
 800afa0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800afa4:	4167c783          	lbu	a5,1046(a5)
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf2[txPoint_buff], "frame cnt =%d , user_data_rx_valid = %d , user_data_frm_cnt = %d , user_data_invalid_frm_cnt = %d, FER = %d%% \r\n",
 800afa8:	86be                	mv	a3,a5
 800afaa:	081287b7          	lui	a5,0x8128
 800afae:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800afb2:	41c7a703          	lw	a4,1052(a5)
 800afb6:	081287b7          	lui	a5,0x8128
 800afba:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800afbe:	4207a783          	lw	a5,1056(a5)
 800afc2:	fe442803          	lw	a6,-28(s0)
 800afc6:	fec18593          	addi	a1,gp,-20 # 8117fdc <_global_impure_ptr+0x5ec>
 800afca:	5f80b0ef          	jal	ra,80165c2 <siprintf>
 800afce:	87aa                	mv	a5,a0
 800afd0:	873e                	mv	a4,a5
 800afd2:	fec42783          	lw	a5,-20(s0)
 800afd6:	97ba                	add	a5,a5,a4
 800afd8:	fef42623          	sw	a5,-20(s0)

					if (SWITCH_THMTS_RANGE_AND_DATA_T)
 800afdc:	8301c783          	lbu	a5,-2000(gp) # 8117820 <SWITCH_THMTS_RANGE_AND_DATA_T>
 800afe0:	24078663          	beqz	a5,800b22c <start_UWB_TR+0xa78>
					{
						thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800afe4:	4525                	li	a0,9
 800afe6:	8a9f60ef          	jal	ra,800188e <pvPortMalloc>
 800afea:	87aa                	mv	a5,a0
 800afec:	fcf42e23          	sw	a5,-36(s0)
						ptMsg->msg_id      = 1;
 800aff0:	fdc42783          	lw	a5,-36(s0)
 800aff4:	4705                	li	a4,1
 800aff6:	00e78123          	sb	a4,2(a5)
						ptMsg->msg_type    = TYPE_THMTS_RANGE_AND_DATA_T;   // SLOT info
 800affa:	fdc42783          	lw	a5,-36(s0)
 800affe:	f9500713          	li	a4,-107
 800b002:	00e78023          	sb	a4,0(a5)
						ptMsg->msg_status  = 1;
 800b006:	fdc42783          	lw	a5,-36(s0)
 800b00a:	4705                	li	a4,1
 800b00c:	00e780a3          	sb	a4,1(a5)
						ptMsg->msg_length  = sizeof(thmts_range_and_data_t);
 800b010:	fdc42783          	lw	a5,-36(s0)
 800b014:	0037c703          	lbu	a4,3(a5)
 800b018:	8b01                	andi	a4,a4,0
 800b01a:	00e76713          	ori	a4,a4,14
 800b01e:	00e781a3          	sb	a4,3(a5)
 800b022:	0047c703          	lbu	a4,4(a5)
 800b026:	8b01                	andi	a4,a4,0
 800b028:	00276713          	ori	a4,a4,2
 800b02c:	00e78223          	sb	a4,4(a5)

						memcpy(range_and_data_info.data,node.user_data_rx,USER_DATA_LENGTH*sizeof(node.user_data[0]));
 800b030:	081287b7          	lui	a5,0x8128
 800b034:	3b478713          	addi	a4,a5,948 # 81283b4 <range_and_data_info>
 800b038:	081287b7          	lui	a5,0x8128
 800b03c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b040:	0739                	addi	a4,a4,14
 800b042:	21678793          	addi	a5,a5,534
 800b046:	20000693          	li	a3,512
 800b04a:	8636                	mv	a2,a3
 800b04c:	85be                	mv	a1,a5
 800b04e:	853a                	mv	a0,a4
 800b050:	1200b0ef          	jal	ra,8016170 <memcpy>
						range_and_data_info.data_valid = node.user_data_rx_valid;
 800b054:	081287b7          	lui	a5,0x8128
 800b058:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b05c:	4167c703          	lbu	a4,1046(a5)
 800b060:	081287b7          	lui	a5,0x8128
 800b064:	3b478793          	addi	a5,a5,948 # 81283b4 <range_and_data_info>
 800b068:	00e782a3          	sb	a4,5(a5)
						range_and_data_info.frame_cnt = node.user_data_cnt;
 800b06c:	081287b7          	lui	a5,0x8128
 800b070:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b074:	4187a703          	lw	a4,1048(a5)
 800b078:	081287b7          	lui	a5,0x8128
 800b07c:	3b478793          	addi	a5,a5,948 # 81283b4 <range_and_data_info>
 800b080:	0ff77593          	zext.b	a1,a4
 800b084:	0007c683          	lbu	a3,0(a5)
 800b088:	8a81                	andi	a3,a3,0
 800b08a:	8636                	mv	a2,a3
 800b08c:	86ae                	mv	a3,a1
 800b08e:	8ed1                	or	a3,a3,a2
 800b090:	00d78023          	sb	a3,0(a5)
 800b094:	00875693          	srli	a3,a4,0x8
 800b098:	0ff6f593          	zext.b	a1,a3
 800b09c:	0017c683          	lbu	a3,1(a5)
 800b0a0:	8a81                	andi	a3,a3,0
 800b0a2:	8636                	mv	a2,a3
 800b0a4:	86ae                	mv	a3,a1
 800b0a6:	8ed1                	or	a3,a3,a2
 800b0a8:	00d780a3          	sb	a3,1(a5)
 800b0ac:	01075693          	srli	a3,a4,0x10
 800b0b0:	0ff6f593          	zext.b	a1,a3
 800b0b4:	0027c683          	lbu	a3,2(a5)
 800b0b8:	8a81                	andi	a3,a3,0
 800b0ba:	8636                	mv	a2,a3
 800b0bc:	86ae                	mv	a3,a1
 800b0be:	8ed1                	or	a3,a3,a2
 800b0c0:	00d78123          	sb	a3,2(a5)
 800b0c4:	01875613          	srli	a2,a4,0x18
 800b0c8:	0037c703          	lbu	a4,3(a5)
 800b0cc:	8b01                	andi	a4,a4,0
 800b0ce:	86ba                	mv	a3,a4
 800b0d0:	8732                	mv	a4,a2
 800b0d2:	8f55                	or	a4,a4,a3
 800b0d4:	00e781a3          	sb	a4,3(a5)
						range_and_data_info.tof_valid = check_valid;
 800b0d8:	081197b7          	lui	a5,0x8119
 800b0dc:	06a7c703          	lbu	a4,106(a5) # 811906a <check_valid>
 800b0e0:	081287b7          	lui	a5,0x8128
 800b0e4:	3b478793          	addi	a5,a5,948 # 81283b4 <range_and_data_info>
 800b0e8:	00e78223          	sb	a4,4(a5)
						range_and_data_info.tof_value = tof_double_cm;
 800b0ec:	081197b7          	lui	a5,0x8119
 800b0f0:	0a07a603          	lw	a2,160(a5) # 81190a0 <tof_double_cm>
 800b0f4:	0a47a683          	lw	a3,164(a5)
 800b0f8:	081287b7          	lui	a5,0x8128
 800b0fc:	3b478793          	addi	a5,a5,948 # 81283b4 <range_and_data_info>
 800b100:	0ff67513          	zext.b	a0,a2
 800b104:	0067c703          	lbu	a4,6(a5)
 800b108:	8b01                	andi	a4,a4,0
 800b10a:	85ba                	mv	a1,a4
 800b10c:	872a                	mv	a4,a0
 800b10e:	8f4d                	or	a4,a4,a1
 800b110:	00e78323          	sb	a4,6(a5)
 800b114:	00865713          	srli	a4,a2,0x8
 800b118:	0ff77513          	zext.b	a0,a4
 800b11c:	0077c703          	lbu	a4,7(a5)
 800b120:	8b01                	andi	a4,a4,0
 800b122:	85ba                	mv	a1,a4
 800b124:	872a                	mv	a4,a0
 800b126:	8f4d                	or	a4,a4,a1
 800b128:	00e783a3          	sb	a4,7(a5)
 800b12c:	01065713          	srli	a4,a2,0x10
 800b130:	0ff77513          	zext.b	a0,a4
 800b134:	0087c703          	lbu	a4,8(a5)
 800b138:	8b01                	andi	a4,a4,0
 800b13a:	85ba                	mv	a1,a4
 800b13c:	872a                	mv	a4,a0
 800b13e:	8f4d                	or	a4,a4,a1
 800b140:	00e78423          	sb	a4,8(a5)
 800b144:	01865513          	srli	a0,a2,0x18
 800b148:	0097c703          	lbu	a4,9(a5)
 800b14c:	8b01                	andi	a4,a4,0
 800b14e:	85ba                	mv	a1,a4
 800b150:	872a                	mv	a4,a0
 800b152:	8f4d                	or	a4,a4,a1
 800b154:	00e784a3          	sb	a4,9(a5)
 800b158:	0ff6f513          	zext.b	a0,a3
 800b15c:	00a7c703          	lbu	a4,10(a5)
 800b160:	8b01                	andi	a4,a4,0
 800b162:	85ba                	mv	a1,a4
 800b164:	872a                	mv	a4,a0
 800b166:	8f4d                	or	a4,a4,a1
 800b168:	00e78523          	sb	a4,10(a5)
 800b16c:	0086d713          	srli	a4,a3,0x8
 800b170:	0ff77513          	zext.b	a0,a4
 800b174:	00b7c703          	lbu	a4,11(a5)
 800b178:	8b01                	andi	a4,a4,0
 800b17a:	85ba                	mv	a1,a4
 800b17c:	872a                	mv	a4,a0
 800b17e:	8f4d                	or	a4,a4,a1
 800b180:	00e785a3          	sb	a4,11(a5)
 800b184:	0106d713          	srli	a4,a3,0x10
 800b188:	0ff77513          	zext.b	a0,a4
 800b18c:	00c7c703          	lbu	a4,12(a5)
 800b190:	8b01                	andi	a4,a4,0
 800b192:	85ba                	mv	a1,a4
 800b194:	872a                	mv	a4,a0
 800b196:	8f4d                	or	a4,a4,a1
 800b198:	00e78623          	sb	a4,12(a5)
 800b19c:	0186d613          	srli	a2,a3,0x18
 800b1a0:	00d7c703          	lbu	a4,13(a5)
 800b1a4:	8b01                	andi	a4,a4,0
 800b1a6:	86ba                	mv	a3,a4
 800b1a8:	8732                	mv	a4,a2
 800b1aa:	8f55                	or	a4,a4,a3
 800b1ac:	00e786a3          	sb	a4,13(a5)

						ptMsg->msg_ptr     = &range_and_data_info;
 800b1b0:	fdc42783          	lw	a5,-36(s0)
 800b1b4:	08128737          	lui	a4,0x8128
 800b1b8:	3b470713          	addi	a4,a4,948 # 81283b4 <range_and_data_info>
 800b1bc:	0ff77593          	zext.b	a1,a4
 800b1c0:	0057c683          	lbu	a3,5(a5)
 800b1c4:	8a81                	andi	a3,a3,0
 800b1c6:	8636                	mv	a2,a3
 800b1c8:	86ae                	mv	a3,a1
 800b1ca:	8ed1                	or	a3,a3,a2
 800b1cc:	00d782a3          	sb	a3,5(a5)
 800b1d0:	00875693          	srli	a3,a4,0x8
 800b1d4:	0ff6f593          	zext.b	a1,a3
 800b1d8:	0067c683          	lbu	a3,6(a5)
 800b1dc:	8a81                	andi	a3,a3,0
 800b1de:	8636                	mv	a2,a3
 800b1e0:	86ae                	mv	a3,a1
 800b1e2:	8ed1                	or	a3,a3,a2
 800b1e4:	00d78323          	sb	a3,6(a5)
 800b1e8:	01075693          	srli	a3,a4,0x10
 800b1ec:	0ff6f593          	zext.b	a1,a3
 800b1f0:	0077c683          	lbu	a3,7(a5)
 800b1f4:	8a81                	andi	a3,a3,0
 800b1f6:	8636                	mv	a2,a3
 800b1f8:	86ae                	mv	a3,a1
 800b1fa:	8ed1                	or	a3,a3,a2
 800b1fc:	00d783a3          	sb	a3,7(a5)
 800b200:	01875613          	srli	a2,a4,0x18
 800b204:	0087c703          	lbu	a4,8(a5)
 800b208:	8b01                	andi	a4,a4,0
 800b20a:	86ba                	mv	a3,a4
 800b20c:	8732                	mv	a4,a2
 800b20e:	8f55                	or	a4,a4,a3
 800b210:	00e78423          	sb	a4,8(a5)
						xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b214:	081197b7          	lui	a5,0x8119
 800b218:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800b21c:	fdc40593          	addi	a1,s0,-36
 800b220:	4701                	li	a4,0
 800b222:	567d                	li	a2,-1
 800b224:	56fd                	li	a3,-1
 800b226:	853e                	mv	a0,a5
 800b228:	e95f60ef          	jal	ra,80020bc <xQueueGenericSend>
					}
					node.user_data_rx_valid = 0;
 800b22c:	081287b7          	lui	a5,0x8128
 800b230:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b234:	40078b23          	sb	zero,1046(a5)
					if(node.user_data_frm_cnt == 100)
 800b238:	081287b7          	lui	a5,0x8128
 800b23c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b240:	41c7a703          	lw	a4,1052(a5)
 800b244:	06400793          	li	a5,100
 800b248:	00f71e63          	bne	a4,a5,800b264 <start_UWB_TR+0xab0>
					{
						node.user_data_frm_cnt = 0;
 800b24c:	081287b7          	lui	a5,0x8128
 800b250:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b254:	4007ae23          	sw	zero,1052(a5)
						node.user_data_invalid_frm_cnt = 0;
 800b258:	081287b7          	lui	a5,0x8128
 800b25c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b260:	4207a023          	sw	zero,1056(a5)
					}
				}
			}


			if(node.running_group_master_slot_cnt > 60) //
 800b264:	081287b7          	lui	a5,0x8128
 800b268:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b26c:	0127d703          	lhu	a4,18(a5)
 800b270:	03c00793          	li	a5,60
 800b274:	00e7f963          	bgeu	a5,a4,800b286 <start_UWB_TR+0xad2>
			{
				node.state = NODE_STATE_CONFIRM;
 800b278:	081287b7          	lui	a5,0x8128
 800b27c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b280:	4709                	li	a4,2
 800b282:	00e78423          	sb	a4,8(a5)
			}

			///////////////////////////////////////
			///  0
			if(node.arr_adjust_flag == 4)
 800b286:	081287b7          	lui	a5,0x8128
 800b28a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b28e:	4407a703          	lw	a4,1088(a5)
 800b292:	4791                	li	a5,4
 800b294:	02f71d63          	bne	a4,a5,800b2ce <start_UWB_TR+0xb1a>
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1 + node.arr_adjust - 2);
 800b298:	081197b7          	lui	a5,0x8119
 800b29c:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800b2a0:	fff78713          	addi	a4,a5,-1
 800b2a4:	081287b7          	lui	a5,0x8128
 800b2a8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b2ac:	4387a783          	lw	a5,1080(a5)
 800b2b0:	97ba                	add	a5,a5,a4
 800b2b2:	17f9                	addi	a5,a5,-2
 800b2b4:	85be                	mv	a1,a5
 800b2b6:	18007537          	lui	a0,0x18007
 800b2ba:	cfefa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 5;
 800b2be:	081287b7          	lui	a5,0x8128
 800b2c2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b2c6:	4715                	li	a4,5
 800b2c8:	44e7a023          	sw	a4,1088(a5)
			}
			else
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
			}
			break;
 800b2cc:	a829                	j	800b2e6 <start_UWB_TR+0xb32>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800b2ce:	081197b7          	lui	a5,0x8119
 800b2d2:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 800b2d6:	17fd                	addi	a5,a5,-1
 800b2d8:	85be                	mv	a1,a5
 800b2da:	18007537          	lui	a0,0x18007
 800b2de:	cdafa0ef          	jal	ra,80057b8 <Basic_Timer_AutoReloadValueConfig>
			break;
 800b2e2:	a011                	j	800b2e6 <start_UWB_TR+0xb32>
			break;
 800b2e4:	0001                	nop
		default	: ;
	}

	if(node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].subfrm_type != IDLE_FRAME)
 800b2e6:	081287b7          	lui	a5,0x8128
 800b2ea:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b2ee:	43dc                	lw	a5,4(a5)
 800b2f0:	43d8                	lw	a4,4(a5)
 800b2f2:	081287b7          	lui	a5,0x8128
 800b2f6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b2fa:	00a7c783          	lbu	a5,10(a5)
 800b2fe:	86be                	mv	a3,a5
 800b300:	478d                	li	a5,3
 800b302:	02f687b3          	mul	a5,a3,a5
 800b306:	97ba                	add	a5,a5,a4
 800b308:	0027c703          	lbu	a4,2(a5)
 800b30c:	4791                	li	a5,4
 800b30e:	04f70d63          	beq	a4,a5,800b368 <start_UWB_TR+0xbb4>
	{
		if(node.curr_slot_idx==2 || node.curr_slot_idx==3)
 800b312:	081287b7          	lui	a5,0x8128
 800b316:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b31a:	0097c703          	lbu	a4,9(a5)
 800b31e:	4789                	li	a5,2
 800b320:	00f70b63          	beq	a4,a5,800b336 <start_UWB_TR+0xb82>
 800b324:	081287b7          	lui	a5,0x8128
 800b328:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b32c:	0097c703          	lbu	a4,9(a5)
 800b330:	478d                	li	a5,3
 800b332:	00f71763          	bne	a4,a5,800b340 <start_UWB_TR+0xb8c>
		{
			rx_flag=0;
 800b336:	081197b7          	lui	a5,0x8119
 800b33a:	060785a3          	sb	zero,107(a5) # 811906b <rx_flag>
 800b33e:	a80d                	j	800b370 <start_UWB_TR+0xbbc>
		}
		else if(node.curr_slot_idx != node.dev_id)
 800b340:	081287b7          	lui	a5,0x8128
 800b344:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b348:	0097c703          	lbu	a4,9(a5)
 800b34c:	081287b7          	lui	a5,0x8128
 800b350:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b354:	0007c783          	lbu	a5,0(a5)
 800b358:	00f70c63          	beq	a4,a5,800b370 <start_UWB_TR+0xbbc>
		{
			rx_flag=1;
 800b35c:	081197b7          	lui	a5,0x8119
 800b360:	4705                	li	a4,1
 800b362:	06e785a3          	sb	a4,107(a5) # 811906b <rx_flag>
 800b366:	a029                	j	800b370 <start_UWB_TR+0xbbc>
		}
	}
	else
	{
		rx_flag=0;
 800b368:	081197b7          	lui	a5,0x8119
 800b36c:	060785a3          	sb	zero,107(a5) # 811906b <rx_flag>
	}



	// slot_id
	node.curr_slot_idx++;
 800b370:	081287b7          	lui	a5,0x8128
 800b374:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b378:	0097c783          	lbu	a5,9(a5)
 800b37c:	0785                	addi	a5,a5,1
 800b37e:	0ff7f713          	zext.b	a4,a5
 800b382:	081287b7          	lui	a5,0x8128
 800b386:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b38a:	00e784a3          	sb	a4,9(a5)
	if (node.curr_slot_idx == node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].total_slot_num) {
 800b38e:	081287b7          	lui	a5,0x8128
 800b392:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b396:	0097c703          	lbu	a4,9(a5)
 800b39a:	081287b7          	lui	a5,0x8128
 800b39e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3a2:	43dc                	lw	a5,4(a5)
 800b3a4:	43d4                	lw	a3,4(a5)
 800b3a6:	081287b7          	lui	a5,0x8128
 800b3aa:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3ae:	00a7c783          	lbu	a5,10(a5)
 800b3b2:	863e                	mv	a2,a5
 800b3b4:	478d                	li	a5,3
 800b3b6:	02f607b3          	mul	a5,a2,a5
 800b3ba:	97b6                	add	a5,a5,a3
 800b3bc:	0007c783          	lbu	a5,0(a5)
 800b3c0:	0cf71d63          	bne	a4,a5,800b49a <start_UWB_TR+0xce6>
		node.curr_slot_idx = 0;
 800b3c4:	081287b7          	lui	a5,0x8128
 800b3c8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3cc:	000784a3          	sb	zero,9(a5)
		node.curr_subfrm_idx++;
 800b3d0:	081287b7          	lui	a5,0x8128
 800b3d4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3d8:	00a7c783          	lbu	a5,10(a5)
 800b3dc:	0785                	addi	a5,a5,1
 800b3de:	0ff7f713          	zext.b	a4,a5
 800b3e2:	081287b7          	lui	a5,0x8128
 800b3e6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3ea:	00e78523          	sb	a4,10(a5)
		if (node.curr_subfrm_idx == node.p_supfrm_desc->total_subfrm_num) {
 800b3ee:	081287b7          	lui	a5,0x8128
 800b3f2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b3f6:	00a7c703          	lbu	a4,10(a5)
 800b3fa:	081287b7          	lui	a5,0x8128
 800b3fe:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b402:	43dc                	lw	a5,4(a5)
 800b404:	0017c783          	lbu	a5,1(a5)
 800b408:	08f71963          	bne	a4,a5,800b49a <start_UWB_TR+0xce6>
			node.curr_subfrm_idx = 0;
 800b40c:	081287b7          	lui	a5,0x8128
 800b410:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b414:	00078523          	sb	zero,10(a5)
			node.curr_frm_idx++;
 800b418:	081287b7          	lui	a5,0x8128
 800b41c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b420:	00b7c783          	lbu	a5,11(a5)
 800b424:	0785                	addi	a5,a5,1
 800b426:	0ff7f713          	zext.b	a4,a5
 800b42a:	081287b7          	lui	a5,0x8128
 800b42e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b432:	00e785a3          	sb	a4,11(a5)
			node.curr_user_data_frm_idx++;
 800b436:	081287b7          	lui	a5,0x8128
 800b43a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b43e:	00c7c783          	lbu	a5,12(a5)
 800b442:	0785                	addi	a5,a5,1
 800b444:	0ff7f713          	zext.b	a4,a5
 800b448:	081287b7          	lui	a5,0x8128
 800b44c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b450:	00e78623          	sb	a4,12(a5)
			node.user_data_cnt++;
 800b454:	081287b7          	lui	a5,0x8128
 800b458:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b45c:	4187a783          	lw	a5,1048(a5)
 800b460:	00178713          	addi	a4,a5,1
 800b464:	081287b7          	lui	a5,0x8128
 800b468:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b46c:	40e7ac23          	sw	a4,1048(a5)
			if (node.curr_frm_idx == node.p_supfrm_desc->total_frm_num) {
 800b470:	081287b7          	lui	a5,0x8128
 800b474:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b478:	00b7c703          	lbu	a4,11(a5)
 800b47c:	081287b7          	lui	a5,0x8128
 800b480:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b484:	43dc                	lw	a5,4(a5)
 800b486:	0007c783          	lbu	a5,0(a5)
 800b48a:	00f71863          	bne	a4,a5,800b49a <start_UWB_TR+0xce6>
				node.curr_frm_idx = 0;
 800b48e:	081287b7          	lui	a5,0x8128
 800b492:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b496:	000785a3          	sb	zero,11(a5)
			}
		}
	}

	if(txPoint_buff > 0 )
 800b49a:	fec42783          	lw	a5,-20(s0)
 800b49e:	cba9                	beqz	a5,800b4f0 <start_UWB_TR+0xd3c>
	{
		ptMsg->msg_length  = txPoint_buff;
 800b4a0:	fe042783          	lw	a5,-32(s0)
 800b4a4:	fec42703          	lw	a4,-20(s0)
 800b4a8:	08074733          	zext.h	a4,a4
 800b4ac:	0ff77593          	zext.b	a1,a4
 800b4b0:	0037c683          	lbu	a3,3(a5)
 800b4b4:	8a81                	andi	a3,a3,0
 800b4b6:	8636                	mv	a2,a3
 800b4b8:	86ae                	mv	a3,a1
 800b4ba:	8ed1                	or	a3,a3,a2
 800b4bc:	00d781a3          	sb	a3,3(a5)
 800b4c0:	8321                	srli	a4,a4,0x8
 800b4c2:	08074633          	zext.h	a2,a4
 800b4c6:	0047c703          	lbu	a4,4(a5)
 800b4ca:	8b01                	andi	a4,a4,0
 800b4cc:	86ba                	mv	a3,a4
 800b4ce:	8732                	mv	a4,a2
 800b4d0:	8f55                	or	a4,a4,a3
 800b4d2:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b4d6:	081197b7          	lui	a5,0x8119
 800b4da:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800b4de:	fe040593          	addi	a1,s0,-32
 800b4e2:	4701                	li	a4,0
 800b4e4:	567d                	li	a2,-1
 800b4e6:	56fd                	li	a3,-1
 800b4e8:	853e                	mv	a0,a5
 800b4ea:	bd3f60ef          	jal	ra,80020bc <xQueueGenericSend>
	else
	{
		vPortFree(ptMsg);
	}

}
 800b4ee:	a031                	j	800b4fa <start_UWB_TR+0xd46>
		vPortFree(ptMsg);
 800b4f0:	fe042783          	lw	a5,-32(s0)
 800b4f4:	853e                	mv	a0,a5
 800b4f6:	dc2f60ef          	jal	ra,8001ab8 <vPortFree>
}
 800b4fa:	0001                	nop
 800b4fc:	50b2                	lw	ra,44(sp)
 800b4fe:	5422                	lw	s0,40(sp)
 800b500:	6145                	addi	sp,sp,48
 800b502:	8082                	ret

0800b504 <processUwbTx>:


void processUwbTx()
{
 800b504:	1101                	addi	sp,sp,-32
 800b506:	ce06                	sw	ra,28(sp)
 800b508:	cc22                	sw	s0,24(sp)
 800b50a:	1000                	addi	s0,sp,32
	tx_complete = 0;
 800b50c:	081197b7          	lui	a5,0x8119
 800b510:	04078a23          	sb	zero,84(a5) # 8119054 <tx_complete>

	RF_TX_POWER_DOWN;
 800b514:	4685                	li	a3,1
 800b516:	4605                	li	a2,1
 800b518:	4599                	li	a1,6
 800b51a:	00fe0537          	lui	a0,0xfe0
 800b51e:	199030ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	PA_LNA_DISABLE;         //PALNA
 800b522:	0e500693          	li	a3,229
 800b526:	4621                	li	a2,8
 800b528:	45c1                	li	a1,16
 800b52a:	00fe0537          	lui	a0,0xfe0
 800b52e:	189030ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	clean_thmts_bb_tx();
 800b532:	282040ef          	jal	ra,800f7b4 <clean_thmts_bb_tx>

	BB_TX_MODULE_POWER_DOWN;
 800b536:	56fd                	li	a3,-1
 800b538:	02000613          	li	a2,32
 800b53c:	4581                	li	a1,0
 800b53e:	01fb07b7          	lui	a5,0x1fb0
 800b542:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800b546:	171030ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	//
	node.uwb_tx_busy = 0;
 800b54a:	081287b7          	lui	a5,0x8128
 800b54e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b552:	42078223          	sb	zero,1060(a5)

	switch (node.curr_subfrm_idx)
 800b556:	081287b7          	lui	a5,0x8128
 800b55a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b55e:	00a7c783          	lbu	a5,10(a5)
 800b562:	4709                	li	a4,2
 800b564:	10e78663          	beq	a5,a4,800b670 <processUwbTx+0x16c>
 800b568:	4709                	li	a4,2
 800b56a:	18f74163          	blt	a4,a5,800b6ec <processUwbTx+0x1e8>
 800b56e:	c789                	beqz	a5,800b578 <processUwbTx+0x74>
 800b570:	4705                	li	a4,1
 800b572:	08e78163          	beq	a5,a4,800b5f4 <processUwbTx+0xf0>
		{
			node.trx_stamps_subfrm2_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
			break;
		}
		default:
			break;
 800b576:	aa9d                	j	800b6ec <processUwbTx+0x1e8>
			node.trx_stamps_subfrm0_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b578:	081287b7          	lui	a5,0x8128
 800b57c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b580:	0007c783          	lbu	a5,0(a5)
 800b584:	883e                	mv	a6,a5
 800b586:	081287b7          	lui	a5,0x8128
 800b58a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b58e:	0007c783          	lbu	a5,0(a5)
 800b592:	853e                	mv	a0,a5
 800b594:	081277b7          	lui	a5,0x8127
 800b598:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800b59c:	0047c703          	lbu	a4,4(a5)
 800b5a0:	0057c583          	lbu	a1,5(a5)
 800b5a4:	05a2                	slli	a1,a1,0x8
 800b5a6:	8f4d                	or	a4,a4,a1
 800b5a8:	0067c583          	lbu	a1,6(a5)
 800b5ac:	05c2                	slli	a1,a1,0x10
 800b5ae:	8f4d                	or	a4,a4,a1
 800b5b0:	0077c583          	lbu	a1,7(a5)
 800b5b4:	05e2                	slli	a1,a1,0x18
 800b5b6:	8f4d                	or	a4,a4,a1
 800b5b8:	863a                	mv	a2,a4
 800b5ba:	0087c703          	lbu	a4,8(a5)
 800b5be:	0097c583          	lbu	a1,9(a5)
 800b5c2:	05a2                	slli	a1,a1,0x8
 800b5c4:	8f4d                	or	a4,a4,a1
 800b5c6:	00a7c583          	lbu	a1,10(a5)
 800b5ca:	05c2                	slli	a1,a1,0x10
 800b5cc:	8f4d                	or	a4,a4,a1
 800b5ce:	00b7c783          	lbu	a5,11(a5)
 800b5d2:	07e2                	slli	a5,a5,0x18
 800b5d4:	8fd9                	or	a5,a5,a4
 800b5d6:	86be                	mv	a3,a5
 800b5d8:	081287b7          	lui	a5,0x8128
 800b5dc:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800b5e0:	00181793          	slli	a5,a6,0x1
 800b5e4:	97aa                	add	a5,a5,a0
 800b5e6:	08878793          	addi	a5,a5,136
 800b5ea:	078e                	slli	a5,a5,0x3
 800b5ec:	97ba                	add	a5,a5,a4
 800b5ee:	c790                	sw	a2,8(a5)
 800b5f0:	c7d4                	sw	a3,12(a5)
			break;
 800b5f2:	a8f5                	j	800b6ee <processUwbTx+0x1ea>
			node.trx_stamps_subfrm1_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b5f4:	081287b7          	lui	a5,0x8128
 800b5f8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b5fc:	0007c783          	lbu	a5,0(a5)
 800b600:	883e                	mv	a6,a5
 800b602:	081287b7          	lui	a5,0x8128
 800b606:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b60a:	0007c783          	lbu	a5,0(a5)
 800b60e:	853e                	mv	a0,a5
 800b610:	081277b7          	lui	a5,0x8127
 800b614:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800b618:	0047c703          	lbu	a4,4(a5)
 800b61c:	0057c583          	lbu	a1,5(a5)
 800b620:	05a2                	slli	a1,a1,0x8
 800b622:	8f4d                	or	a4,a4,a1
 800b624:	0067c583          	lbu	a1,6(a5)
 800b628:	05c2                	slli	a1,a1,0x10
 800b62a:	8f4d                	or	a4,a4,a1
 800b62c:	0077c583          	lbu	a1,7(a5)
 800b630:	05e2                	slli	a1,a1,0x18
 800b632:	8f4d                	or	a4,a4,a1
 800b634:	863a                	mv	a2,a4
 800b636:	0087c703          	lbu	a4,8(a5)
 800b63a:	0097c583          	lbu	a1,9(a5)
 800b63e:	05a2                	slli	a1,a1,0x8
 800b640:	8f4d                	or	a4,a4,a1
 800b642:	00a7c583          	lbu	a1,10(a5)
 800b646:	05c2                	slli	a1,a1,0x10
 800b648:	8f4d                	or	a4,a4,a1
 800b64a:	00b7c783          	lbu	a5,11(a5)
 800b64e:	07e2                	slli	a5,a5,0x18
 800b650:	8fd9                	or	a5,a5,a4
 800b652:	86be                	mv	a3,a5
 800b654:	081287b7          	lui	a5,0x8128
 800b658:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800b65c:	00181793          	slli	a5,a6,0x1
 800b660:	97aa                	add	a5,a5,a0
 800b662:	08c78793          	addi	a5,a5,140
 800b666:	078e                	slli	a5,a5,0x3
 800b668:	97ba                	add	a5,a5,a4
 800b66a:	c790                	sw	a2,8(a5)
 800b66c:	c7d4                	sw	a3,12(a5)
			break;
 800b66e:	a041                	j	800b6ee <processUwbTx+0x1ea>
			node.trx_stamps_subfrm2_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b670:	081287b7          	lui	a5,0x8128
 800b674:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b678:	0007c783          	lbu	a5,0(a5)
 800b67c:	883e                	mv	a6,a5
 800b67e:	081287b7          	lui	a5,0x8128
 800b682:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b686:	0007c783          	lbu	a5,0(a5)
 800b68a:	853e                	mv	a0,a5
 800b68c:	081277b7          	lui	a5,0x8127
 800b690:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800b694:	0047c703          	lbu	a4,4(a5)
 800b698:	0057c583          	lbu	a1,5(a5)
 800b69c:	05a2                	slli	a1,a1,0x8
 800b69e:	8f4d                	or	a4,a4,a1
 800b6a0:	0067c583          	lbu	a1,6(a5)
 800b6a4:	05c2                	slli	a1,a1,0x10
 800b6a6:	8f4d                	or	a4,a4,a1
 800b6a8:	0077c583          	lbu	a1,7(a5)
 800b6ac:	05e2                	slli	a1,a1,0x18
 800b6ae:	8f4d                	or	a4,a4,a1
 800b6b0:	863a                	mv	a2,a4
 800b6b2:	0087c703          	lbu	a4,8(a5)
 800b6b6:	0097c583          	lbu	a1,9(a5)
 800b6ba:	05a2                	slli	a1,a1,0x8
 800b6bc:	8f4d                	or	a4,a4,a1
 800b6be:	00a7c583          	lbu	a1,10(a5)
 800b6c2:	05c2                	slli	a1,a1,0x10
 800b6c4:	8f4d                	or	a4,a4,a1
 800b6c6:	00b7c783          	lbu	a5,11(a5)
 800b6ca:	07e2                	slli	a5,a5,0x18
 800b6cc:	8fd9                	or	a5,a5,a4
 800b6ce:	86be                	mv	a3,a5
 800b6d0:	081287b7          	lui	a5,0x8128
 800b6d4:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800b6d8:	00181793          	slli	a5,a6,0x1
 800b6dc:	97aa                	add	a5,a5,a0
 800b6de:	09078793          	addi	a5,a5,144
 800b6e2:	078e                	slli	a5,a5,0x3
 800b6e4:	97ba                	add	a5,a5,a4
 800b6e6:	c790                	sw	a2,8(a5)
 800b6e8:	c7d4                	sw	a3,12(a5)
			break;
 800b6ea:	a011                	j	800b6ee <processUwbTx+0x1ea>
			break;
 800b6ec:	0001                	nop
	}

	if(node.curr_subfrm_idx == 1)
 800b6ee:	081287b7          	lui	a5,0x8128
 800b6f2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b6f6:	00a7c703          	lbu	a4,10(a5)
 800b6fa:	4785                	li	a5,1
 800b6fc:	04f71a63          	bne	a4,a5,800b750 <processUwbTx+0x24c>
	{
		resp_tx_stamp_t = thmts_tx_frame.head.tx_stamp;
 800b700:	081277b7          	lui	a5,0x8127
 800b704:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800b708:	0047c703          	lbu	a4,4(a5)
 800b70c:	0057c583          	lbu	a1,5(a5)
 800b710:	05a2                	slli	a1,a1,0x8
 800b712:	8f4d                	or	a4,a4,a1
 800b714:	0067c583          	lbu	a1,6(a5)
 800b718:	05c2                	slli	a1,a1,0x10
 800b71a:	8f4d                	or	a4,a4,a1
 800b71c:	0077c583          	lbu	a1,7(a5)
 800b720:	05e2                	slli	a1,a1,0x18
 800b722:	8f4d                	or	a4,a4,a1
 800b724:	863a                	mv	a2,a4
 800b726:	0087c703          	lbu	a4,8(a5)
 800b72a:	0097c583          	lbu	a1,9(a5)
 800b72e:	05a2                	slli	a1,a1,0x8
 800b730:	8f4d                	or	a4,a4,a1
 800b732:	00a7c583          	lbu	a1,10(a5)
 800b736:	05c2                	slli	a1,a1,0x10
 800b738:	8f4d                	or	a4,a4,a1
 800b73a:	00b7c783          	lbu	a5,11(a5)
 800b73e:	07e2                	slli	a5,a5,0x18
 800b740:	8fd9                	or	a5,a5,a4
 800b742:	86be                	mv	a3,a5
 800b744:	081197b7          	lui	a5,0x8119
 800b748:	08c7a823          	sw	a2,144(a5) # 8119090 <resp_tx_stamp_t>
 800b74c:	08d7aa23          	sw	a3,148(a5)
	}
	memset(&thmts_tx_frame,0,sizeof(thmts_tx_frame));
 800b750:	22200613          	li	a2,546
 800b754:	4581                	li	a1,0
 800b756:	081277b7          	lui	a5,0x8127
 800b75a:	26478513          	addi	a0,a5,612 # 8127264 <thmts_tx_frame>
 800b75e:	2ef0a0ef          	jal	ra,801624c <memset>
	if(node.curr_subfrm_idx == 2)
 800b762:	081287b7          	lui	a5,0x8128
 800b766:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b76a:	00a7c703          	lbu	a4,10(a5)
 800b76e:	4789                	li	a5,2
 800b770:	04f71d63          	bne	a4,a5,800b7ca <processUwbTx+0x2c6>
	{
		for(int i = 0; i < USER_DATA_LENGTH; i++) {
 800b774:	fe042623          	sw	zero,-20(s0)
 800b778:	a099                	j	800b7be <processUwbTx+0x2ba>
			node.user_data[i] = USER_DATA_LENGTH*node.user_data_cnt + i;
 800b77a:	081287b7          	lui	a5,0x8128
 800b77e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b782:	4187a783          	lw	a5,1048(a5)
 800b786:	0807c7b3          	zext.h	a5,a5
 800b78a:	07a2                	slli	a5,a5,0x8
 800b78c:	0807c733          	zext.h	a4,a5
 800b790:	fec42783          	lw	a5,-20(s0)
 800b794:	0807c7b3          	zext.h	a5,a5
 800b798:	97ba                	add	a5,a5,a4
 800b79a:	0807c733          	zext.h	a4,a5
 800b79e:	081287b7          	lui	a5,0x8128
 800b7a2:	9d078693          	addi	a3,a5,-1584 # 81279d0 <node>
 800b7a6:	fec42783          	lw	a5,-20(s0)
 800b7aa:	07a1                	addi	a5,a5,8
 800b7ac:	0786                	slli	a5,a5,0x1
 800b7ae:	97b6                	add	a5,a5,a3
 800b7b0:	00e79323          	sh	a4,6(a5)
		for(int i = 0; i < USER_DATA_LENGTH; i++) {
 800b7b4:	fec42783          	lw	a5,-20(s0)
 800b7b8:	0785                	addi	a5,a5,1
 800b7ba:	fef42623          	sw	a5,-20(s0)
 800b7be:	fec42703          	lw	a4,-20(s0)
 800b7c2:	0ff00793          	li	a5,255
 800b7c6:	fae7dae3          	bge	a5,a4,800b77a <processUwbTx+0x276>
		}
	}
	memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH*sizeof(node.user_data[0]));
 800b7ca:	20000613          	li	a2,512
 800b7ce:	081287b7          	lui	a5,0x8128
 800b7d2:	9e678593          	addi	a1,a5,-1562 # 81279e6 <node+0x16>
 800b7d6:	081277b7          	lui	a5,0x8127
 800b7da:	28278513          	addi	a0,a5,642 # 8127282 <thmts_tx_frame+0x1e>
 800b7de:	1930a0ef          	jal	ra,8016170 <memcpy>




	if (SWITCH_THMTS_TX_SLOT_INFO_T)
 800b7e2:	081197b7          	lui	a5,0x8119
 800b7e6:	0c87c783          	lbu	a5,200(a5) # 81190c8 <SWITCH_THMTS_TX_SLOT_INFO_T>
 800b7ea:	c7e9                	beqz	a5,800b8b4 <processUwbTx+0x3b0>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800b7ec:	4525                	li	a0,9
 800b7ee:	8a0f60ef          	jal	ra,800188e <pvPortMalloc>
 800b7f2:	87aa                	mv	a5,a0
 800b7f4:	fef42423          	sw	a5,-24(s0)
		ptMsg->msg_id      = 1;
 800b7f8:	fe842783          	lw	a5,-24(s0)
 800b7fc:	4705                	li	a4,1
 800b7fe:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_TX_SLOT_INFO_T;   // SLOT info
 800b802:	fe842783          	lw	a5,-24(s0)
 800b806:	f9100713          	li	a4,-111
 800b80a:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800b80e:	fe842783          	lw	a5,-24(s0)
 800b812:	4705                	li	a4,1
 800b814:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_length  = sizeof(thmts_tx_slot_info_t);
 800b818:	fe842783          	lw	a5,-24(s0)
 800b81c:	0037c703          	lbu	a4,3(a5)
 800b820:	8b01                	andi	a4,a4,0
 800b822:	02c76713          	ori	a4,a4,44
 800b826:	00e781a3          	sb	a4,3(a5)
 800b82a:	0047c703          	lbu	a4,4(a5)
 800b82e:	8b01                	andi	a4,a4,0
 800b830:	00276713          	ori	a4,a4,2
 800b834:	00e78223          	sb	a4,4(a5)

		ptMsg->msg_ptr     = &TX_slot_info;
 800b838:	fe842783          	lw	a5,-24(s0)
 800b83c:	08128737          	lui	a4,0x8128
 800b840:	18870713          	addi	a4,a4,392 # 8128188 <TX_slot_info>
 800b844:	0ff77593          	zext.b	a1,a4
 800b848:	0057c683          	lbu	a3,5(a5)
 800b84c:	8a81                	andi	a3,a3,0
 800b84e:	8636                	mv	a2,a3
 800b850:	86ae                	mv	a3,a1
 800b852:	8ed1                	or	a3,a3,a2
 800b854:	00d782a3          	sb	a3,5(a5)
 800b858:	00875693          	srli	a3,a4,0x8
 800b85c:	0ff6f593          	zext.b	a1,a3
 800b860:	0067c683          	lbu	a3,6(a5)
 800b864:	8a81                	andi	a3,a3,0
 800b866:	8636                	mv	a2,a3
 800b868:	86ae                	mv	a3,a1
 800b86a:	8ed1                	or	a3,a3,a2
 800b86c:	00d78323          	sb	a3,6(a5)
 800b870:	01075693          	srli	a3,a4,0x10
 800b874:	0ff6f593          	zext.b	a1,a3
 800b878:	0077c683          	lbu	a3,7(a5)
 800b87c:	8a81                	andi	a3,a3,0
 800b87e:	8636                	mv	a2,a3
 800b880:	86ae                	mv	a3,a1
 800b882:	8ed1                	or	a3,a3,a2
 800b884:	00d783a3          	sb	a3,7(a5)
 800b888:	01875613          	srli	a2,a4,0x18
 800b88c:	0087c703          	lbu	a4,8(a5)
 800b890:	8b01                	andi	a4,a4,0
 800b892:	86ba                	mv	a3,a4
 800b894:	8732                	mv	a4,a2
 800b896:	8f55                	or	a4,a4,a3
 800b898:	00e78423          	sb	a4,8(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b89c:	081197b7          	lui	a5,0x8119
 800b8a0:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800b8a4:	fe840593          	addi	a1,s0,-24
 800b8a8:	4701                	li	a4,0
 800b8aa:	567d                	li	a2,-1
 800b8ac:	56fd                	li	a3,-1
 800b8ae:	853e                	mv	a0,a5
 800b8b0:	80df60ef          	jal	ra,80020bc <xQueueGenericSend>
	}
}
 800b8b4:	0001                	nop
 800b8b6:	40f2                	lw	ra,28(sp)
 800b8b8:	4462                	lw	s0,24(sp)
 800b8ba:	6105                	addi	sp,sp,32
 800b8bc:	8082                	ret

0800b8be <processUwbRx>:




void processUwbRx()
{
 800b8be:	d2010113          	addi	sp,sp,-736
 800b8c2:	2c112e23          	sw	ra,732(sp)
 800b8c6:	2c812c23          	sw	s0,728(sp)
 800b8ca:	2d212a23          	sw	s2,724(sp)
 800b8ce:	2d312823          	sw	s3,720(sp)
 800b8d2:	2d412623          	sw	s4,716(sp)
 800b8d6:	2d512423          	sw	s5,712(sp)
 800b8da:	1580                	addi	s0,sp,736
	uint32_t txPoint_buff = 0;
 800b8dc:	fc042c23          	sw	zero,-40(s0)
	uint32_t PHR_info_RX = 0;
 800b8e0:	fc042a23          	sw	zero,-44(s0)
	// 

	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800b8e4:	4525                	li	a0,9
 800b8e6:	fa9f50ef          	jal	ra,800188e <pvPortMalloc>
 800b8ea:	87aa                	mv	a5,a0
 800b8ec:	faf42023          	sw	a5,-96(s0)
	ptMsg->msg_id      = 1;
 800b8f0:	fa042783          	lw	a5,-96(s0)
 800b8f4:	4705                	li	a4,1
 800b8f6:	00e78123          	sb	a4,2(a5)
	ptMsg->msg_type    = 0x41;
 800b8fa:	fa042783          	lw	a5,-96(s0)
 800b8fe:	04100713          	li	a4,65
 800b902:	00e78023          	sb	a4,0(a5)
	ptMsg->msg_status  = 1;
 800b906:	fa042783          	lw	a5,-96(s0)
 800b90a:	4705                	li	a4,1
 800b90c:	00e780a3          	sb	a4,1(a5)
	ptMsg->msg_ptr     = debug_ranging_buf;
 800b910:	fa042783          	lw	a5,-96(s0)
 800b914:	08123737          	lui	a4,0x8123
 800b918:	2bc70713          	addi	a4,a4,700 # 81232bc <debug_ranging_buf>
 800b91c:	0ff77593          	zext.b	a1,a4
 800b920:	0057c683          	lbu	a3,5(a5)
 800b924:	8a81                	andi	a3,a3,0
 800b926:	8636                	mv	a2,a3
 800b928:	86ae                	mv	a3,a1
 800b92a:	8ed1                	or	a3,a3,a2
 800b92c:	00d782a3          	sb	a3,5(a5)
 800b930:	00875693          	srli	a3,a4,0x8
 800b934:	0ff6f593          	zext.b	a1,a3
 800b938:	0067c683          	lbu	a3,6(a5)
 800b93c:	8a81                	andi	a3,a3,0
 800b93e:	8636                	mv	a2,a3
 800b940:	86ae                	mv	a3,a1
 800b942:	8ed1                	or	a3,a3,a2
 800b944:	00d78323          	sb	a3,6(a5)
 800b948:	01075693          	srli	a3,a4,0x10
 800b94c:	0ff6f593          	zext.b	a1,a3
 800b950:	0077c683          	lbu	a3,7(a5)
 800b954:	8a81                	andi	a3,a3,0
 800b956:	8636                	mv	a2,a3
 800b958:	86ae                	mv	a3,a1
 800b95a:	8ed1                	or	a3,a3,a2
 800b95c:	00d783a3          	sb	a3,7(a5)
 800b960:	01875613          	srli	a2,a4,0x18
 800b964:	0087c703          	lbu	a4,8(a5)
 800b968:	8b01                	andi	a4,a4,0
 800b96a:	86ba                	mv	a3,a4
 800b96c:	8732                	mv	a4,a2
 800b96e:	8f55                	or	a4,a4,a3
 800b970:	00e78423          	sb	a4,8(a5)

	rx_complete = 0;
 800b974:	081197b7          	lui	a5,0x8119
 800b978:	04078aa3          	sb	zero,85(a5) # 8119055 <rx_complete>

	clean_thmts_bb_rx();
 800b97c:	79d030ef          	jal	ra,800f918 <clean_thmts_bb_rx>



	config_thmts_bb_rx_sw_lna_off(4);
 800b980:	4511                	li	a0,4
 800b982:	6c8040ef          	jal	ra,801004a <config_thmts_bb_rx_sw_lna_off>
	node.uwb_rx_busy = 0;
 800b986:	081287b7          	lui	a5,0x8128
 800b98a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800b98e:	420782a3          	sb	zero,1061(a5)

	// 
	thmts_get_rx_content(0x00);
 800b992:	4501                	li	a0,0
 800b994:	426040ef          	jal	ra,800fdba <thmts_get_rx_content>

	BB_RX_MODULE_POWER_DOWN;
 800b998:	800007b7          	lui	a5,0x80000
 800b99c:	fff7c693          	not	a3,a5
 800b9a0:	4675                	li	a2,29
 800b9a2:	4589                	li	a1,2
 800b9a4:	00fb07b7          	lui	a5,0xfb0
 800b9a8:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800b9ac:	50a030ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	adjust_tick_cnt++;
 800b9b0:	081197b7          	lui	a5,0x8119
 800b9b4:	0667d783          	lhu	a5,102(a5) # 8119066 <adjust_tick_cnt>
 800b9b8:	0785                	addi	a5,a5,1
 800b9ba:	0807c733          	zext.h	a4,a5
 800b9be:	081197b7          	lui	a5,0x8119
 800b9c2:	06e79323          	sh	a4,102(a5) # 8119066 <adjust_tick_cnt>



	if(thmts_rx_content.CRC_OK == 1)
 800b9c6:	081277b7          	lui	a5,0x8127
 800b9ca:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800b9ce:	0407c703          	lbu	a4,64(a5)
 800b9d2:	0417c683          	lbu	a3,65(a5)
 800b9d6:	06a2                	slli	a3,a3,0x8
 800b9d8:	8f55                	or	a4,a4,a3
 800b9da:	0427c683          	lbu	a3,66(a5)
 800b9de:	06c2                	slli	a3,a3,0x10
 800b9e0:	8f55                	or	a4,a4,a3
 800b9e2:	0437c783          	lbu	a5,67(a5)
 800b9e6:	07e2                	slli	a5,a5,0x18
 800b9e8:	8fd9                	or	a5,a5,a4
 800b9ea:	873e                	mv	a4,a5
 800b9ec:	4785                	li	a5,1
 800b9ee:	00f70463          	beq	a4,a5,800b9f6 <processUwbRx+0x138>
 800b9f2:	3e80106f          	j	800cdda <processUwbRx+0x151c>
	{


		uint32_t CRC_BB = read_thmts_bb_reg(0x02fd0024);
 800b9f6:	02fd07b7          	lui	a5,0x2fd0
 800b9fa:	02478513          	addi	a0,a5,36 # 2fd0024 <__HEAP_SIZE+0x2fcf824>
 800b9fe:	49a030ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800ba02:	fca42423          	sw	a0,-56(s0)
		uint16_t CRC_BB_HIGH16 = (uint16_t)(CRC_BB >> 16);
 800ba06:	fc842783          	lw	a5,-56(s0)
 800ba0a:	83c1                	srli	a5,a5,0x10
 800ba0c:	fcf41323          	sh	a5,-58(s0)
		uint16_t CRC_BB_LOW16  = (uint16_t)(CRC_BB & 0xFFFF);
 800ba10:	fc842783          	lw	a5,-56(s0)
 800ba14:	fcf41223          	sh	a5,-60(s0)

		uint32_t CRC_RX = 0;
 800ba18:	f8042e23          	sw	zero,-100(s0)
		memcpy(&CRC_RX , (uint32_t *)(0x10132000 + 5 + sizeof(thmts_ranging_packet_t) - 4) , 2);
 800ba1c:	f9c40713          	addi	a4,s0,-100
 800ba20:	4609                	li	a2,2
 800ba22:	101327b7          	lui	a5,0x10132
 800ba26:	22378593          	addi	a1,a5,547 # 10132223 <_sp+0x7ff2223>
 800ba2a:	853a                	mv	a0,a4
 800ba2c:	7440a0ef          	jal	ra,8016170 <memcpy>


		if(thmts_rx_frame.head.slot_id == 0)
 800ba30:	081277b7          	lui	a5,0x8127
 800ba34:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ba38:	0007c783          	lbu	a5,0(a5)
 800ba3c:	eba1                	bnez	a5,800ba8c <processUwbRx+0x1ce>
		{
			node.curr_frm_idx = thmts_rx_frame.head.frm_id;
 800ba3e:	081277b7          	lui	a5,0x8127
 800ba42:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ba46:	0027c703          	lbu	a4,2(a5)
 800ba4a:	081287b7          	lui	a5,0x8128
 800ba4e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ba52:	00e785a3          	sb	a4,11(a5)
			node.curr_subfrm_idx = thmts_rx_frame.head.subfrm_id;
 800ba56:	081277b7          	lui	a5,0x8127
 800ba5a:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ba5e:	0017c703          	lbu	a4,1(a5)
 800ba62:	081287b7          	lui	a5,0x8128
 800ba66:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ba6a:	00e78523          	sb	a4,10(a5)
			node.curr_slot_idx = thmts_rx_frame.head.slot_id+1; //slot 15
 800ba6e:	081277b7          	lui	a5,0x8127
 800ba72:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800ba76:	0007c783          	lbu	a5,0(a5)
 800ba7a:	0785                	addi	a5,a5,1
 800ba7c:	0ff7f713          	zext.b	a4,a5
 800ba80:	081287b7          	lui	a5,0x8128
 800ba84:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ba88:	00e784a3          	sb	a4,9(a5)
		}


		if(node.curr_frm_idx == node.group_id) //Frame
 800ba8c:	081287b7          	lui	a5,0x8128
 800ba90:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ba94:	00b7c703          	lbu	a4,11(a5)
 800ba98:	081287b7          	lui	a5,0x8128
 800ba9c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800baa0:	0017c783          	lbu	a5,1(a5)
 800baa4:	16f71963          	bne	a4,a5,800bc16 <processUwbRx+0x358>
		{
			thmts_tx_frame.rx_stamp_bitmap |= (0x01 << thmts_rx_frame.head.slot_id);
 800baa8:	081277b7          	lui	a5,0x8127
 800baac:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800bab0:	0147c703          	lbu	a4,20(a5)
 800bab4:	0157c783          	lbu	a5,21(a5)
 800bab8:	07a2                	slli	a5,a5,0x8
 800baba:	8fd9                	or	a5,a5,a4
 800babc:	0807c7b3          	zext.h	a5,a5
 800bac0:	01079713          	slli	a4,a5,0x10
 800bac4:	8741                	srai	a4,a4,0x10
 800bac6:	081277b7          	lui	a5,0x8127
 800baca:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800bace:	0007c783          	lbu	a5,0(a5)
 800bad2:	86be                	mv	a3,a5
 800bad4:	4785                	li	a5,1
 800bad6:	00d797b3          	sll	a5,a5,a3
 800bada:	07c2                	slli	a5,a5,0x10
 800badc:	87c1                	srai	a5,a5,0x10
 800bade:	8fd9                	or	a5,a5,a4
 800bae0:	07c2                	slli	a5,a5,0x10
 800bae2:	87c1                	srai	a5,a5,0x10
 800bae4:	0807c733          	zext.h	a4,a5
 800bae8:	081277b7          	lui	a5,0x8127
 800baec:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800baf0:	0ff77593          	zext.b	a1,a4
 800baf4:	0147c683          	lbu	a3,20(a5)
 800baf8:	8a81                	andi	a3,a3,0
 800bafa:	8636                	mv	a2,a3
 800bafc:	86ae                	mv	a3,a1
 800bafe:	8ed1                	or	a3,a3,a2
 800bb00:	00d78a23          	sb	a3,20(a5)
 800bb04:	8321                	srli	a4,a4,0x8
 800bb06:	08074633          	zext.h	a2,a4
 800bb0a:	0157c703          	lbu	a4,21(a5)
 800bb0e:	8b01                	andi	a4,a4,0
 800bb10:	86ba                	mv	a3,a4
 800bb12:	8732                	mv	a4,a2
 800bb14:	8f55                	or	a4,a4,a3
 800bb16:	00e78aa3          	sb	a4,21(a5)
			thmts_tx_frame.rx_stamp = thmts_rx_content.rmark;
 800bb1a:	081277b7          	lui	a5,0x8127
 800bb1e:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800bb22:	0307c703          	lbu	a4,48(a5)
 800bb26:	0317c583          	lbu	a1,49(a5)
 800bb2a:	05a2                	slli	a1,a1,0x8
 800bb2c:	8f4d                	or	a4,a4,a1
 800bb2e:	0327c583          	lbu	a1,50(a5)
 800bb32:	05c2                	slli	a1,a1,0x10
 800bb34:	8f4d                	or	a4,a4,a1
 800bb36:	0337c583          	lbu	a1,51(a5)
 800bb3a:	05e2                	slli	a1,a1,0x18
 800bb3c:	8f4d                	or	a4,a4,a1
 800bb3e:	863a                	mv	a2,a4
 800bb40:	0347c703          	lbu	a4,52(a5)
 800bb44:	0357c583          	lbu	a1,53(a5)
 800bb48:	05a2                	slli	a1,a1,0x8
 800bb4a:	8f4d                	or	a4,a4,a1
 800bb4c:	0367c583          	lbu	a1,54(a5)
 800bb50:	05c2                	slli	a1,a1,0x10
 800bb52:	8f4d                	or	a4,a4,a1
 800bb54:	0377c783          	lbu	a5,55(a5)
 800bb58:	07e2                	slli	a5,a5,0x18
 800bb5a:	8fd9                	or	a5,a5,a4
 800bb5c:	86be                	mv	a3,a5
 800bb5e:	081277b7          	lui	a5,0x8127
 800bb62:	26478793          	addi	a5,a5,612 # 8127264 <thmts_tx_frame>
 800bb66:	0ff67513          	zext.b	a0,a2
 800bb6a:	0167c703          	lbu	a4,22(a5)
 800bb6e:	8b01                	andi	a4,a4,0
 800bb70:	85ba                	mv	a1,a4
 800bb72:	872a                	mv	a4,a0
 800bb74:	8f4d                	or	a4,a4,a1
 800bb76:	00e78b23          	sb	a4,22(a5)
 800bb7a:	00865713          	srli	a4,a2,0x8
 800bb7e:	0ff77513          	zext.b	a0,a4
 800bb82:	0177c703          	lbu	a4,23(a5)
 800bb86:	8b01                	andi	a4,a4,0
 800bb88:	85ba                	mv	a1,a4
 800bb8a:	872a                	mv	a4,a0
 800bb8c:	8f4d                	or	a4,a4,a1
 800bb8e:	00e78ba3          	sb	a4,23(a5)
 800bb92:	01065713          	srli	a4,a2,0x10
 800bb96:	0ff77513          	zext.b	a0,a4
 800bb9a:	0187c703          	lbu	a4,24(a5)
 800bb9e:	8b01                	andi	a4,a4,0
 800bba0:	85ba                	mv	a1,a4
 800bba2:	872a                	mv	a4,a0
 800bba4:	8f4d                	or	a4,a4,a1
 800bba6:	00e78c23          	sb	a4,24(a5)
 800bbaa:	01865513          	srli	a0,a2,0x18
 800bbae:	0197c703          	lbu	a4,25(a5)
 800bbb2:	8b01                	andi	a4,a4,0
 800bbb4:	85ba                	mv	a1,a4
 800bbb6:	872a                	mv	a4,a0
 800bbb8:	8f4d                	or	a4,a4,a1
 800bbba:	00e78ca3          	sb	a4,25(a5)
 800bbbe:	0ff6f513          	zext.b	a0,a3
 800bbc2:	01a7c703          	lbu	a4,26(a5)
 800bbc6:	8b01                	andi	a4,a4,0
 800bbc8:	85ba                	mv	a1,a4
 800bbca:	872a                	mv	a4,a0
 800bbcc:	8f4d                	or	a4,a4,a1
 800bbce:	00e78d23          	sb	a4,26(a5)
 800bbd2:	0086d713          	srli	a4,a3,0x8
 800bbd6:	0ff77513          	zext.b	a0,a4
 800bbda:	01b7c703          	lbu	a4,27(a5)
 800bbde:	8b01                	andi	a4,a4,0
 800bbe0:	85ba                	mv	a1,a4
 800bbe2:	872a                	mv	a4,a0
 800bbe4:	8f4d                	or	a4,a4,a1
 800bbe6:	00e78da3          	sb	a4,27(a5)
 800bbea:	0106d713          	srli	a4,a3,0x10
 800bbee:	0ff77513          	zext.b	a0,a4
 800bbf2:	01c7c703          	lbu	a4,28(a5)
 800bbf6:	8b01                	andi	a4,a4,0
 800bbf8:	85ba                	mv	a1,a4
 800bbfa:	872a                	mv	a4,a0
 800bbfc:	8f4d                	or	a4,a4,a1
 800bbfe:	00e78e23          	sb	a4,28(a5)
 800bc02:	0186d613          	srli	a2,a3,0x18
 800bc06:	01d7c703          	lbu	a4,29(a5)
 800bc0a:	8b01                	andi	a4,a4,0
 800bc0c:	86ba                	mv	a3,a4
 800bc0e:	8732                	mv	a4,a2
 800bc10:	8f55                	or	a4,a4,a3
 800bc12:	00e78ea3          	sb	a4,29(a5)
		}

		//
		uint64_t delta_ts = timestamp_minus(node.ts_curr_rmark, node.ts_into_timer);
 800bc16:	081287b7          	lui	a5,0x8128
 800bc1a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bc1e:	4307a703          	lw	a4,1072(a5)
 800bc22:	4347a783          	lw	a5,1076(a5)
 800bc26:	853a                	mv	a0,a4
 800bc28:	85be                	mv	a1,a5
 800bc2a:	081287b7          	lui	a5,0x8128
 800bc2e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bc32:	4287a703          	lw	a4,1064(a5)
 800bc36:	42c7a783          	lw	a5,1068(a5)
 800bc3a:	863a                	mv	a2,a4
 800bc3c:	86be                	mv	a3,a5
 800bc3e:	688030ef          	jal	ra,800f2c6 <timestamp_minus>
 800bc42:	872a                	mv	a4,a0
 800bc44:	87ae                	mv	a5,a1
 800bc46:	fae42c23          	sw	a4,-72(s0)
 800bc4a:	faf42e23          	sw	a5,-68(s0)

		delta_ts = timestamp_minus( delta_ts, 55 * TICK_PER_10US );
 800bc4e:	fb842703          	lw	a4,-72(s0)
 800bc52:	fbc42783          	lw	a5,-68(s0)
 800bc56:	02184637          	lui	a2,0x2184
 800bc5a:	4681                	li	a3,0
 800bc5c:	853a                	mv	a0,a4
 800bc5e:	85be                	mv	a1,a5
 800bc60:	666030ef          	jal	ra,800f2c6 <timestamp_minus>
 800bc64:	872a                	mv	a4,a0
 800bc66:	87ae                	mv	a5,a1
 800bc68:	fae42c23          	sw	a4,-72(s0)
 800bc6c:	faf42e23          	sw	a5,-68(s0)
		node.arr_adjust = ( (delta_ts >> 6) >> 3 ) >> 4;
 800bc70:	fbc42783          	lw	a5,-68(s0)
 800bc74:	07ce                	slli	a5,a5,0x13
 800bc76:	fb842703          	lw	a4,-72(s0)
 800bc7a:	00d75913          	srli	s2,a4,0xd
 800bc7e:	0127e933          	or	s2,a5,s2
 800bc82:	fbc42783          	lw	a5,-68(s0)
 800bc86:	00d7d993          	srli	s3,a5,0xd
 800bc8a:	874a                	mv	a4,s2
 800bc8c:	081287b7          	lui	a5,0x8128
 800bc90:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bc94:	42e7ac23          	sw	a4,1080(a5)

    	thmts_rx_content.node_adjust = node.arr_adjust;
 800bc98:	081287b7          	lui	a5,0x8128
 800bc9c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bca0:	4387a703          	lw	a4,1080(a5)
 800bca4:	081277b7          	lui	a5,0x8127
 800bca8:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800bcac:	0ff77593          	zext.b	a1,a4
 800bcb0:	0447c683          	lbu	a3,68(a5)
 800bcb4:	8a81                	andi	a3,a3,0
 800bcb6:	8636                	mv	a2,a3
 800bcb8:	86ae                	mv	a3,a1
 800bcba:	8ed1                	or	a3,a3,a2
 800bcbc:	04d78223          	sb	a3,68(a5)
 800bcc0:	00875693          	srli	a3,a4,0x8
 800bcc4:	0ff6f593          	zext.b	a1,a3
 800bcc8:	0457c683          	lbu	a3,69(a5)
 800bccc:	8a81                	andi	a3,a3,0
 800bcce:	8636                	mv	a2,a3
 800bcd0:	86ae                	mv	a3,a1
 800bcd2:	8ed1                	or	a3,a3,a2
 800bcd4:	04d782a3          	sb	a3,69(a5)
 800bcd8:	01075693          	srli	a3,a4,0x10
 800bcdc:	0ff6f593          	zext.b	a1,a3
 800bce0:	0467c683          	lbu	a3,70(a5)
 800bce4:	8a81                	andi	a3,a3,0
 800bce6:	8636                	mv	a2,a3
 800bce8:	86ae                	mv	a3,a1
 800bcea:	8ed1                	or	a3,a3,a2
 800bcec:	04d78323          	sb	a3,70(a5)
 800bcf0:	01875613          	srli	a2,a4,0x18
 800bcf4:	0477c703          	lbu	a4,71(a5)
 800bcf8:	8b01                	andi	a4,a4,0
 800bcfa:	86ba                	mv	a3,a4
 800bcfc:	8732                	mv	a4,a2
 800bcfe:	8f55                	or	a4,a4,a3
 800bd00:	04e783a3          	sb	a4,71(a5)

		if( (node.arr_adjust_flag == 3) && (node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL) && (node.arr_adjust >= 40 || node.arr_adjust <= -40))
 800bd04:	081287b7          	lui	a5,0x8128
 800bd08:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd0c:	4407a703          	lw	a4,1088(a5)
 800bd10:	478d                	li	a5,3
 800bd12:	08f71663          	bne	a4,a5,800bd9e <processUwbRx+0x4e0>
 800bd16:	081287b7          	lui	a5,0x8128
 800bd1a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd1e:	0027c703          	lbu	a4,2(a5)
 800bd22:	4785                	li	a5,1
 800bd24:	06f71d63          	bne	a4,a5,800bd9e <processUwbRx+0x4e0>
 800bd28:	081287b7          	lui	a5,0x8128
 800bd2c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd30:	4387a703          	lw	a4,1080(a5)
 800bd34:	02700793          	li	a5,39
 800bd38:	00e7cc63          	blt	a5,a4,800bd50 <processUwbRx+0x492>
 800bd3c:	081287b7          	lui	a5,0x8128
 800bd40:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd44:	4387a703          	lw	a4,1080(a5)
 800bd48:	fd900793          	li	a5,-39
 800bd4c:	04f75963          	bge	a4,a5,800bd9e <processUwbRx+0x4e0>
		{
			//rx
			//
			if((node.arr_adjust <= 1000 && node.arr_adjust >= -1000))
 800bd50:	081287b7          	lui	a5,0x8128
 800bd54:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd58:	4387a703          	lw	a4,1080(a5)
 800bd5c:	3e800793          	li	a5,1000
 800bd60:	02e7cf63          	blt	a5,a4,800bd9e <processUwbRx+0x4e0>
 800bd64:	081287b7          	lui	a5,0x8128
 800bd68:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd6c:	4387a703          	lw	a4,1080(a5)
 800bd70:	c1800793          	li	a5,-1000
 800bd74:	02f74563          	blt	a4,a5,800bd9e <processUwbRx+0x4e0>
			{
				node.arr_adjust_flag = 4;
 800bd78:	081287b7          	lui	a5,0x8128
 800bd7c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bd80:	4711                	li	a4,4
 800bd82:	44e7a023          	sw	a4,1088(a5)
				adjust_tick_period = adjust_tick_cnt;
 800bd86:	081197b7          	lui	a5,0x8119
 800bd8a:	0667d703          	lhu	a4,102(a5) # 8119066 <adjust_tick_cnt>
 800bd8e:	081197b7          	lui	a5,0x8119
 800bd92:	06e79223          	sh	a4,100(a5) # 8119064 <adjust_tick_period>
				adjust_tick_cnt = 0;
 800bd96:	081197b7          	lui	a5,0x8119
 800bd9a:	06079323          	sh	zero,102(a5) # 8119066 <adjust_tick_cnt>

			// 10usARR
			// 4  
		}

		if ( node.state == NODE_STATE_CAPTURE)  // 
 800bd9e:	081287b7          	lui	a5,0x8128
 800bda2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bda6:	0087c703          	lbu	a4,8(a5)
 800bdaa:	4785                	li	a5,1
 800bdac:	00f71963          	bne	a4,a5,800bdbe <processUwbRx+0x500>
		{
			node.arr_adjust_flag = 1; //
 800bdb0:	081287b7          	lui	a5,0x8128
 800bdb4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bdb8:	4705                	li	a4,1
 800bdba:	44e7a023          	sw	a4,1088(a5)
		}

		if (node.state == NODE_STATE_RUNNING)
 800bdbe:	081287b7          	lui	a5,0x8128
 800bdc2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bdc6:	0087c703          	lbu	a4,8(a5)
 800bdca:	478d                	li	a5,3
 800bdcc:	00f70463          	beq	a4,a5,800bdd4 <processUwbRx+0x516>
 800bdd0:	0960106f          	j	800ce66 <processUwbRx+0x15a8>
		{
			if(thmts_rx_frame.head.slot_id == 0)
 800bdd4:	081277b7          	lui	a5,0x8127
 800bdd8:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800bddc:	0007c783          	lbu	a5,0(a5)
 800bde0:	2c079263          	bnez	a5,800c0a4 <processUwbRx+0x7e6>
			{
				pps_adjust.master_pps_time_last = thmts_rx_frame.master_pps_time;
 800bde4:	081277b7          	lui	a5,0x8127
 800bde8:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800bdec:	00c7c703          	lbu	a4,12(a5)
 800bdf0:	00d7c583          	lbu	a1,13(a5)
 800bdf4:	05a2                	slli	a1,a1,0x8
 800bdf6:	8f4d                	or	a4,a4,a1
 800bdf8:	00e7c583          	lbu	a1,14(a5)
 800bdfc:	05c2                	slli	a1,a1,0x10
 800bdfe:	8f4d                	or	a4,a4,a1
 800be00:	00f7c583          	lbu	a1,15(a5)
 800be04:	05e2                	slli	a1,a1,0x18
 800be06:	8f4d                	or	a4,a4,a1
 800be08:	863a                	mv	a2,a4
 800be0a:	0107c703          	lbu	a4,16(a5)
 800be0e:	0117c583          	lbu	a1,17(a5)
 800be12:	05a2                	slli	a1,a1,0x8
 800be14:	8f4d                	or	a4,a4,a1
 800be16:	0127c583          	lbu	a1,18(a5)
 800be1a:	05c2                	slli	a1,a1,0x10
 800be1c:	8f4d                	or	a4,a4,a1
 800be1e:	0137c783          	lbu	a5,19(a5)
 800be22:	07e2                	slli	a5,a5,0x18
 800be24:	8fd9                	or	a5,a5,a4
 800be26:	86be                	mv	a3,a5
 800be28:	081217b7          	lui	a5,0x8121
 800be2c:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800be30:	0ff67513          	zext.b	a0,a2
 800be34:	0717c703          	lbu	a4,113(a5)
 800be38:	8b01                	andi	a4,a4,0
 800be3a:	85ba                	mv	a1,a4
 800be3c:	872a                	mv	a4,a0
 800be3e:	8f4d                	or	a4,a4,a1
 800be40:	06e788a3          	sb	a4,113(a5)
 800be44:	00865713          	srli	a4,a2,0x8
 800be48:	0ff77513          	zext.b	a0,a4
 800be4c:	0727c703          	lbu	a4,114(a5)
 800be50:	8b01                	andi	a4,a4,0
 800be52:	85ba                	mv	a1,a4
 800be54:	872a                	mv	a4,a0
 800be56:	8f4d                	or	a4,a4,a1
 800be58:	06e78923          	sb	a4,114(a5)
 800be5c:	01065713          	srli	a4,a2,0x10
 800be60:	0ff77513          	zext.b	a0,a4
 800be64:	0737c703          	lbu	a4,115(a5)
 800be68:	8b01                	andi	a4,a4,0
 800be6a:	85ba                	mv	a1,a4
 800be6c:	872a                	mv	a4,a0
 800be6e:	8f4d                	or	a4,a4,a1
 800be70:	06e789a3          	sb	a4,115(a5)
 800be74:	01865513          	srli	a0,a2,0x18
 800be78:	0747c703          	lbu	a4,116(a5)
 800be7c:	8b01                	andi	a4,a4,0
 800be7e:	85ba                	mv	a1,a4
 800be80:	872a                	mv	a4,a0
 800be82:	8f4d                	or	a4,a4,a1
 800be84:	06e78a23          	sb	a4,116(a5)
 800be88:	0ff6f513          	zext.b	a0,a3
 800be8c:	0757c703          	lbu	a4,117(a5)
 800be90:	8b01                	andi	a4,a4,0
 800be92:	85ba                	mv	a1,a4
 800be94:	872a                	mv	a4,a0
 800be96:	8f4d                	or	a4,a4,a1
 800be98:	06e78aa3          	sb	a4,117(a5)
 800be9c:	0086d713          	srli	a4,a3,0x8
 800bea0:	0ff77513          	zext.b	a0,a4
 800bea4:	0767c703          	lbu	a4,118(a5)
 800bea8:	8b01                	andi	a4,a4,0
 800beaa:	85ba                	mv	a1,a4
 800beac:	872a                	mv	a4,a0
 800beae:	8f4d                	or	a4,a4,a1
 800beb0:	06e78b23          	sb	a4,118(a5)
 800beb4:	0106d713          	srli	a4,a3,0x10
 800beb8:	0ff77513          	zext.b	a0,a4
 800bebc:	0777c703          	lbu	a4,119(a5)
 800bec0:	8b01                	andi	a4,a4,0
 800bec2:	85ba                	mv	a1,a4
 800bec4:	872a                	mv	a4,a0
 800bec6:	8f4d                	or	a4,a4,a1
 800bec8:	06e78ba3          	sb	a4,119(a5)
 800becc:	0186d613          	srli	a2,a3,0x18
 800bed0:	0787c703          	lbu	a4,120(a5)
 800bed4:	8b01                	andi	a4,a4,0
 800bed6:	86ba                	mv	a3,a4
 800bed8:	8732                	mv	a4,a2
 800beda:	8f55                	or	a4,a4,a3
 800bedc:	06e78c23          	sb	a4,120(a5)
				pps_adjust.tx_time_record = thmts_rx_frame.head.tx_stamp;
 800bee0:	081277b7          	lui	a5,0x8127
 800bee4:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800bee8:	0047c703          	lbu	a4,4(a5)
 800beec:	0057c583          	lbu	a1,5(a5)
 800bef0:	05a2                	slli	a1,a1,0x8
 800bef2:	8f4d                	or	a4,a4,a1
 800bef4:	0067c583          	lbu	a1,6(a5)
 800bef8:	05c2                	slli	a1,a1,0x10
 800befa:	8f4d                	or	a4,a4,a1
 800befc:	0077c583          	lbu	a1,7(a5)
 800bf00:	05e2                	slli	a1,a1,0x18
 800bf02:	8f4d                	or	a4,a4,a1
 800bf04:	863a                	mv	a2,a4
 800bf06:	0087c703          	lbu	a4,8(a5)
 800bf0a:	0097c583          	lbu	a1,9(a5)
 800bf0e:	05a2                	slli	a1,a1,0x8
 800bf10:	8f4d                	or	a4,a4,a1
 800bf12:	00a7c583          	lbu	a1,10(a5)
 800bf16:	05c2                	slli	a1,a1,0x10
 800bf18:	8f4d                	or	a4,a4,a1
 800bf1a:	00b7c783          	lbu	a5,11(a5)
 800bf1e:	07e2                	slli	a5,a5,0x18
 800bf20:	8fd9                	or	a5,a5,a4
 800bf22:	86be                	mv	a3,a5
 800bf24:	081217b7          	lui	a5,0x8121
 800bf28:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800bf2c:	0ff67513          	zext.b	a0,a2
 800bf30:	0507c703          	lbu	a4,80(a5)
 800bf34:	8b01                	andi	a4,a4,0
 800bf36:	85ba                	mv	a1,a4
 800bf38:	872a                	mv	a4,a0
 800bf3a:	8f4d                	or	a4,a4,a1
 800bf3c:	04e78823          	sb	a4,80(a5)
 800bf40:	00865713          	srli	a4,a2,0x8
 800bf44:	0ff77513          	zext.b	a0,a4
 800bf48:	0517c703          	lbu	a4,81(a5)
 800bf4c:	8b01                	andi	a4,a4,0
 800bf4e:	85ba                	mv	a1,a4
 800bf50:	872a                	mv	a4,a0
 800bf52:	8f4d                	or	a4,a4,a1
 800bf54:	04e788a3          	sb	a4,81(a5)
 800bf58:	01065713          	srli	a4,a2,0x10
 800bf5c:	0ff77513          	zext.b	a0,a4
 800bf60:	0527c703          	lbu	a4,82(a5)
 800bf64:	8b01                	andi	a4,a4,0
 800bf66:	85ba                	mv	a1,a4
 800bf68:	872a                	mv	a4,a0
 800bf6a:	8f4d                	or	a4,a4,a1
 800bf6c:	04e78923          	sb	a4,82(a5)
 800bf70:	01865513          	srli	a0,a2,0x18
 800bf74:	0537c703          	lbu	a4,83(a5)
 800bf78:	8b01                	andi	a4,a4,0
 800bf7a:	85ba                	mv	a1,a4
 800bf7c:	872a                	mv	a4,a0
 800bf7e:	8f4d                	or	a4,a4,a1
 800bf80:	04e789a3          	sb	a4,83(a5)
 800bf84:	0ff6f513          	zext.b	a0,a3
 800bf88:	0547c703          	lbu	a4,84(a5)
 800bf8c:	8b01                	andi	a4,a4,0
 800bf8e:	85ba                	mv	a1,a4
 800bf90:	872a                	mv	a4,a0
 800bf92:	8f4d                	or	a4,a4,a1
 800bf94:	04e78a23          	sb	a4,84(a5)
 800bf98:	0086d713          	srli	a4,a3,0x8
 800bf9c:	0ff77513          	zext.b	a0,a4
 800bfa0:	0557c703          	lbu	a4,85(a5)
 800bfa4:	8b01                	andi	a4,a4,0
 800bfa6:	85ba                	mv	a1,a4
 800bfa8:	872a                	mv	a4,a0
 800bfaa:	8f4d                	or	a4,a4,a1
 800bfac:	04e78aa3          	sb	a4,85(a5)
 800bfb0:	0106d713          	srli	a4,a3,0x10
 800bfb4:	0ff77513          	zext.b	a0,a4
 800bfb8:	0567c703          	lbu	a4,86(a5)
 800bfbc:	8b01                	andi	a4,a4,0
 800bfbe:	85ba                	mv	a1,a4
 800bfc0:	872a                	mv	a4,a0
 800bfc2:	8f4d                	or	a4,a4,a1
 800bfc4:	04e78b23          	sb	a4,86(a5)
 800bfc8:	0186d613          	srli	a2,a3,0x18
 800bfcc:	0577c703          	lbu	a4,87(a5)
 800bfd0:	8b01                	andi	a4,a4,0
 800bfd2:	86ba                	mv	a3,a4
 800bfd4:	8732                	mv	a4,a2
 800bfd6:	8f55                	or	a4,a4,a3
 800bfd8:	04e78ba3          	sb	a4,87(a5)
				pps_adjust.rx_time_record=node.ts_curr_rmark;
 800bfdc:	081287b7          	lui	a5,0x8128
 800bfe0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800bfe4:	4307a603          	lw	a2,1072(a5)
 800bfe8:	4347a683          	lw	a3,1076(a5)
 800bfec:	081217b7          	lui	a5,0x8121
 800bff0:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800bff4:	0ff67513          	zext.b	a0,a2
 800bff8:	0587c703          	lbu	a4,88(a5)
 800bffc:	8b01                	andi	a4,a4,0
 800bffe:	85ba                	mv	a1,a4
 800c000:	872a                	mv	a4,a0
 800c002:	8f4d                	or	a4,a4,a1
 800c004:	04e78c23          	sb	a4,88(a5)
 800c008:	00865713          	srli	a4,a2,0x8
 800c00c:	0ff77513          	zext.b	a0,a4
 800c010:	0597c703          	lbu	a4,89(a5)
 800c014:	8b01                	andi	a4,a4,0
 800c016:	85ba                	mv	a1,a4
 800c018:	872a                	mv	a4,a0
 800c01a:	8f4d                	or	a4,a4,a1
 800c01c:	04e78ca3          	sb	a4,89(a5)
 800c020:	01065713          	srli	a4,a2,0x10
 800c024:	0ff77513          	zext.b	a0,a4
 800c028:	05a7c703          	lbu	a4,90(a5)
 800c02c:	8b01                	andi	a4,a4,0
 800c02e:	85ba                	mv	a1,a4
 800c030:	872a                	mv	a4,a0
 800c032:	8f4d                	or	a4,a4,a1
 800c034:	04e78d23          	sb	a4,90(a5)
 800c038:	01865513          	srli	a0,a2,0x18
 800c03c:	05b7c703          	lbu	a4,91(a5)
 800c040:	8b01                	andi	a4,a4,0
 800c042:	85ba                	mv	a1,a4
 800c044:	872a                	mv	a4,a0
 800c046:	8f4d                	or	a4,a4,a1
 800c048:	04e78da3          	sb	a4,91(a5)
 800c04c:	0ff6f513          	zext.b	a0,a3
 800c050:	05c7c703          	lbu	a4,92(a5)
 800c054:	8b01                	andi	a4,a4,0
 800c056:	85ba                	mv	a1,a4
 800c058:	872a                	mv	a4,a0
 800c05a:	8f4d                	or	a4,a4,a1
 800c05c:	04e78e23          	sb	a4,92(a5)
 800c060:	0086d713          	srli	a4,a3,0x8
 800c064:	0ff77513          	zext.b	a0,a4
 800c068:	05d7c703          	lbu	a4,93(a5)
 800c06c:	8b01                	andi	a4,a4,0
 800c06e:	85ba                	mv	a1,a4
 800c070:	872a                	mv	a4,a0
 800c072:	8f4d                	or	a4,a4,a1
 800c074:	04e78ea3          	sb	a4,93(a5)
 800c078:	0106d713          	srli	a4,a3,0x10
 800c07c:	0ff77513          	zext.b	a0,a4
 800c080:	05e7c703          	lbu	a4,94(a5)
 800c084:	8b01                	andi	a4,a4,0
 800c086:	85ba                	mv	a1,a4
 800c088:	872a                	mv	a4,a0
 800c08a:	8f4d                	or	a4,a4,a1
 800c08c:	04e78f23          	sb	a4,94(a5)
 800c090:	0186d613          	srli	a2,a3,0x18
 800c094:	05f7c703          	lbu	a4,95(a5)
 800c098:	8b01                	andi	a4,a4,0
 800c09a:	86ba                	mv	a3,a4
 800c09c:	8732                	mv	a4,a2
 800c09e:	8f55                	or	a4,a4,a3
 800c0a0:	04e78fa3          	sb	a4,95(a5)
			}
			//
			switch (thmts_rx_frame.head.subfrm_id)
 800c0a4:	081277b7          	lui	a5,0x8127
 800c0a8:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c0ac:	0017c783          	lbu	a5,1(a5)
 800c0b0:	4709                	li	a4,2
 800c0b2:	36e78663          	beq	a5,a4,800c41e <processUwbRx+0xb60>
 800c0b6:	4709                	li	a4,2
 800c0b8:	54f74c63          	blt	a4,a5,800c610 <processUwbRx+0xd52>
 800c0bc:	c789                	beqz	a5,800c0c6 <processUwbRx+0x808>
 800c0be:	4705                	li	a4,1
 800c0c0:	16e78663          	beq	a5,a4,800c22c <processUwbRx+0x96e>
					node.trx_stamps_subfrm2_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
					thmts_tx_frame_rx_stamp[2] = node.ts_curr_rmark;
					break;
				}
				default:
					break;
 800c0c4:	a3b1                	j	800c610 <processUwbRx+0xd52>
					node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c0c6:	081277b7          	lui	a5,0x8127
 800c0ca:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c0ce:	0007c783          	lbu	a5,0(a5)
 800c0d2:	883e                	mv	a6,a5
 800c0d4:	081277b7          	lui	a5,0x8127
 800c0d8:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c0dc:	0007c783          	lbu	a5,0(a5)
 800c0e0:	853e                	mv	a0,a5
 800c0e2:	081277b7          	lui	a5,0x8127
 800c0e6:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c0ea:	0047c703          	lbu	a4,4(a5)
 800c0ee:	0057c583          	lbu	a1,5(a5)
 800c0f2:	05a2                	slli	a1,a1,0x8
 800c0f4:	8f4d                	or	a4,a4,a1
 800c0f6:	0067c583          	lbu	a1,6(a5)
 800c0fa:	05c2                	slli	a1,a1,0x10
 800c0fc:	8f4d                	or	a4,a4,a1
 800c0fe:	0077c583          	lbu	a1,7(a5)
 800c102:	05e2                	slli	a1,a1,0x18
 800c104:	8f4d                	or	a4,a4,a1
 800c106:	863a                	mv	a2,a4
 800c108:	0087c703          	lbu	a4,8(a5)
 800c10c:	0097c583          	lbu	a1,9(a5)
 800c110:	05a2                	slli	a1,a1,0x8
 800c112:	8f4d                	or	a4,a4,a1
 800c114:	00a7c583          	lbu	a1,10(a5)
 800c118:	05c2                	slli	a1,a1,0x10
 800c11a:	8f4d                	or	a4,a4,a1
 800c11c:	00b7c783          	lbu	a5,11(a5)
 800c120:	07e2                	slli	a5,a5,0x18
 800c122:	8fd9                	or	a5,a5,a4
 800c124:	86be                	mv	a3,a5
 800c126:	081287b7          	lui	a5,0x8128
 800c12a:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c12e:	00181793          	slli	a5,a6,0x1
 800c132:	97aa                	add	a5,a5,a0
 800c134:	08878793          	addi	a5,a5,136
 800c138:	078e                	slli	a5,a5,0x3
 800c13a:	97ba                	add	a5,a5,a4
 800c13c:	c790                	sw	a2,8(a5)
 800c13e:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm0_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c140:	081287b7          	lui	a5,0x8128
 800c144:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c148:	0007c783          	lbu	a5,0(a5)
 800c14c:	853e                	mv	a0,a5
 800c14e:	081277b7          	lui	a5,0x8127
 800c152:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c156:	0007c783          	lbu	a5,0(a5)
 800c15a:	85be                	mv	a1,a5
 800c15c:	081287b7          	lui	a5,0x8128
 800c160:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c164:	4307a603          	lw	a2,1072(a5)
 800c168:	4347a683          	lw	a3,1076(a5)
 800c16c:	081287b7          	lui	a5,0x8128
 800c170:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c174:	00151793          	slli	a5,a0,0x1
 800c178:	97ae                	add	a5,a5,a1
 800c17a:	08878793          	addi	a5,a5,136
 800c17e:	078e                	slli	a5,a5,0x3
 800c180:	97ba                	add	a5,a5,a4
 800c182:	c790                	sw	a2,8(a5)
 800c184:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c186:	081287b7          	lui	a5,0x8128
 800c18a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c18e:	0007c783          	lbu	a5,0(a5)
 800c192:	efb5                	bnez	a5,800c20e <processUwbRx+0x950>
						node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;	
 800c194:	081277b7          	lui	a5,0x8127
 800c198:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c19c:	0007c783          	lbu	a5,0(a5)
 800c1a0:	883e                	mv	a6,a5
 800c1a2:	081287b7          	lui	a5,0x8128
 800c1a6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c1aa:	0007c783          	lbu	a5,0(a5)
 800c1ae:	853e                	mv	a0,a5
 800c1b0:	081277b7          	lui	a5,0x8127
 800c1b4:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c1b8:	0167c703          	lbu	a4,22(a5)
 800c1bc:	0177c583          	lbu	a1,23(a5)
 800c1c0:	05a2                	slli	a1,a1,0x8
 800c1c2:	8f4d                	or	a4,a4,a1
 800c1c4:	0187c583          	lbu	a1,24(a5)
 800c1c8:	05c2                	slli	a1,a1,0x10
 800c1ca:	8f4d                	or	a4,a4,a1
 800c1cc:	0197c583          	lbu	a1,25(a5)
 800c1d0:	05e2                	slli	a1,a1,0x18
 800c1d2:	8f4d                	or	a4,a4,a1
 800c1d4:	863a                	mv	a2,a4
 800c1d6:	01a7c703          	lbu	a4,26(a5)
 800c1da:	01b7c583          	lbu	a1,27(a5)
 800c1de:	05a2                	slli	a1,a1,0x8
 800c1e0:	8f4d                	or	a4,a4,a1
 800c1e2:	01c7c583          	lbu	a1,28(a5)
 800c1e6:	05c2                	slli	a1,a1,0x10
 800c1e8:	8f4d                	or	a4,a4,a1
 800c1ea:	01d7c783          	lbu	a5,29(a5)
 800c1ee:	07e2                	slli	a5,a5,0x18
 800c1f0:	8fd9                	or	a5,a5,a4
 800c1f2:	86be                	mv	a3,a5
 800c1f4:	081287b7          	lui	a5,0x8128
 800c1f8:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c1fc:	00181793          	slli	a5,a6,0x1
 800c200:	97aa                	add	a5,a5,a0
 800c202:	08878793          	addi	a5,a5,136
 800c206:	078e                	slli	a5,a5,0x3
 800c208:	97ba                	add	a5,a5,a4
 800c20a:	c790                	sw	a2,8(a5)
 800c20c:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[0] = node.ts_curr_rmark;
 800c20e:	081287b7          	lui	a5,0x8128
 800c212:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c216:	4307a703          	lw	a4,1072(a5)
 800c21a:	4347a783          	lw	a5,1076(a5)
 800c21e:	081286b7          	lui	a3,0x8128
 800c222:	0f868693          	addi	a3,a3,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800c226:	c298                	sw	a4,0(a3)
 800c228:	c2dc                	sw	a5,4(a3)
					break;
 800c22a:	a6e5                	j	800c612 <processUwbRx+0xd54>
					if(node.dev_id==1)
 800c22c:	081287b7          	lui	a5,0x8128
 800c230:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c234:	0007c703          	lbu	a4,0(a5)
 800c238:	4785                	li	a5,1
 800c23a:	06f71f63          	bne	a4,a5,800c2b8 <processUwbRx+0x9fa>
						node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c23e:	081277b7          	lui	a5,0x8127
 800c242:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c246:	0007c783          	lbu	a5,0(a5)
 800c24a:	883e                	mv	a6,a5
 800c24c:	081287b7          	lui	a5,0x8128
 800c250:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c254:	0007c783          	lbu	a5,0(a5)
 800c258:	853e                	mv	a0,a5
 800c25a:	081277b7          	lui	a5,0x8127
 800c25e:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c262:	0167c703          	lbu	a4,22(a5)
 800c266:	0177c583          	lbu	a1,23(a5)
 800c26a:	05a2                	slli	a1,a1,0x8
 800c26c:	8f4d                	or	a4,a4,a1
 800c26e:	0187c583          	lbu	a1,24(a5)
 800c272:	05c2                	slli	a1,a1,0x10
 800c274:	8f4d                	or	a4,a4,a1
 800c276:	0197c583          	lbu	a1,25(a5)
 800c27a:	05e2                	slli	a1,a1,0x18
 800c27c:	8f4d                	or	a4,a4,a1
 800c27e:	863a                	mv	a2,a4
 800c280:	01a7c703          	lbu	a4,26(a5)
 800c284:	01b7c583          	lbu	a1,27(a5)
 800c288:	05a2                	slli	a1,a1,0x8
 800c28a:	8f4d                	or	a4,a4,a1
 800c28c:	01c7c583          	lbu	a1,28(a5)
 800c290:	05c2                	slli	a1,a1,0x10
 800c292:	8f4d                	or	a4,a4,a1
 800c294:	01d7c783          	lbu	a5,29(a5)
 800c298:	07e2                	slli	a5,a5,0x18
 800c29a:	8fd9                	or	a5,a5,a4
 800c29c:	86be                	mv	a3,a5
 800c29e:	081287b7          	lui	a5,0x8128
 800c2a2:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c2a6:	00181793          	slli	a5,a6,0x1
 800c2aa:	97aa                	add	a5,a5,a0
 800c2ac:	08878793          	addi	a5,a5,136
 800c2b0:	078e                	slli	a5,a5,0x3
 800c2b2:	97ba                	add	a5,a5,a4
 800c2b4:	c790                	sw	a2,8(a5)
 800c2b6:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c2b8:	081287b7          	lui	a5,0x8128
 800c2bc:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c2c0:	0007c783          	lbu	a5,0(a5)
 800c2c4:	efb5                	bnez	a5,800c340 <processUwbRx+0xa82>
						node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;	
 800c2c6:	081277b7          	lui	a5,0x8127
 800c2ca:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c2ce:	0007c783          	lbu	a5,0(a5)
 800c2d2:	883e                	mv	a6,a5
 800c2d4:	081287b7          	lui	a5,0x8128
 800c2d8:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c2dc:	0007c783          	lbu	a5,0(a5)
 800c2e0:	853e                	mv	a0,a5
 800c2e2:	081277b7          	lui	a5,0x8127
 800c2e6:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c2ea:	0167c703          	lbu	a4,22(a5)
 800c2ee:	0177c583          	lbu	a1,23(a5)
 800c2f2:	05a2                	slli	a1,a1,0x8
 800c2f4:	8f4d                	or	a4,a4,a1
 800c2f6:	0187c583          	lbu	a1,24(a5)
 800c2fa:	05c2                	slli	a1,a1,0x10
 800c2fc:	8f4d                	or	a4,a4,a1
 800c2fe:	0197c583          	lbu	a1,25(a5)
 800c302:	05e2                	slli	a1,a1,0x18
 800c304:	8f4d                	or	a4,a4,a1
 800c306:	863a                	mv	a2,a4
 800c308:	01a7c703          	lbu	a4,26(a5)
 800c30c:	01b7c583          	lbu	a1,27(a5)
 800c310:	05a2                	slli	a1,a1,0x8
 800c312:	8f4d                	or	a4,a4,a1
 800c314:	01c7c583          	lbu	a1,28(a5)
 800c318:	05c2                	slli	a1,a1,0x10
 800c31a:	8f4d                	or	a4,a4,a1
 800c31c:	01d7c783          	lbu	a5,29(a5)
 800c320:	07e2                	slli	a5,a5,0x18
 800c322:	8fd9                	or	a5,a5,a4
 800c324:	86be                	mv	a3,a5
 800c326:	081287b7          	lui	a5,0x8128
 800c32a:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c32e:	00181793          	slli	a5,a6,0x1
 800c332:	97aa                	add	a5,a5,a0
 800c334:	08c78793          	addi	a5,a5,140
 800c338:	078e                	slli	a5,a5,0x3
 800c33a:	97ba                	add	a5,a5,a4
 800c33c:	c790                	sw	a2,8(a5)
 800c33e:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c340:	081277b7          	lui	a5,0x8127
 800c344:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c348:	0007c783          	lbu	a5,0(a5)
 800c34c:	883e                	mv	a6,a5
 800c34e:	081277b7          	lui	a5,0x8127
 800c352:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c356:	0007c783          	lbu	a5,0(a5)
 800c35a:	853e                	mv	a0,a5
 800c35c:	081277b7          	lui	a5,0x8127
 800c360:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c364:	0047c703          	lbu	a4,4(a5)
 800c368:	0057c583          	lbu	a1,5(a5)
 800c36c:	05a2                	slli	a1,a1,0x8
 800c36e:	8f4d                	or	a4,a4,a1
 800c370:	0067c583          	lbu	a1,6(a5)
 800c374:	05c2                	slli	a1,a1,0x10
 800c376:	8f4d                	or	a4,a4,a1
 800c378:	0077c583          	lbu	a1,7(a5)
 800c37c:	05e2                	slli	a1,a1,0x18
 800c37e:	8f4d                	or	a4,a4,a1
 800c380:	863a                	mv	a2,a4
 800c382:	0087c703          	lbu	a4,8(a5)
 800c386:	0097c583          	lbu	a1,9(a5)
 800c38a:	05a2                	slli	a1,a1,0x8
 800c38c:	8f4d                	or	a4,a4,a1
 800c38e:	00a7c583          	lbu	a1,10(a5)
 800c392:	05c2                	slli	a1,a1,0x10
 800c394:	8f4d                	or	a4,a4,a1
 800c396:	00b7c783          	lbu	a5,11(a5)
 800c39a:	07e2                	slli	a5,a5,0x18
 800c39c:	8fd9                	or	a5,a5,a4
 800c39e:	86be                	mv	a3,a5
 800c3a0:	081287b7          	lui	a5,0x8128
 800c3a4:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c3a8:	00181793          	slli	a5,a6,0x1
 800c3ac:	97aa                	add	a5,a5,a0
 800c3ae:	08c78793          	addi	a5,a5,140
 800c3b2:	078e                	slli	a5,a5,0x3
 800c3b4:	97ba                	add	a5,a5,a4
 800c3b6:	c790                	sw	a2,8(a5)
 800c3b8:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm1_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c3ba:	081287b7          	lui	a5,0x8128
 800c3be:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c3c2:	0007c783          	lbu	a5,0(a5)
 800c3c6:	853e                	mv	a0,a5
 800c3c8:	081277b7          	lui	a5,0x8127
 800c3cc:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c3d0:	0007c783          	lbu	a5,0(a5)
 800c3d4:	85be                	mv	a1,a5
 800c3d6:	081287b7          	lui	a5,0x8128
 800c3da:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c3de:	4307a603          	lw	a2,1072(a5)
 800c3e2:	4347a683          	lw	a3,1076(a5)
 800c3e6:	081287b7          	lui	a5,0x8128
 800c3ea:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c3ee:	00151793          	slli	a5,a0,0x1
 800c3f2:	97ae                	add	a5,a5,a1
 800c3f4:	08c78793          	addi	a5,a5,140
 800c3f8:	078e                	slli	a5,a5,0x3
 800c3fa:	97ba                	add	a5,a5,a4
 800c3fc:	c790                	sw	a2,8(a5)
 800c3fe:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[1] = node.ts_curr_rmark;
 800c400:	081287b7          	lui	a5,0x8128
 800c404:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c408:	4307a703          	lw	a4,1072(a5)
 800c40c:	4347a783          	lw	a5,1076(a5)
 800c410:	081286b7          	lui	a3,0x8128
 800c414:	0f868693          	addi	a3,a3,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800c418:	c698                	sw	a4,8(a3)
 800c41a:	c6dc                	sw	a5,12(a3)
					break;
 800c41c:	aadd                	j	800c612 <processUwbRx+0xd54>
					if(node.dev_id==1)
 800c41e:	081287b7          	lui	a5,0x8128
 800c422:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c426:	0007c703          	lbu	a4,0(a5)
 800c42a:	4785                	li	a5,1
 800c42c:	06f71f63          	bne	a4,a5,800c4aa <processUwbRx+0xbec>
						node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c430:	081277b7          	lui	a5,0x8127
 800c434:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c438:	0007c783          	lbu	a5,0(a5)
 800c43c:	883e                	mv	a6,a5
 800c43e:	081287b7          	lui	a5,0x8128
 800c442:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c446:	0007c783          	lbu	a5,0(a5)
 800c44a:	853e                	mv	a0,a5
 800c44c:	081277b7          	lui	a5,0x8127
 800c450:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c454:	0167c703          	lbu	a4,22(a5)
 800c458:	0177c583          	lbu	a1,23(a5)
 800c45c:	05a2                	slli	a1,a1,0x8
 800c45e:	8f4d                	or	a4,a4,a1
 800c460:	0187c583          	lbu	a1,24(a5)
 800c464:	05c2                	slli	a1,a1,0x10
 800c466:	8f4d                	or	a4,a4,a1
 800c468:	0197c583          	lbu	a1,25(a5)
 800c46c:	05e2                	slli	a1,a1,0x18
 800c46e:	8f4d                	or	a4,a4,a1
 800c470:	863a                	mv	a2,a4
 800c472:	01a7c703          	lbu	a4,26(a5)
 800c476:	01b7c583          	lbu	a1,27(a5)
 800c47a:	05a2                	slli	a1,a1,0x8
 800c47c:	8f4d                	or	a4,a4,a1
 800c47e:	01c7c583          	lbu	a1,28(a5)
 800c482:	05c2                	slli	a1,a1,0x10
 800c484:	8f4d                	or	a4,a4,a1
 800c486:	01d7c783          	lbu	a5,29(a5)
 800c48a:	07e2                	slli	a5,a5,0x18
 800c48c:	8fd9                	or	a5,a5,a4
 800c48e:	86be                	mv	a3,a5
 800c490:	081287b7          	lui	a5,0x8128
 800c494:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c498:	00181793          	slli	a5,a6,0x1
 800c49c:	97aa                	add	a5,a5,a0
 800c49e:	08c78793          	addi	a5,a5,140
 800c4a2:	078e                	slli	a5,a5,0x3
 800c4a4:	97ba                	add	a5,a5,a4
 800c4a6:	c790                	sw	a2,8(a5)
 800c4a8:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c4aa:	081287b7          	lui	a5,0x8128
 800c4ae:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c4b2:	0007c783          	lbu	a5,0(a5)
 800c4b6:	efb5                	bnez	a5,800c532 <processUwbRx+0xc74>
						node.trx_stamps_subfrm2_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c4b8:	081277b7          	lui	a5,0x8127
 800c4bc:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c4c0:	0007c783          	lbu	a5,0(a5)
 800c4c4:	883e                	mv	a6,a5
 800c4c6:	081287b7          	lui	a5,0x8128
 800c4ca:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c4ce:	0007c783          	lbu	a5,0(a5)
 800c4d2:	853e                	mv	a0,a5
 800c4d4:	081277b7          	lui	a5,0x8127
 800c4d8:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c4dc:	0167c703          	lbu	a4,22(a5)
 800c4e0:	0177c583          	lbu	a1,23(a5)
 800c4e4:	05a2                	slli	a1,a1,0x8
 800c4e6:	8f4d                	or	a4,a4,a1
 800c4e8:	0187c583          	lbu	a1,24(a5)
 800c4ec:	05c2                	slli	a1,a1,0x10
 800c4ee:	8f4d                	or	a4,a4,a1
 800c4f0:	0197c583          	lbu	a1,25(a5)
 800c4f4:	05e2                	slli	a1,a1,0x18
 800c4f6:	8f4d                	or	a4,a4,a1
 800c4f8:	863a                	mv	a2,a4
 800c4fa:	01a7c703          	lbu	a4,26(a5)
 800c4fe:	01b7c583          	lbu	a1,27(a5)
 800c502:	05a2                	slli	a1,a1,0x8
 800c504:	8f4d                	or	a4,a4,a1
 800c506:	01c7c583          	lbu	a1,28(a5)
 800c50a:	05c2                	slli	a1,a1,0x10
 800c50c:	8f4d                	or	a4,a4,a1
 800c50e:	01d7c783          	lbu	a5,29(a5)
 800c512:	07e2                	slli	a5,a5,0x18
 800c514:	8fd9                	or	a5,a5,a4
 800c516:	86be                	mv	a3,a5
 800c518:	081287b7          	lui	a5,0x8128
 800c51c:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c520:	00181793          	slli	a5,a6,0x1
 800c524:	97aa                	add	a5,a5,a0
 800c526:	09078793          	addi	a5,a5,144
 800c52a:	078e                	slli	a5,a5,0x3
 800c52c:	97ba                	add	a5,a5,a4
 800c52e:	c790                	sw	a2,8(a5)
 800c530:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm2_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c532:	081277b7          	lui	a5,0x8127
 800c536:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c53a:	0007c783          	lbu	a5,0(a5)
 800c53e:	883e                	mv	a6,a5
 800c540:	081277b7          	lui	a5,0x8127
 800c544:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c548:	0007c783          	lbu	a5,0(a5)
 800c54c:	853e                	mv	a0,a5
 800c54e:	081277b7          	lui	a5,0x8127
 800c552:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c556:	0047c703          	lbu	a4,4(a5)
 800c55a:	0057c583          	lbu	a1,5(a5)
 800c55e:	05a2                	slli	a1,a1,0x8
 800c560:	8f4d                	or	a4,a4,a1
 800c562:	0067c583          	lbu	a1,6(a5)
 800c566:	05c2                	slli	a1,a1,0x10
 800c568:	8f4d                	or	a4,a4,a1
 800c56a:	0077c583          	lbu	a1,7(a5)
 800c56e:	05e2                	slli	a1,a1,0x18
 800c570:	8f4d                	or	a4,a4,a1
 800c572:	863a                	mv	a2,a4
 800c574:	0087c703          	lbu	a4,8(a5)
 800c578:	0097c583          	lbu	a1,9(a5)
 800c57c:	05a2                	slli	a1,a1,0x8
 800c57e:	8f4d                	or	a4,a4,a1
 800c580:	00a7c583          	lbu	a1,10(a5)
 800c584:	05c2                	slli	a1,a1,0x10
 800c586:	8f4d                	or	a4,a4,a1
 800c588:	00b7c783          	lbu	a5,11(a5)
 800c58c:	07e2                	slli	a5,a5,0x18
 800c58e:	8fd9                	or	a5,a5,a4
 800c590:	86be                	mv	a3,a5
 800c592:	081287b7          	lui	a5,0x8128
 800c596:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c59a:	00181793          	slli	a5,a6,0x1
 800c59e:	97aa                	add	a5,a5,a0
 800c5a0:	09078793          	addi	a5,a5,144
 800c5a4:	078e                	slli	a5,a5,0x3
 800c5a6:	97ba                	add	a5,a5,a4
 800c5a8:	c790                	sw	a2,8(a5)
 800c5aa:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm2_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c5ac:	081287b7          	lui	a5,0x8128
 800c5b0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c5b4:	0007c783          	lbu	a5,0(a5)
 800c5b8:	853e                	mv	a0,a5
 800c5ba:	081277b7          	lui	a5,0x8127
 800c5be:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c5c2:	0007c783          	lbu	a5,0(a5)
 800c5c6:	85be                	mv	a1,a5
 800c5c8:	081287b7          	lui	a5,0x8128
 800c5cc:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c5d0:	4307a603          	lw	a2,1072(a5)
 800c5d4:	4347a683          	lw	a3,1076(a5)
 800c5d8:	081287b7          	lui	a5,0x8128
 800c5dc:	9d078713          	addi	a4,a5,-1584 # 81279d0 <node>
 800c5e0:	00151793          	slli	a5,a0,0x1
 800c5e4:	97ae                	add	a5,a5,a1
 800c5e6:	09078793          	addi	a5,a5,144
 800c5ea:	078e                	slli	a5,a5,0x3
 800c5ec:	97ba                	add	a5,a5,a4
 800c5ee:	c790                	sw	a2,8(a5)
 800c5f0:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[2] = node.ts_curr_rmark;
 800c5f2:	081287b7          	lui	a5,0x8128
 800c5f6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800c5fa:	4307a703          	lw	a4,1072(a5)
 800c5fe:	4347a783          	lw	a5,1076(a5)
 800c602:	081286b7          	lui	a3,0x8128
 800c606:	0f868693          	addi	a3,a3,248 # 81280f8 <thmts_tx_frame_rx_stamp>
 800c60a:	ca98                	sw	a4,16(a3)
 800c60c:	cadc                	sw	a5,20(a3)
					break;
 800c60e:	a011                	j	800c612 <processUwbRx+0xd54>
					break;
 800c610:	0001                	nop
			}


			//CIRPDOA
			int subfrm_idx = thmts_rx_frame.head.subfrm_id;
 800c612:	081277b7          	lui	a5,0x8127
 800c616:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800c61a:	0017c783          	lbu	a5,1(a5)
 800c61e:	faf42a23          	sw	a5,-76(s0)
			if(subfrm_idx >= 0 && subfrm_idx <= 2)
 800c622:	fb442783          	lw	a5,-76(s0)
 800c626:	4607c263          	bltz	a5,800ca8a <processUwbRx+0x11cc>
 800c62a:	fb442703          	lw	a4,-76(s0)
 800c62e:	4789                	li	a5,2
 800c630:	44e7cd63          	blt	a5,a4,800ca8a <processUwbRx+0x11cc>
			{
				if(firstPeakIdx == 1021)
 800c634:	081197b7          	lui	a5,0x8119
 800c638:	0707d703          	lhu	a4,112(a5) # 8119070 <firstPeakIdx>
 800c63c:	3fd00793          	li	a5,1021
 800c640:	14f71563          	bne	a4,a5,800c78a <processUwbRx+0xecc>
				{
					CIR_data0[subfrm_idx][0] = channel0_CIR[1020];
 800c644:	081247b7          	lui	a5,0x8124
 800c648:	27078713          	addi	a4,a5,624 # 8124270 <channel0_CIR>
 800c64c:	6785                	lui	a5,0x1
 800c64e:	97ba                	add	a5,a5,a4
 800c650:	ff07a703          	lw	a4,-16(a5) # ff0 <__HEAP_SIZE+0x7f0>
 800c654:	081217b7          	lui	a5,0x8121
 800c658:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c65c:	fb442603          	lw	a2,-76(s0)
 800c660:	47b1                	li	a5,12
 800c662:	02f607b3          	mul	a5,a2,a5
 800c666:	97b6                	add	a5,a5,a3
 800c668:	c398                	sw	a4,0(a5)
					CIR_data0[subfrm_idx][1] = channel0_CIR[1021];
 800c66a:	081247b7          	lui	a5,0x8124
 800c66e:	27078713          	addi	a4,a5,624 # 8124270 <channel0_CIR>
 800c672:	6785                	lui	a5,0x1
 800c674:	97ba                	add	a5,a5,a4
 800c676:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c67a:	081217b7          	lui	a5,0x8121
 800c67e:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c682:	fb442603          	lw	a2,-76(s0)
 800c686:	47b1                	li	a5,12
 800c688:	02f607b3          	mul	a5,a2,a5
 800c68c:	97b6                	add	a5,a5,a3
 800c68e:	c3d8                	sw	a4,4(a5)
					CIR_data0[subfrm_idx][2] = channel0_CIR[0];
 800c690:	081247b7          	lui	a5,0x8124
 800c694:	27078793          	addi	a5,a5,624 # 8124270 <channel0_CIR>
 800c698:	4398                	lw	a4,0(a5)
 800c69a:	081217b7          	lui	a5,0x8121
 800c69e:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c6a2:	fb442603          	lw	a2,-76(s0)
 800c6a6:	47b1                	li	a5,12
 800c6a8:	02f607b3          	mul	a5,a2,a5
 800c6ac:	97b6                	add	a5,a5,a3
 800c6ae:	c798                	sw	a4,8(a5)

					CIR_data1[subfrm_idx][0] = channel1_CIR[1020];
 800c6b0:	081257b7          	lui	a5,0x8125
 800c6b4:	26878713          	addi	a4,a5,616 # 8125268 <channel1_CIR>
 800c6b8:	6785                	lui	a5,0x1
 800c6ba:	97ba                	add	a5,a5,a4
 800c6bc:	ff07a703          	lw	a4,-16(a5) # ff0 <__HEAP_SIZE+0x7f0>
 800c6c0:	081217b7          	lui	a5,0x8121
 800c6c4:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c6c8:	fb442603          	lw	a2,-76(s0)
 800c6cc:	47b1                	li	a5,12
 800c6ce:	02f607b3          	mul	a5,a2,a5
 800c6d2:	97b6                	add	a5,a5,a3
 800c6d4:	c398                	sw	a4,0(a5)
					CIR_data1[subfrm_idx][1] = channel1_CIR[1021];
 800c6d6:	081257b7          	lui	a5,0x8125
 800c6da:	26878713          	addi	a4,a5,616 # 8125268 <channel1_CIR>
 800c6de:	6785                	lui	a5,0x1
 800c6e0:	97ba                	add	a5,a5,a4
 800c6e2:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c6e6:	081217b7          	lui	a5,0x8121
 800c6ea:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c6ee:	fb442603          	lw	a2,-76(s0)
 800c6f2:	47b1                	li	a5,12
 800c6f4:	02f607b3          	mul	a5,a2,a5
 800c6f8:	97b6                	add	a5,a5,a3
 800c6fa:	c3d8                	sw	a4,4(a5)
					CIR_data1[subfrm_idx][2] = channel1_CIR[0];
 800c6fc:	081257b7          	lui	a5,0x8125
 800c700:	26878793          	addi	a5,a5,616 # 8125268 <channel1_CIR>
 800c704:	4398                	lw	a4,0(a5)
 800c706:	081217b7          	lui	a5,0x8121
 800c70a:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c70e:	fb442603          	lw	a2,-76(s0)
 800c712:	47b1                	li	a5,12
 800c714:	02f607b3          	mul	a5,a2,a5
 800c718:	97b6                	add	a5,a5,a3
 800c71a:	c798                	sw	a4,8(a5)

					CIR_data2[subfrm_idx][0] = channel2_CIR[1020];
 800c71c:	081267b7          	lui	a5,0x8126
 800c720:	26078713          	addi	a4,a5,608 # 8126260 <channel2_CIR>
 800c724:	6785                	lui	a5,0x1
 800c726:	97ba                	add	a5,a5,a4
 800c728:	ff07a703          	lw	a4,-16(a5) # ff0 <__HEAP_SIZE+0x7f0>
 800c72c:	081217b7          	lui	a5,0x8121
 800c730:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c734:	fb442603          	lw	a2,-76(s0)
 800c738:	47b1                	li	a5,12
 800c73a:	02f607b3          	mul	a5,a2,a5
 800c73e:	97b6                	add	a5,a5,a3
 800c740:	c398                	sw	a4,0(a5)
					CIR_data2[subfrm_idx][1] = channel2_CIR[1021];
 800c742:	081267b7          	lui	a5,0x8126
 800c746:	26078713          	addi	a4,a5,608 # 8126260 <channel2_CIR>
 800c74a:	6785                	lui	a5,0x1
 800c74c:	97ba                	add	a5,a5,a4
 800c74e:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c752:	081217b7          	lui	a5,0x8121
 800c756:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c75a:	fb442603          	lw	a2,-76(s0)
 800c75e:	47b1                	li	a5,12
 800c760:	02f607b3          	mul	a5,a2,a5
 800c764:	97b6                	add	a5,a5,a3
 800c766:	c3d8                	sw	a4,4(a5)
					CIR_data2[subfrm_idx][2] = channel2_CIR[0];
 800c768:	081267b7          	lui	a5,0x8126
 800c76c:	26078793          	addi	a5,a5,608 # 8126260 <channel2_CIR>
 800c770:	4398                	lw	a4,0(a5)
 800c772:	081217b7          	lui	a5,0x8121
 800c776:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c77a:	fb442603          	lw	a2,-76(s0)
 800c77e:	47b1                	li	a5,12
 800c780:	02f607b3          	mul	a5,a2,a5
 800c784:	97b6                	add	a5,a5,a3
 800c786:	c798                	sw	a4,8(a5)
 800c788:	a609                	j	800ca8a <processUwbRx+0x11cc>
				}
				else if(firstPeakIdx == 0)
 800c78a:	081197b7          	lui	a5,0x8119
 800c78e:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c792:	12079c63          	bnez	a5,800c8ca <processUwbRx+0x100c>
				{
					CIR_data0[subfrm_idx][0] = channel0_CIR[1021];
 800c796:	081247b7          	lui	a5,0x8124
 800c79a:	27078713          	addi	a4,a5,624 # 8124270 <channel0_CIR>
 800c79e:	6785                	lui	a5,0x1
 800c7a0:	97ba                	add	a5,a5,a4
 800c7a2:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c7a6:	081217b7          	lui	a5,0x8121
 800c7aa:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c7ae:	fb442603          	lw	a2,-76(s0)
 800c7b2:	47b1                	li	a5,12
 800c7b4:	02f607b3          	mul	a5,a2,a5
 800c7b8:	97b6                	add	a5,a5,a3
 800c7ba:	c398                	sw	a4,0(a5)
					CIR_data0[subfrm_idx][1] = channel0_CIR[0];
 800c7bc:	081247b7          	lui	a5,0x8124
 800c7c0:	27078793          	addi	a5,a5,624 # 8124270 <channel0_CIR>
 800c7c4:	4398                	lw	a4,0(a5)
 800c7c6:	081217b7          	lui	a5,0x8121
 800c7ca:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c7ce:	fb442603          	lw	a2,-76(s0)
 800c7d2:	47b1                	li	a5,12
 800c7d4:	02f607b3          	mul	a5,a2,a5
 800c7d8:	97b6                	add	a5,a5,a3
 800c7da:	c3d8                	sw	a4,4(a5)
					CIR_data0[subfrm_idx][2] = channel0_CIR[1];
 800c7dc:	081247b7          	lui	a5,0x8124
 800c7e0:	27078793          	addi	a5,a5,624 # 8124270 <channel0_CIR>
 800c7e4:	43d8                	lw	a4,4(a5)
 800c7e6:	081217b7          	lui	a5,0x8121
 800c7ea:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c7ee:	fb442603          	lw	a2,-76(s0)
 800c7f2:	47b1                	li	a5,12
 800c7f4:	02f607b3          	mul	a5,a2,a5
 800c7f8:	97b6                	add	a5,a5,a3
 800c7fa:	c798                	sw	a4,8(a5)

					CIR_data1[subfrm_idx][0] = channel1_CIR[1021];
 800c7fc:	081257b7          	lui	a5,0x8125
 800c800:	26878713          	addi	a4,a5,616 # 8125268 <channel1_CIR>
 800c804:	6785                	lui	a5,0x1
 800c806:	97ba                	add	a5,a5,a4
 800c808:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c80c:	081217b7          	lui	a5,0x8121
 800c810:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c814:	fb442603          	lw	a2,-76(s0)
 800c818:	47b1                	li	a5,12
 800c81a:	02f607b3          	mul	a5,a2,a5
 800c81e:	97b6                	add	a5,a5,a3
 800c820:	c398                	sw	a4,0(a5)
					CIR_data1[subfrm_idx][1] = channel1_CIR[0];
 800c822:	081257b7          	lui	a5,0x8125
 800c826:	26878793          	addi	a5,a5,616 # 8125268 <channel1_CIR>
 800c82a:	4398                	lw	a4,0(a5)
 800c82c:	081217b7          	lui	a5,0x8121
 800c830:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c834:	fb442603          	lw	a2,-76(s0)
 800c838:	47b1                	li	a5,12
 800c83a:	02f607b3          	mul	a5,a2,a5
 800c83e:	97b6                	add	a5,a5,a3
 800c840:	c3d8                	sw	a4,4(a5)
					CIR_data1[subfrm_idx][2] = channel1_CIR[1];
 800c842:	081257b7          	lui	a5,0x8125
 800c846:	26878793          	addi	a5,a5,616 # 8125268 <channel1_CIR>
 800c84a:	43d8                	lw	a4,4(a5)
 800c84c:	081217b7          	lui	a5,0x8121
 800c850:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c854:	fb442603          	lw	a2,-76(s0)
 800c858:	47b1                	li	a5,12
 800c85a:	02f607b3          	mul	a5,a2,a5
 800c85e:	97b6                	add	a5,a5,a3
 800c860:	c798                	sw	a4,8(a5)

					CIR_data2[subfrm_idx][0] = channel2_CIR[1021];
 800c862:	081267b7          	lui	a5,0x8126
 800c866:	26078713          	addi	a4,a5,608 # 8126260 <channel2_CIR>
 800c86a:	6785                	lui	a5,0x1
 800c86c:	97ba                	add	a5,a5,a4
 800c86e:	ff47a703          	lw	a4,-12(a5) # ff4 <__HEAP_SIZE+0x7f4>
 800c872:	081217b7          	lui	a5,0x8121
 800c876:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c87a:	fb442603          	lw	a2,-76(s0)
 800c87e:	47b1                	li	a5,12
 800c880:	02f607b3          	mul	a5,a2,a5
 800c884:	97b6                	add	a5,a5,a3
 800c886:	c398                	sw	a4,0(a5)
					CIR_data2[subfrm_idx][1] = channel2_CIR[0];
 800c888:	081267b7          	lui	a5,0x8126
 800c88c:	26078793          	addi	a5,a5,608 # 8126260 <channel2_CIR>
 800c890:	4398                	lw	a4,0(a5)
 800c892:	081217b7          	lui	a5,0x8121
 800c896:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c89a:	fb442603          	lw	a2,-76(s0)
 800c89e:	47b1                	li	a5,12
 800c8a0:	02f607b3          	mul	a5,a2,a5
 800c8a4:	97b6                	add	a5,a5,a3
 800c8a6:	c3d8                	sw	a4,4(a5)
					CIR_data2[subfrm_idx][2] = channel2_CIR[1];
 800c8a8:	081267b7          	lui	a5,0x8126
 800c8ac:	26078793          	addi	a5,a5,608 # 8126260 <channel2_CIR>
 800c8b0:	43d8                	lw	a4,4(a5)
 800c8b2:	081217b7          	lui	a5,0x8121
 800c8b6:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800c8ba:	fb442603          	lw	a2,-76(s0)
 800c8be:	47b1                	li	a5,12
 800c8c0:	02f607b3          	mul	a5,a2,a5
 800c8c4:	97b6                	add	a5,a5,a3
 800c8c6:	c798                	sw	a4,8(a5)
 800c8c8:	a2c9                	j	800ca8a <processUwbRx+0x11cc>
				}
				else if(firstPeakIdx > 0 && firstPeakIdx < 1021)
 800c8ca:	081197b7          	lui	a5,0x8119
 800c8ce:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c8d2:	1a078c63          	beqz	a5,800ca8a <processUwbRx+0x11cc>
 800c8d6:	081197b7          	lui	a5,0x8119
 800c8da:	0707d703          	lhu	a4,112(a5) # 8119070 <firstPeakIdx>
 800c8de:	3fc00793          	li	a5,1020
 800c8e2:	1ae7e463          	bltu	a5,a4,800ca8a <processUwbRx+0x11cc>
				{
					CIR_data0[subfrm_idx][0] = channel0_CIR[firstPeakIdx - 1];
 800c8e6:	081197b7          	lui	a5,0x8119
 800c8ea:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c8ee:	17fd                	addi	a5,a5,-1
 800c8f0:	08124737          	lui	a4,0x8124
 800c8f4:	27070713          	addi	a4,a4,624 # 8124270 <channel0_CIR>
 800c8f8:	078a                	slli	a5,a5,0x2
 800c8fa:	97ba                	add	a5,a5,a4
 800c8fc:	4398                	lw	a4,0(a5)
 800c8fe:	081217b7          	lui	a5,0x8121
 800c902:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c906:	fb442603          	lw	a2,-76(s0)
 800c90a:	47b1                	li	a5,12
 800c90c:	02f607b3          	mul	a5,a2,a5
 800c910:	97b6                	add	a5,a5,a3
 800c912:	c398                	sw	a4,0(a5)
					CIR_data0[subfrm_idx][1] = channel0_CIR[firstPeakIdx];
 800c914:	081197b7          	lui	a5,0x8119
 800c918:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c91c:	86be                	mv	a3,a5
 800c91e:	081247b7          	lui	a5,0x8124
 800c922:	27078713          	addi	a4,a5,624 # 8124270 <channel0_CIR>
 800c926:	00269793          	slli	a5,a3,0x2
 800c92a:	97ba                	add	a5,a5,a4
 800c92c:	4398                	lw	a4,0(a5)
 800c92e:	081217b7          	lui	a5,0x8121
 800c932:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c936:	fb442603          	lw	a2,-76(s0)
 800c93a:	47b1                	li	a5,12
 800c93c:	02f607b3          	mul	a5,a2,a5
 800c940:	97b6                	add	a5,a5,a3
 800c942:	c3d8                	sw	a4,4(a5)
					CIR_data0[subfrm_idx][2] = channel0_CIR[firstPeakIdx + 1];
 800c944:	081197b7          	lui	a5,0x8119
 800c948:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c94c:	0785                	addi	a5,a5,1
 800c94e:	08124737          	lui	a4,0x8124
 800c952:	27070713          	addi	a4,a4,624 # 8124270 <channel0_CIR>
 800c956:	078a                	slli	a5,a5,0x2
 800c958:	97ba                	add	a5,a5,a4
 800c95a:	4398                	lw	a4,0(a5)
 800c95c:	081217b7          	lui	a5,0x8121
 800c960:	d5878693          	addi	a3,a5,-680 # 8120d58 <CIR_data0>
 800c964:	fb442603          	lw	a2,-76(s0)
 800c968:	47b1                	li	a5,12
 800c96a:	02f607b3          	mul	a5,a2,a5
 800c96e:	97b6                	add	a5,a5,a3
 800c970:	c798                	sw	a4,8(a5)

					CIR_data1[subfrm_idx][0] = channel1_CIR[firstPeakIdx - 1];
 800c972:	081197b7          	lui	a5,0x8119
 800c976:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c97a:	17fd                	addi	a5,a5,-1
 800c97c:	08125737          	lui	a4,0x8125
 800c980:	26870713          	addi	a4,a4,616 # 8125268 <channel1_CIR>
 800c984:	078a                	slli	a5,a5,0x2
 800c986:	97ba                	add	a5,a5,a4
 800c988:	4398                	lw	a4,0(a5)
 800c98a:	081217b7          	lui	a5,0x8121
 800c98e:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c992:	fb442603          	lw	a2,-76(s0)
 800c996:	47b1                	li	a5,12
 800c998:	02f607b3          	mul	a5,a2,a5
 800c99c:	97b6                	add	a5,a5,a3
 800c99e:	c398                	sw	a4,0(a5)
					CIR_data1[subfrm_idx][1] = channel1_CIR[firstPeakIdx];
 800c9a0:	081197b7          	lui	a5,0x8119
 800c9a4:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c9a8:	86be                	mv	a3,a5
 800c9aa:	081257b7          	lui	a5,0x8125
 800c9ae:	26878713          	addi	a4,a5,616 # 8125268 <channel1_CIR>
 800c9b2:	00269793          	slli	a5,a3,0x2
 800c9b6:	97ba                	add	a5,a5,a4
 800c9b8:	4398                	lw	a4,0(a5)
 800c9ba:	081217b7          	lui	a5,0x8121
 800c9be:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c9c2:	fb442603          	lw	a2,-76(s0)
 800c9c6:	47b1                	li	a5,12
 800c9c8:	02f607b3          	mul	a5,a2,a5
 800c9cc:	97b6                	add	a5,a5,a3
 800c9ce:	c3d8                	sw	a4,4(a5)
					CIR_data1[subfrm_idx][2] = channel1_CIR[firstPeakIdx + 1];
 800c9d0:	081197b7          	lui	a5,0x8119
 800c9d4:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800c9d8:	0785                	addi	a5,a5,1
 800c9da:	08125737          	lui	a4,0x8125
 800c9de:	26870713          	addi	a4,a4,616 # 8125268 <channel1_CIR>
 800c9e2:	078a                	slli	a5,a5,0x2
 800c9e4:	97ba                	add	a5,a5,a4
 800c9e6:	4398                	lw	a4,0(a5)
 800c9e8:	081217b7          	lui	a5,0x8121
 800c9ec:	d7c78693          	addi	a3,a5,-644 # 8120d7c <CIR_data1>
 800c9f0:	fb442603          	lw	a2,-76(s0)
 800c9f4:	47b1                	li	a5,12
 800c9f6:	02f607b3          	mul	a5,a2,a5
 800c9fa:	97b6                	add	a5,a5,a3
 800c9fc:	c798                	sw	a4,8(a5)

					CIR_data2[subfrm_idx][0] = channel2_CIR[firstPeakIdx - 1];
 800c9fe:	081197b7          	lui	a5,0x8119
 800ca02:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800ca06:	17fd                	addi	a5,a5,-1
 800ca08:	08126737          	lui	a4,0x8126
 800ca0c:	26070713          	addi	a4,a4,608 # 8126260 <channel2_CIR>
 800ca10:	078a                	slli	a5,a5,0x2
 800ca12:	97ba                	add	a5,a5,a4
 800ca14:	4398                	lw	a4,0(a5)
 800ca16:	081217b7          	lui	a5,0x8121
 800ca1a:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800ca1e:	fb442603          	lw	a2,-76(s0)
 800ca22:	47b1                	li	a5,12
 800ca24:	02f607b3          	mul	a5,a2,a5
 800ca28:	97b6                	add	a5,a5,a3
 800ca2a:	c398                	sw	a4,0(a5)
					CIR_data2[subfrm_idx][1] = channel2_CIR[firstPeakIdx];
 800ca2c:	081197b7          	lui	a5,0x8119
 800ca30:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800ca34:	86be                	mv	a3,a5
 800ca36:	081267b7          	lui	a5,0x8126
 800ca3a:	26078713          	addi	a4,a5,608 # 8126260 <channel2_CIR>
 800ca3e:	00269793          	slli	a5,a3,0x2
 800ca42:	97ba                	add	a5,a5,a4
 800ca44:	4398                	lw	a4,0(a5)
 800ca46:	081217b7          	lui	a5,0x8121
 800ca4a:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800ca4e:	fb442603          	lw	a2,-76(s0)
 800ca52:	47b1                	li	a5,12
 800ca54:	02f607b3          	mul	a5,a2,a5
 800ca58:	97b6                	add	a5,a5,a3
 800ca5a:	c3d8                	sw	a4,4(a5)
					CIR_data2[subfrm_idx][2] = channel2_CIR[firstPeakIdx + 1];
 800ca5c:	081197b7          	lui	a5,0x8119
 800ca60:	0707d783          	lhu	a5,112(a5) # 8119070 <firstPeakIdx>
 800ca64:	0785                	addi	a5,a5,1
 800ca66:	08126737          	lui	a4,0x8126
 800ca6a:	26070713          	addi	a4,a4,608 # 8126260 <channel2_CIR>
 800ca6e:	078a                	slli	a5,a5,0x2
 800ca70:	97ba                	add	a5,a5,a4
 800ca72:	4398                	lw	a4,0(a5)
 800ca74:	081217b7          	lui	a5,0x8121
 800ca78:	da078693          	addi	a3,a5,-608 # 8120da0 <CIR_data2>
 800ca7c:	fb442603          	lw	a2,-76(s0)
 800ca80:	47b1                	li	a5,12
 800ca82:	02f607b3          	mul	a5,a2,a5
 800ca86:	97b6                	add	a5,a5,a3
 800ca88:	c798                	sw	a4,8(a5)
				}

			}


			node.user_data_rx_valid = 1;
 800ca8a:	081287b7          	lui	a5,0x8128
 800ca8e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800ca92:	4705                	li	a4,1
 800ca94:	40e78b23          	sb	a4,1046(a5)
			memcpy(node.user_data_rx, thmts_rx_frame.user_data,USER_DATA_LENGTH * sizeof(node.user_data[0]));
 800ca98:	20000613          	li	a2,512
 800ca9c:	081277b7          	lui	a5,0x8127
 800caa0:	4a678593          	addi	a1,a5,1190 # 81274a6 <thmts_rx_frame+0x1e>
 800caa4:	081287b7          	lui	a5,0x8128
 800caa8:	be678513          	addi	a0,a5,-1050 # 8127be6 <node+0x216>
 800caac:	6c4090ef          	jal	ra,8016170 <memcpy>

			// slaveclk drift
			if (node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800cab0:	081287b7          	lui	a5,0x8128
 800cab4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800cab8:	0027c703          	lbu	a4,2(a5)
 800cabc:	4785                	li	a5,1
 800cabe:	22f71e63          	bne	a4,a5,800ccfa <processUwbRx+0x143c>
			{
				pps_adjust.rx_time_set[pps_adjust.tr_cnt] = node.ts_curr_rmark;
 800cac2:	081217b7          	lui	a5,0x8121
 800cac6:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800caca:	0607c783          	lbu	a5,96(a5)
 800cace:	85be                	mv	a1,a5
 800cad0:	081287b7          	lui	a5,0x8128
 800cad4:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800cad8:	4307a603          	lw	a2,1072(a5)
 800cadc:	4347a683          	lw	a3,1076(a5)
 800cae0:	081217b7          	lui	a5,0x8121
 800cae4:	adc78713          	addi	a4,a5,-1316 # 8120adc <pps_adjust>
 800cae8:	00458793          	addi	a5,a1,4 # fa004 <__HEAP_SIZE+0xf9804>
 800caec:	078e                	slli	a5,a5,0x3
 800caee:	97ba                	add	a5,a5,a4
 800caf0:	0ff67513          	zext.b	a0,a2
 800caf4:	0087c703          	lbu	a4,8(a5)
 800caf8:	8b01                	andi	a4,a4,0
 800cafa:	85ba                	mv	a1,a4
 800cafc:	872a                	mv	a4,a0
 800cafe:	8f4d                	or	a4,a4,a1
 800cb00:	00e78423          	sb	a4,8(a5)
 800cb04:	00865713          	srli	a4,a2,0x8
 800cb08:	0ff77513          	zext.b	a0,a4
 800cb0c:	0097c703          	lbu	a4,9(a5)
 800cb10:	8b01                	andi	a4,a4,0
 800cb12:	85ba                	mv	a1,a4
 800cb14:	872a                	mv	a4,a0
 800cb16:	8f4d                	or	a4,a4,a1
 800cb18:	00e784a3          	sb	a4,9(a5)
 800cb1c:	01065713          	srli	a4,a2,0x10
 800cb20:	0ff77513          	zext.b	a0,a4
 800cb24:	00a7c703          	lbu	a4,10(a5)
 800cb28:	8b01                	andi	a4,a4,0
 800cb2a:	85ba                	mv	a1,a4
 800cb2c:	872a                	mv	a4,a0
 800cb2e:	8f4d                	or	a4,a4,a1
 800cb30:	00e78523          	sb	a4,10(a5)
 800cb34:	01865513          	srli	a0,a2,0x18
 800cb38:	00b7c703          	lbu	a4,11(a5)
 800cb3c:	8b01                	andi	a4,a4,0
 800cb3e:	85ba                	mv	a1,a4
 800cb40:	872a                	mv	a4,a0
 800cb42:	8f4d                	or	a4,a4,a1
 800cb44:	00e785a3          	sb	a4,11(a5)
 800cb48:	0ff6f513          	zext.b	a0,a3
 800cb4c:	00c7c703          	lbu	a4,12(a5)
 800cb50:	8b01                	andi	a4,a4,0
 800cb52:	85ba                	mv	a1,a4
 800cb54:	872a                	mv	a4,a0
 800cb56:	8f4d                	or	a4,a4,a1
 800cb58:	00e78623          	sb	a4,12(a5)
 800cb5c:	0086d713          	srli	a4,a3,0x8
 800cb60:	0ff77513          	zext.b	a0,a4
 800cb64:	00d7c703          	lbu	a4,13(a5)
 800cb68:	8b01                	andi	a4,a4,0
 800cb6a:	85ba                	mv	a1,a4
 800cb6c:	872a                	mv	a4,a0
 800cb6e:	8f4d                	or	a4,a4,a1
 800cb70:	00e786a3          	sb	a4,13(a5)
 800cb74:	0106d713          	srli	a4,a3,0x10
 800cb78:	0ff77513          	zext.b	a0,a4
 800cb7c:	00e7c703          	lbu	a4,14(a5)
 800cb80:	8b01                	andi	a4,a4,0
 800cb82:	85ba                	mv	a1,a4
 800cb84:	872a                	mv	a4,a0
 800cb86:	8f4d                	or	a4,a4,a1
 800cb88:	00e78723          	sb	a4,14(a5)
 800cb8c:	0186d613          	srli	a2,a3,0x18
 800cb90:	00f7c703          	lbu	a4,15(a5)
 800cb94:	8b01                	andi	a4,a4,0
 800cb96:	86ba                	mv	a3,a4
 800cb98:	8732                	mv	a4,a2
 800cb9a:	8f55                	or	a4,a4,a3
 800cb9c:	00e787a3          	sb	a4,15(a5)
				pps_adjust.tx_time_set[pps_adjust.tr_cnt] = thmts_rx_frame.head.tx_stamp;
 800cba0:	081217b7          	lui	a5,0x8121
 800cba4:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800cba8:	0607c783          	lbu	a5,96(a5)
 800cbac:	853e                	mv	a0,a5
 800cbae:	081277b7          	lui	a5,0x8127
 800cbb2:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800cbb6:	0047c703          	lbu	a4,4(a5)
 800cbba:	0057c583          	lbu	a1,5(a5)
 800cbbe:	05a2                	slli	a1,a1,0x8
 800cbc0:	8f4d                	or	a4,a4,a1
 800cbc2:	0067c583          	lbu	a1,6(a5)
 800cbc6:	05c2                	slli	a1,a1,0x10
 800cbc8:	8f4d                	or	a4,a4,a1
 800cbca:	0077c583          	lbu	a1,7(a5)
 800cbce:	05e2                	slli	a1,a1,0x18
 800cbd0:	8f4d                	or	a4,a4,a1
 800cbd2:	863a                	mv	a2,a4
 800cbd4:	0087c703          	lbu	a4,8(a5)
 800cbd8:	0097c583          	lbu	a1,9(a5)
 800cbdc:	05a2                	slli	a1,a1,0x8
 800cbde:	8f4d                	or	a4,a4,a1
 800cbe0:	00a7c583          	lbu	a1,10(a5)
 800cbe4:	05c2                	slli	a1,a1,0x10
 800cbe6:	8f4d                	or	a4,a4,a1
 800cbe8:	00b7c783          	lbu	a5,11(a5)
 800cbec:	07e2                	slli	a5,a5,0x18
 800cbee:	8fd9                	or	a5,a5,a4
 800cbf0:	86be                	mv	a3,a5
 800cbf2:	081217b7          	lui	a5,0x8121
 800cbf6:	adc78713          	addi	a4,a5,-1316 # 8120adc <pps_adjust>
 800cbfa:	00351793          	slli	a5,a0,0x3
 800cbfe:	97ba                	add	a5,a5,a4
 800cc00:	0ff67513          	zext.b	a0,a2
 800cc04:	0007c703          	lbu	a4,0(a5)
 800cc08:	8b01                	andi	a4,a4,0
 800cc0a:	85ba                	mv	a1,a4
 800cc0c:	872a                	mv	a4,a0
 800cc0e:	8f4d                	or	a4,a4,a1
 800cc10:	00e78023          	sb	a4,0(a5)
 800cc14:	00865713          	srli	a4,a2,0x8
 800cc18:	0ff77513          	zext.b	a0,a4
 800cc1c:	0017c703          	lbu	a4,1(a5)
 800cc20:	8b01                	andi	a4,a4,0
 800cc22:	85ba                	mv	a1,a4
 800cc24:	872a                	mv	a4,a0
 800cc26:	8f4d                	or	a4,a4,a1
 800cc28:	00e780a3          	sb	a4,1(a5)
 800cc2c:	01065713          	srli	a4,a2,0x10
 800cc30:	0ff77513          	zext.b	a0,a4
 800cc34:	0027c703          	lbu	a4,2(a5)
 800cc38:	8b01                	andi	a4,a4,0
 800cc3a:	85ba                	mv	a1,a4
 800cc3c:	872a                	mv	a4,a0
 800cc3e:	8f4d                	or	a4,a4,a1
 800cc40:	00e78123          	sb	a4,2(a5)
 800cc44:	01865513          	srli	a0,a2,0x18
 800cc48:	0037c703          	lbu	a4,3(a5)
 800cc4c:	8b01                	andi	a4,a4,0
 800cc4e:	85ba                	mv	a1,a4
 800cc50:	872a                	mv	a4,a0
 800cc52:	8f4d                	or	a4,a4,a1
 800cc54:	00e781a3          	sb	a4,3(a5)
 800cc58:	0ff6f513          	zext.b	a0,a3
 800cc5c:	0047c703          	lbu	a4,4(a5)
 800cc60:	8b01                	andi	a4,a4,0
 800cc62:	85ba                	mv	a1,a4
 800cc64:	872a                	mv	a4,a0
 800cc66:	8f4d                	or	a4,a4,a1
 800cc68:	00e78223          	sb	a4,4(a5)
 800cc6c:	0086d713          	srli	a4,a3,0x8
 800cc70:	0ff77513          	zext.b	a0,a4
 800cc74:	0057c703          	lbu	a4,5(a5)
 800cc78:	8b01                	andi	a4,a4,0
 800cc7a:	85ba                	mv	a1,a4
 800cc7c:	872a                	mv	a4,a0
 800cc7e:	8f4d                	or	a4,a4,a1
 800cc80:	00e782a3          	sb	a4,5(a5)
 800cc84:	0106d713          	srli	a4,a3,0x10
 800cc88:	0ff77513          	zext.b	a0,a4
 800cc8c:	0067c703          	lbu	a4,6(a5)
 800cc90:	8b01                	andi	a4,a4,0
 800cc92:	85ba                	mv	a1,a4
 800cc94:	872a                	mv	a4,a0
 800cc96:	8f4d                	or	a4,a4,a1
 800cc98:	00e78323          	sb	a4,6(a5)
 800cc9c:	0186d613          	srli	a2,a3,0x18
 800cca0:	0077c703          	lbu	a4,7(a5)
 800cca4:	8b01                	andi	a4,a4,0
 800cca6:	86ba                	mv	a3,a4
 800cca8:	8732                	mv	a4,a2
 800ccaa:	8f55                	or	a4,a4,a3
 800ccac:	00e783a3          	sb	a4,7(a5)
				if (pps_adjust.tr_cnt == (PPS_TR_CHECK_CNT-1))
 800ccb0:	081217b7          	lui	a5,0x8121
 800ccb4:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800ccb8:	0607c703          	lbu	a4,96(a5)
 800ccbc:	4791                	li	a5,4
 800ccbe:	00f71f63          	bne	a4,a5,800ccdc <processUwbRx+0x141e>
				{
					pps_clk_compute(&pps_adjust);
 800ccc2:	081217b7          	lui	a5,0x8121
 800ccc6:	adc78513          	addi	a0,a5,-1316 # 8120adc <pps_adjust>
 800ccca:	d4dfa0ef          	jal	ra,8007a16 <pps_clk_compute>
					pps_adjust.tr_cnt = 0;
 800ccce:	081217b7          	lui	a5,0x8121
 800ccd2:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800ccd6:	06078023          	sb	zero,96(a5)
 800ccda:	a005                	j	800ccfa <processUwbRx+0x143c>
				}
				else
				{
					pps_adjust.tr_cnt++;
 800ccdc:	081217b7          	lui	a5,0x8121
 800cce0:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800cce4:	0607c783          	lbu	a5,96(a5)
 800cce8:	0785                	addi	a5,a5,1
 800ccea:	0ff7f713          	zext.b	a4,a5
 800ccee:	081217b7          	lui	a5,0x8121
 800ccf2:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800ccf6:	06e78023          	sb	a4,96(a5)
				}
			}
			pps_adjust.rx_time_set[pps_adjust.tr_cnt] = node.ts_curr_rmark;
 800ccfa:	081217b7          	lui	a5,0x8121
 800ccfe:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800cd02:	0607c783          	lbu	a5,96(a5)
 800cd06:	85be                	mv	a1,a5
 800cd08:	081287b7          	lui	a5,0x8128
 800cd0c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800cd10:	4307a603          	lw	a2,1072(a5)
 800cd14:	4347a683          	lw	a3,1076(a5)
 800cd18:	081217b7          	lui	a5,0x8121
 800cd1c:	adc78713          	addi	a4,a5,-1316 # 8120adc <pps_adjust>
 800cd20:	00458793          	addi	a5,a1,4
 800cd24:	078e                	slli	a5,a5,0x3
 800cd26:	97ba                	add	a5,a5,a4
 800cd28:	0ff67513          	zext.b	a0,a2
 800cd2c:	0087c703          	lbu	a4,8(a5)
 800cd30:	8b01                	andi	a4,a4,0
 800cd32:	85ba                	mv	a1,a4
 800cd34:	872a                	mv	a4,a0
 800cd36:	8f4d                	or	a4,a4,a1
 800cd38:	00e78423          	sb	a4,8(a5)
 800cd3c:	00865713          	srli	a4,a2,0x8
 800cd40:	0ff77513          	zext.b	a0,a4
 800cd44:	0097c703          	lbu	a4,9(a5)
 800cd48:	8b01                	andi	a4,a4,0
 800cd4a:	85ba                	mv	a1,a4
 800cd4c:	872a                	mv	a4,a0
 800cd4e:	8f4d                	or	a4,a4,a1
 800cd50:	00e784a3          	sb	a4,9(a5)
 800cd54:	01065713          	srli	a4,a2,0x10
 800cd58:	0ff77513          	zext.b	a0,a4
 800cd5c:	00a7c703          	lbu	a4,10(a5)
 800cd60:	8b01                	andi	a4,a4,0
 800cd62:	85ba                	mv	a1,a4
 800cd64:	872a                	mv	a4,a0
 800cd66:	8f4d                	or	a4,a4,a1
 800cd68:	00e78523          	sb	a4,10(a5)
 800cd6c:	01865513          	srli	a0,a2,0x18
 800cd70:	00b7c703          	lbu	a4,11(a5)
 800cd74:	8b01                	andi	a4,a4,0
 800cd76:	85ba                	mv	a1,a4
 800cd78:	872a                	mv	a4,a0
 800cd7a:	8f4d                	or	a4,a4,a1
 800cd7c:	00e785a3          	sb	a4,11(a5)
 800cd80:	0ff6f513          	zext.b	a0,a3
 800cd84:	00c7c703          	lbu	a4,12(a5)
 800cd88:	8b01                	andi	a4,a4,0
 800cd8a:	85ba                	mv	a1,a4
 800cd8c:	872a                	mv	a4,a0
 800cd8e:	8f4d                	or	a4,a4,a1
 800cd90:	00e78623          	sb	a4,12(a5)
 800cd94:	0086d713          	srli	a4,a3,0x8
 800cd98:	0ff77513          	zext.b	a0,a4
 800cd9c:	00d7c703          	lbu	a4,13(a5)
 800cda0:	8b01                	andi	a4,a4,0
 800cda2:	85ba                	mv	a1,a4
 800cda4:	872a                	mv	a4,a0
 800cda6:	8f4d                	or	a4,a4,a1
 800cda8:	00e786a3          	sb	a4,13(a5)
 800cdac:	0106d713          	srli	a4,a3,0x10
 800cdb0:	0ff77513          	zext.b	a0,a4
 800cdb4:	00e7c703          	lbu	a4,14(a5)
 800cdb8:	8b01                	andi	a4,a4,0
 800cdba:	85ba                	mv	a1,a4
 800cdbc:	872a                	mv	a4,a0
 800cdbe:	8f4d                	or	a4,a4,a1
 800cdc0:	00e78723          	sb	a4,14(a5)
 800cdc4:	0186d613          	srli	a2,a3,0x18
 800cdc8:	00f7c703          	lbu	a4,15(a5)
 800cdcc:	8b01                	andi	a4,a4,0
 800cdce:	86ba                	mv	a3,a4
 800cdd0:	8732                	mv	a4,a2
 800cdd2:	8f55                	or	a4,a4,a3
 800cdd4:	00e787a3          	sb	a4,15(a5)
 800cdd8:	a079                	j	800ce66 <processUwbRx+0x15a8>


	}
	else
	{
		uint32_t testCnt = 0;
 800cdda:	fc042823          	sw	zero,-48(s0)

		uint16_t firsrERRORpos = 0;
 800cdde:	fc041723          	sh	zero,-50(s0)
		for(uint16_t index = 0 ; index < sizeof(thmts_rx_frame.rx_stamp) ; index++)
 800cde2:	fc041f23          	sh	zero,-34(s0)
 800cde6:	a89d                	j	800ce5c <processUwbRx+0x159e>
		{
			if(thmts_rx_frame.rx_stamp != (uint8_t)(index & 0xFF))
 800cde8:	081277b7          	lui	a5,0x8127
 800cdec:	48878793          	addi	a5,a5,1160 # 8127488 <thmts_rx_frame>
 800cdf0:	0167c703          	lbu	a4,22(a5)
 800cdf4:	0177c583          	lbu	a1,23(a5)
 800cdf8:	05a2                	slli	a1,a1,0x8
 800cdfa:	8f4d                	or	a4,a4,a1
 800cdfc:	0187c583          	lbu	a1,24(a5)
 800ce00:	05c2                	slli	a1,a1,0x10
 800ce02:	8f4d                	or	a4,a4,a1
 800ce04:	0197c583          	lbu	a1,25(a5)
 800ce08:	05e2                	slli	a1,a1,0x18
 800ce0a:	8f4d                	or	a4,a4,a1
 800ce0c:	863a                	mv	a2,a4
 800ce0e:	01a7c703          	lbu	a4,26(a5)
 800ce12:	01b7c583          	lbu	a1,27(a5)
 800ce16:	05a2                	slli	a1,a1,0x8
 800ce18:	8f4d                	or	a4,a4,a1
 800ce1a:	01c7c583          	lbu	a1,28(a5)
 800ce1e:	05c2                	slli	a1,a1,0x10
 800ce20:	8f4d                	or	a4,a4,a1
 800ce22:	01d7c783          	lbu	a5,29(a5)
 800ce26:	07e2                	slli	a5,a5,0x18
 800ce28:	8fd9                	or	a5,a5,a4
 800ce2a:	86be                	mv	a3,a5
 800ce2c:	fde45783          	lhu	a5,-34(s0)
 800ce30:	0ff7f793          	zext.b	a5,a5
 800ce34:	8a3e                	mv	s4,a5
 800ce36:	4a81                	li	s5,0
 800ce38:	8732                	mv	a4,a2
 800ce3a:	87d2                	mv	a5,s4
 800ce3c:	00f71663          	bne	a4,a5,800ce48 <processUwbRx+0x158a>
 800ce40:	8736                	mv	a4,a3
 800ce42:	87d6                	mv	a5,s5
 800ce44:	00f70763          	beq	a4,a5,800ce52 <processUwbRx+0x1594>
			{
				firsrERRORpos = index;
 800ce48:	fde45783          	lhu	a5,-34(s0)
 800ce4c:	fcf41723          	sh	a5,-50(s0)
				break;
 800ce50:	a819                	j	800ce66 <processUwbRx+0x15a8>
		for(uint16_t index = 0 ; index < sizeof(thmts_rx_frame.rx_stamp) ; index++)
 800ce52:	fde45783          	lhu	a5,-34(s0)
 800ce56:	0785                	addi	a5,a5,1
 800ce58:	fcf41f23          	sh	a5,-34(s0)
 800ce5c:	fde45703          	lhu	a4,-34(s0)
 800ce60:	479d                	li	a5,7
 800ce62:	f8e7f3e3          	bgeu	a5,a4,800cde8 <processUwbRx+0x152a>
//            // rx complete
//            BB_RX_MODULE_POWER_DOWN;

	//

	uint32_t rx_status = thmts_rx_content.rx_status;
 800ce66:	081277b7          	lui	a5,0x8127
 800ce6a:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800ce6e:	0007c703          	lbu	a4,0(a5)
 800ce72:	0017c683          	lbu	a3,1(a5)
 800ce76:	06a2                	slli	a3,a3,0x8
 800ce78:	8f55                	or	a4,a4,a3
 800ce7a:	0027c683          	lbu	a3,2(a5)
 800ce7e:	06c2                	slli	a3,a3,0x10
 800ce80:	8f55                	or	a4,a4,a3
 800ce82:	0037c783          	lbu	a5,3(a5)
 800ce86:	07e2                	slli	a5,a5,0x18
 800ce88:	8fd9                	or	a5,a5,a4
 800ce8a:	faf42823          	sw	a5,-80(s0)
	uint16_t CIR_accum_cnt= (rx_status>>16)&0xFFFF;
 800ce8e:	fb042783          	lw	a5,-80(s0)
 800ce92:	83c1                	srli	a5,a5,0x10
 800ce94:	faf41723          	sh	a5,-82(s0)
	uint16_t AGC_num = (rx_status>>8)&0xFF;
 800ce98:	fb042783          	lw	a5,-80(s0)
 800ce9c:	83a1                	srli	a5,a5,0x8
 800ce9e:	0807c7b3          	zext.h	a5,a5
 800cea2:	0ff7f793          	zext.b	a5,a5
 800cea6:	faf41623          	sh	a5,-84(s0)


    if(reset_cnt == 1)
 800ceaa:	081197b7          	lui	a5,0x8119
 800ceae:	0217c703          	lbu	a4,33(a5) # 8119021 <reset_cnt>
 800ceb2:	4785                	li	a5,1
 800ceb4:	02f71f63          	bne	a4,a5,800cef2 <processUwbRx+0x1634>
    {
    	rx_cnt = 0;
 800ceb8:	081197b7          	lui	a5,0x8119
 800cebc:	0a07a423          	sw	zero,168(a5) # 81190a8 <rx_cnt>
    	rx_timeout_cnt = 0;
 800cec0:	081197b7          	lui	a5,0x8119
 800cec4:	0a07a823          	sw	zero,176(a5) # 81190b0 <rx_timeout_cnt>
    	rx_phr_error_cnt = 0;
 800cec8:	081197b7          	lui	a5,0x8119
 800cecc:	0a07aa23          	sw	zero,180(a5) # 81190b4 <rx_phr_error_cnt>
    	rx_ok_cnt = 0;
 800ced0:	081197b7          	lui	a5,0x8119
 800ced4:	0a07ac23          	sw	zero,184(a5) # 81190b8 <rx_ok_cnt>
    	crc_error_cnt = 0;
 800ced8:	081197b7          	lui	a5,0x8119
 800cedc:	0a07a623          	sw	zero,172(a5) # 81190ac <crc_error_cnt>
    	crc_ok_cnt = 0;
 800cee0:	081197b7          	lui	a5,0x8119
 800cee4:	0a07ae23          	sw	zero,188(a5) # 81190bc <crc_ok_cnt>

    	reset_cnt = 0;
 800cee8:	081197b7          	lui	a5,0x8119
 800ceec:	020780a3          	sb	zero,33(a5) # 8119021 <reset_cnt>
 800cef0:	aa91                	j	800d044 <processUwbRx+0x1786>

    }
    else
    {
    	if(rx_flag) //01
 800cef2:	081197b7          	lui	a5,0x8119
 800cef6:	06b7c783          	lbu	a5,107(a5) # 811906b <rx_flag>
 800cefa:	c7fd                	beqz	a5,800cfe8 <processUwbRx+0x172a>
    	{

    		rx_cnt++;
 800cefc:	081197b7          	lui	a5,0x8119
 800cf00:	0a87a783          	lw	a5,168(a5) # 81190a8 <rx_cnt>
 800cf04:	00178713          	addi	a4,a5,1
 800cf08:	081197b7          	lui	a5,0x8119
 800cf0c:	0ae7a423          	sw	a4,168(a5) # 81190a8 <rx_cnt>
    		AGC_result[AGC_idx]=AGC_num;
 800cf10:	081197b7          	lui	a5,0x8119
 800cf14:	0747a783          	lw	a5,116(a5) # 8119074 <AGC_idx>
 800cf18:	fac45703          	lhu	a4,-84(s0)
 800cf1c:	081276b7          	lui	a3,0x8127
 800cf20:	25868693          	addi	a3,a3,600 # 8127258 <AGC_result>
 800cf24:	078a                	slli	a5,a5,0x2
 800cf26:	97b6                	add	a5,a5,a3
 800cf28:	c398                	sw	a4,0(a5)
    		AGC_idx++;
 800cf2a:	081197b7          	lui	a5,0x8119
 800cf2e:	0747a783          	lw	a5,116(a5) # 8119074 <AGC_idx>
 800cf32:	00178713          	addi	a4,a5,1
 800cf36:	081197b7          	lui	a5,0x8119
 800cf3a:	06e7aa23          	sw	a4,116(a5) # 8119074 <AGC_idx>

			if((rx_status & 0xFF) == 1)
 800cf3e:	fb042783          	lw	a5,-80(s0)
 800cf42:	0ff7f713          	zext.b	a4,a5
 800cf46:	4785                	li	a5,1
 800cf48:	00f71d63          	bne	a4,a5,800cf62 <processUwbRx+0x16a4>
				rx_timeout_cnt++;
 800cf4c:	081197b7          	lui	a5,0x8119
 800cf50:	0b07a783          	lw	a5,176(a5) # 81190b0 <rx_timeout_cnt>
 800cf54:	00178713          	addi	a4,a5,1
 800cf58:	081197b7          	lui	a5,0x8119
 800cf5c:	0ae7a823          	sw	a4,176(a5) # 81190b0 <rx_timeout_cnt>
 800cf60:	a061                	j	800cfe8 <processUwbRx+0x172a>
			else if((rx_status & 0xFF) == 15)
 800cf62:	fb042783          	lw	a5,-80(s0)
 800cf66:	0ff7f713          	zext.b	a4,a5
 800cf6a:	47bd                	li	a5,15
 800cf6c:	00f71d63          	bne	a4,a5,800cf86 <processUwbRx+0x16c8>
				rx_phr_error_cnt++;
 800cf70:	081197b7          	lui	a5,0x8119
 800cf74:	0b47a783          	lw	a5,180(a5) # 81190b4 <rx_phr_error_cnt>
 800cf78:	00178713          	addi	a4,a5,1
 800cf7c:	081197b7          	lui	a5,0x8119
 800cf80:	0ae7aa23          	sw	a4,180(a5) # 81190b4 <rx_phr_error_cnt>
 800cf84:	a095                	j	800cfe8 <processUwbRx+0x172a>
			else if((rx_status & 0xFF) == 4)
 800cf86:	fb042783          	lw	a5,-80(s0)
 800cf8a:	0ff7f713          	zext.b	a4,a5
 800cf8e:	4791                	li	a5,4
 800cf90:	04f71c63          	bne	a4,a5,800cfe8 <processUwbRx+0x172a>
			{
				rx_ok_cnt++;
 800cf94:	081197b7          	lui	a5,0x8119
 800cf98:	0b87a783          	lw	a5,184(a5) # 81190b8 <rx_ok_cnt>
 800cf9c:	00178713          	addi	a4,a5,1
 800cfa0:	081197b7          	lui	a5,0x8119
 800cfa4:	0ae7ac23          	sw	a4,184(a5) # 81190b8 <rx_ok_cnt>
				if(thmts_rx_content.CRC_OK == 1)
 800cfa8:	081277b7          	lui	a5,0x8127
 800cfac:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800cfb0:	0407c703          	lbu	a4,64(a5)
 800cfb4:	0417c683          	lbu	a3,65(a5)
 800cfb8:	06a2                	slli	a3,a3,0x8
 800cfba:	8f55                	or	a4,a4,a3
 800cfbc:	0427c683          	lbu	a3,66(a5)
 800cfc0:	06c2                	slli	a3,a3,0x10
 800cfc2:	8f55                	or	a4,a4,a3
 800cfc4:	0437c783          	lbu	a5,67(a5)
 800cfc8:	07e2                	slli	a5,a5,0x18
 800cfca:	8fd9                	or	a5,a5,a4
 800cfcc:	873e                	mv	a4,a5
 800cfce:	4785                	li	a5,1
 800cfd0:	00f71c63          	bne	a4,a5,800cfe8 <processUwbRx+0x172a>
					crc_ok_cnt++;
 800cfd4:	081197b7          	lui	a5,0x8119
 800cfd8:	0bc7a783          	lw	a5,188(a5) # 81190bc <crc_ok_cnt>
 800cfdc:	00178713          	addi	a4,a5,1
 800cfe0:	081197b7          	lui	a5,0x8119
 800cfe4:	0ae7ae23          	sw	a4,188(a5) # 81190bc <crc_ok_cnt>
//		uint32_t timeStamp_hi,timeStamp_lo;
//		timeStamp_hi = (uint32_t)(thmts_tx_frame.head.tx_stamp >> 32);
//		timeStamp_lo = (uint32_t)(thmts_tx_frame.head.tx_stamp);
//		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf[txPoint_buff], "tx_stamp = %3u , %10u |\r\n" , timeStamp_hi , timeStamp_lo);

    	uint32_t BBCTRL = thmts_rx_content.BBCTRL;
 800cfe8:	081277b7          	lui	a5,0x8127
 800cfec:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800cff0:	0387c703          	lbu	a4,56(a5)
 800cff4:	0397c683          	lbu	a3,57(a5)
 800cff8:	06a2                	slli	a3,a3,0x8
 800cffa:	8f55                	or	a4,a4,a3
 800cffc:	03a7c683          	lbu	a3,58(a5)
 800d000:	06c2                	slli	a3,a3,0x10
 800d002:	8f55                	or	a4,a4,a3
 800d004:	03b7c783          	lbu	a5,59(a5)
 800d008:	07e2                	slli	a5,a5,0x18
 800d00a:	8fd9                	or	a5,a5,a4
 800d00c:	faf42423          	sw	a5,-88(s0)
    	uint32_t PHR_info = thmts_rx_content.PHR_info;
 800d010:	081277b7          	lui	a5,0x8127
 800d014:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800d018:	03c7c703          	lbu	a4,60(a5)
 800d01c:	03d7c683          	lbu	a3,61(a5)
 800d020:	06a2                	slli	a3,a3,0x8
 800d022:	8f55                	or	a4,a4,a3
 800d024:	03e7c683          	lbu	a3,62(a5)
 800d028:	06c2                	slli	a3,a3,0x10
 800d02a:	8f55                	or	a4,a4,a3
 800d02c:	03f7c783          	lbu	a5,63(a5)
 800d030:	07e2                	slli	a5,a5,0x18
 800d032:	8fd9                	or	a5,a5,a4
 800d034:	faf42223          	sw	a5,-92(s0)

    	PHR_info_RX = read_thmts_bb_reg(CHIP_THURDZ_RX_DATA_ADDR);
 800d038:	00132537          	lui	a0,0x132
 800d03c:	65d010ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800d040:	fca42a23          	sw	a0,-44(s0)




    // 
    if (SWITCH_THMTS_RX_SLOT_INFO_T)
 800d044:	081197b7          	lui	a5,0x8119
 800d048:	0c97c783          	lbu	a5,201(a5) # 81190c9 <SWITCH_THMTS_RX_SLOT_INFO_T>
 800d04c:	38078363          	beqz	a5,800d3d2 <processUwbRx+0x1b14>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800d050:	4525                	li	a0,9
 800d052:	83df40ef          	jal	ra,800188e <pvPortMalloc>
 800d056:	87aa                	mv	a5,a0
 800d058:	f8f42c23          	sw	a5,-104(s0)
		thmts_rx_slot_info_t thmts_rx_slot_info;
		memcpy(&thmts_rx_slot_info,thmts_rx_content.rx_info,sizeof(thmts_rx_content.rx_info));
 800d05c:	d2440713          	addi	a4,s0,-732
 800d060:	02800613          	li	a2,40
 800d064:	081277b7          	lui	a5,0x8127
 800d068:	6b478593          	addi	a1,a5,1716 # 81276b4 <thmts_rx_content+0x8>
 800d06c:	853a                	mv	a0,a4
 800d06e:	102090ef          	jal	ra,8016170 <memcpy>
		thmts_rx_slot_info.rmark= node.ts_curr_rmark;
 800d072:	081287b7          	lui	a5,0x8128
 800d076:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800d07a:	4307a703          	lw	a4,1072(a5)
 800d07e:	4347a783          	lw	a5,1076(a5)
 800d082:	d4e42623          	sw	a4,-692(s0)
 800d086:	d4f42823          	sw	a5,-688(s0)
		thmts_rx_slot_info.dev_id = node.dev_id;
 800d08a:	081287b7          	lui	a5,0x8128
 800d08e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800d092:	0007c783          	lbu	a5,0(a5)
 800d096:	0807c7b3          	zext.h	a5,a5
 800d09a:	d4f41a23          	sh	a5,-684(s0)
		thmts_rx_slot_info.slot_id = slot_cnt;
 800d09e:	081197b7          	lui	a5,0x8119
 800d0a2:	0607a783          	lw	a5,96(a5) # 8119060 <slot_cnt>
 800d0a6:	0807c7b3          	zext.h	a5,a5
 800d0aa:	d4f41b23          	sh	a5,-682(s0)
		thmts_rx_slot_info.rx_length = thmts_rx_content.rx_length;
 800d0ae:	081277b7          	lui	a5,0x8127
 800d0b2:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800d0b6:	0487c703          	lbu	a4,72(a5)
 800d0ba:	0497c783          	lbu	a5,73(a5)
 800d0be:	07a2                	slli	a5,a5,0x8
 800d0c0:	8fd9                	or	a5,a5,a4
 800d0c2:	0807c7b3          	zext.h	a5,a5
 800d0c6:	d4f41c23          	sh	a5,-680(s0)
		thmts_rx_slot_info.rx_data = thmts_rx_frame;
 800d0ca:	081277b7          	lui	a5,0x8127
 800d0ce:	48878713          	addi	a4,a5,1160 # 8127488 <thmts_rx_frame>
 800d0d2:	d7340793          	addi	a5,s0,-653
 800d0d6:	86ba                	mv	a3,a4
 800d0d8:	22200713          	li	a4,546
 800d0dc:	863a                	mv	a2,a4
 800d0de:	85b6                	mv	a1,a3
 800d0e0:	853e                	mv	a0,a5
 800d0e2:	08e090ef          	jal	ra,8016170 <memcpy>
		thmts_rx_slot_info.crc_res = 0;
 800d0e6:	d4040d23          	sb	zero,-678(s0)
		thmts_rx_slot_info.rx_status = rx_status;
 800d0ea:	fb042783          	lw	a5,-80(s0)
 800d0ee:	0ff7f693          	zext.b	a3,a5
 800d0f2:	d5b44783          	lbu	a5,-677(s0)
 800d0f6:	8b81                	andi	a5,a5,0
 800d0f8:	873e                	mv	a4,a5
 800d0fa:	87b6                	mv	a5,a3
 800d0fc:	8fd9                	or	a5,a5,a4
 800d0fe:	d4f40da3          	sb	a5,-677(s0)
 800d102:	fb042783          	lw	a5,-80(s0)
 800d106:	83a1                	srli	a5,a5,0x8
 800d108:	0ff7f693          	zext.b	a3,a5
 800d10c:	d5c44783          	lbu	a5,-676(s0)
 800d110:	8b81                	andi	a5,a5,0
 800d112:	873e                	mv	a4,a5
 800d114:	87b6                	mv	a5,a3
 800d116:	8fd9                	or	a5,a5,a4
 800d118:	d4f40e23          	sb	a5,-676(s0)
 800d11c:	fb042783          	lw	a5,-80(s0)
 800d120:	83c1                	srli	a5,a5,0x10
 800d122:	0ff7f693          	zext.b	a3,a5
 800d126:	d5d44783          	lbu	a5,-675(s0)
 800d12a:	8b81                	andi	a5,a5,0
 800d12c:	873e                	mv	a4,a5
 800d12e:	87b6                	mv	a5,a3
 800d130:	8fd9                	or	a5,a5,a4
 800d132:	d4f40ea3          	sb	a5,-675(s0)
 800d136:	fb042783          	lw	a5,-80(s0)
 800d13a:	0187d693          	srli	a3,a5,0x18
 800d13e:	d5e44783          	lbu	a5,-674(s0)
 800d142:	8b81                	andi	a5,a5,0
 800d144:	873e                	mv	a4,a5
 800d146:	87b6                	mv	a5,a3
 800d148:	8fd9                	or	a5,a5,a4
 800d14a:	d4f40f23          	sb	a5,-674(s0)

		thmts_rx_slot_info.rx_cnt = rx_cnt;
 800d14e:	081197b7          	lui	a5,0x8119
 800d152:	0a87a783          	lw	a5,168(a5) # 81190a8 <rx_cnt>
 800d156:	0ff7f613          	zext.b	a2,a5
 800d15a:	d5f44703          	lbu	a4,-673(s0)
 800d15e:	8b01                	andi	a4,a4,0
 800d160:	86ba                	mv	a3,a4
 800d162:	8732                	mv	a4,a2
 800d164:	8f55                	or	a4,a4,a3
 800d166:	d4e40fa3          	sb	a4,-673(s0)
 800d16a:	0087d713          	srli	a4,a5,0x8
 800d16e:	0ff77613          	zext.b	a2,a4
 800d172:	d6044703          	lbu	a4,-672(s0)
 800d176:	8b01                	andi	a4,a4,0
 800d178:	86ba                	mv	a3,a4
 800d17a:	8732                	mv	a4,a2
 800d17c:	8f55                	or	a4,a4,a3
 800d17e:	d6e40023          	sb	a4,-672(s0)
 800d182:	0107d713          	srli	a4,a5,0x10
 800d186:	0ff77613          	zext.b	a2,a4
 800d18a:	d6144703          	lbu	a4,-671(s0)
 800d18e:	8b01                	andi	a4,a4,0
 800d190:	86ba                	mv	a3,a4
 800d192:	8732                	mv	a4,a2
 800d194:	8f55                	or	a4,a4,a3
 800d196:	d6e400a3          	sb	a4,-671(s0)
 800d19a:	0187d693          	srli	a3,a5,0x18
 800d19e:	d6244783          	lbu	a5,-670(s0)
 800d1a2:	8b81                	andi	a5,a5,0
 800d1a4:	873e                	mv	a4,a5
 800d1a6:	87b6                	mv	a5,a3
 800d1a8:	8fd9                	or	a5,a5,a4
 800d1aa:	d6f40123          	sb	a5,-670(s0)
		thmts_rx_slot_info.crc_ok_cnt = crc_ok_cnt;
 800d1ae:	081197b7          	lui	a5,0x8119
 800d1b2:	0bc7a783          	lw	a5,188(a5) # 81190bc <crc_ok_cnt>
 800d1b6:	0ff7f613          	zext.b	a2,a5
 800d1ba:	d6344703          	lbu	a4,-669(s0)
 800d1be:	8b01                	andi	a4,a4,0
 800d1c0:	86ba                	mv	a3,a4
 800d1c2:	8732                	mv	a4,a2
 800d1c4:	8f55                	or	a4,a4,a3
 800d1c6:	d6e401a3          	sb	a4,-669(s0)
 800d1ca:	0087d713          	srli	a4,a5,0x8
 800d1ce:	0ff77613          	zext.b	a2,a4
 800d1d2:	d6444703          	lbu	a4,-668(s0)
 800d1d6:	8b01                	andi	a4,a4,0
 800d1d8:	86ba                	mv	a3,a4
 800d1da:	8732                	mv	a4,a2
 800d1dc:	8f55                	or	a4,a4,a3
 800d1de:	d6e40223          	sb	a4,-668(s0)
 800d1e2:	0107d713          	srli	a4,a5,0x10
 800d1e6:	0ff77613          	zext.b	a2,a4
 800d1ea:	d6544703          	lbu	a4,-667(s0)
 800d1ee:	8b01                	andi	a4,a4,0
 800d1f0:	86ba                	mv	a3,a4
 800d1f2:	8732                	mv	a4,a2
 800d1f4:	8f55                	or	a4,a4,a3
 800d1f6:	d6e402a3          	sb	a4,-667(s0)
 800d1fa:	0187d693          	srli	a3,a5,0x18
 800d1fe:	d6644783          	lbu	a5,-666(s0)
 800d202:	8b81                	andi	a5,a5,0
 800d204:	873e                	mv	a4,a5
 800d206:	87b6                	mv	a5,a3
 800d208:	8fd9                	or	a5,a5,a4
 800d20a:	d6f40323          	sb	a5,-666(s0)
		thmts_rx_slot_info.rx_timeout_cnt = rx_timeout_cnt;
 800d20e:	081197b7          	lui	a5,0x8119
 800d212:	0b07a783          	lw	a5,176(a5) # 81190b0 <rx_timeout_cnt>
 800d216:	0ff7f613          	zext.b	a2,a5
 800d21a:	d6744703          	lbu	a4,-665(s0)
 800d21e:	8b01                	andi	a4,a4,0
 800d220:	86ba                	mv	a3,a4
 800d222:	8732                	mv	a4,a2
 800d224:	8f55                	or	a4,a4,a3
 800d226:	d6e403a3          	sb	a4,-665(s0)
 800d22a:	0087d713          	srli	a4,a5,0x8
 800d22e:	0ff77613          	zext.b	a2,a4
 800d232:	d6844703          	lbu	a4,-664(s0)
 800d236:	8b01                	andi	a4,a4,0
 800d238:	86ba                	mv	a3,a4
 800d23a:	8732                	mv	a4,a2
 800d23c:	8f55                	or	a4,a4,a3
 800d23e:	d6e40423          	sb	a4,-664(s0)
 800d242:	0107d713          	srli	a4,a5,0x10
 800d246:	0ff77613          	zext.b	a2,a4
 800d24a:	d6944703          	lbu	a4,-663(s0)
 800d24e:	8b01                	andi	a4,a4,0
 800d250:	86ba                	mv	a3,a4
 800d252:	8732                	mv	a4,a2
 800d254:	8f55                	or	a4,a4,a3
 800d256:	d6e404a3          	sb	a4,-663(s0)
 800d25a:	0187d693          	srli	a3,a5,0x18
 800d25e:	d6a44783          	lbu	a5,-662(s0)
 800d262:	8b81                	andi	a5,a5,0
 800d264:	873e                	mv	a4,a5
 800d266:	87b6                	mv	a5,a3
 800d268:	8fd9                	or	a5,a5,a4
 800d26a:	d6f40523          	sb	a5,-662(s0)
		thmts_rx_slot_info.rx_phr_error_cnt = rx_phr_error_cnt;
 800d26e:	081197b7          	lui	a5,0x8119
 800d272:	0b47a783          	lw	a5,180(a5) # 81190b4 <rx_phr_error_cnt>
 800d276:	0ff7f613          	zext.b	a2,a5
 800d27a:	d6b44703          	lbu	a4,-661(s0)
 800d27e:	8b01                	andi	a4,a4,0
 800d280:	86ba                	mv	a3,a4
 800d282:	8732                	mv	a4,a2
 800d284:	8f55                	or	a4,a4,a3
 800d286:	d6e405a3          	sb	a4,-661(s0)
 800d28a:	0087d713          	srli	a4,a5,0x8
 800d28e:	0ff77613          	zext.b	a2,a4
 800d292:	d6c44703          	lbu	a4,-660(s0)
 800d296:	8b01                	andi	a4,a4,0
 800d298:	86ba                	mv	a3,a4
 800d29a:	8732                	mv	a4,a2
 800d29c:	8f55                	or	a4,a4,a3
 800d29e:	d6e40623          	sb	a4,-660(s0)
 800d2a2:	0107d713          	srli	a4,a5,0x10
 800d2a6:	0ff77613          	zext.b	a2,a4
 800d2aa:	d6d44703          	lbu	a4,-659(s0)
 800d2ae:	8b01                	andi	a4,a4,0
 800d2b0:	86ba                	mv	a3,a4
 800d2b2:	8732                	mv	a4,a2
 800d2b4:	8f55                	or	a4,a4,a3
 800d2b6:	d6e406a3          	sb	a4,-659(s0)
 800d2ba:	0187d693          	srli	a3,a5,0x18
 800d2be:	d6e44783          	lbu	a5,-658(s0)
 800d2c2:	8b81                	andi	a5,a5,0
 800d2c4:	873e                	mv	a4,a5
 800d2c6:	87b6                	mv	a5,a3
 800d2c8:	8fd9                	or	a5,a5,a4
 800d2ca:	d6f40723          	sb	a5,-658(s0)
		thmts_rx_slot_info.crc_error_cnt = rx_ok_cnt - crc_ok_cnt;
 800d2ce:	081197b7          	lui	a5,0x8119
 800d2d2:	0b87a703          	lw	a4,184(a5) # 81190b8 <rx_ok_cnt>
 800d2d6:	081197b7          	lui	a5,0x8119
 800d2da:	0bc7a783          	lw	a5,188(a5) # 81190bc <crc_ok_cnt>
 800d2de:	40f707b3          	sub	a5,a4,a5
 800d2e2:	0ff7f613          	zext.b	a2,a5
 800d2e6:	d6f44703          	lbu	a4,-657(s0)
 800d2ea:	8b01                	andi	a4,a4,0
 800d2ec:	86ba                	mv	a3,a4
 800d2ee:	8732                	mv	a4,a2
 800d2f0:	8f55                	or	a4,a4,a3
 800d2f2:	d6e407a3          	sb	a4,-657(s0)
 800d2f6:	0087d713          	srli	a4,a5,0x8
 800d2fa:	0ff77613          	zext.b	a2,a4
 800d2fe:	d7044703          	lbu	a4,-656(s0)
 800d302:	8b01                	andi	a4,a4,0
 800d304:	86ba                	mv	a3,a4
 800d306:	8732                	mv	a4,a2
 800d308:	8f55                	or	a4,a4,a3
 800d30a:	d6e40823          	sb	a4,-656(s0)
 800d30e:	0107d713          	srli	a4,a5,0x10
 800d312:	0ff77613          	zext.b	a2,a4
 800d316:	d7144703          	lbu	a4,-655(s0)
 800d31a:	8b01                	andi	a4,a4,0
 800d31c:	86ba                	mv	a3,a4
 800d31e:	8732                	mv	a4,a2
 800d320:	8f55                	or	a4,a4,a3
 800d322:	d6e408a3          	sb	a4,-655(s0)
 800d326:	0187d693          	srli	a3,a5,0x18
 800d32a:	d7244783          	lbu	a5,-654(s0)
 800d32e:	8b81                	andi	a5,a5,0
 800d330:	873e                	mv	a4,a5
 800d332:	87b6                	mv	a5,a3
 800d334:	8fd9                	or	a5,a5,a4
 800d336:	d6f40923          	sb	a5,-654(s0)

		ptMsg->msg_id      = 1;
 800d33a:	f9842783          	lw	a5,-104(s0)
 800d33e:	4705                	li	a4,1
 800d340:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_RX_SLOT_INFO_T;
 800d344:	f9842783          	lw	a5,-104(s0)
 800d348:	f9200713          	li	a4,-110
 800d34c:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800d350:	f9842783          	lw	a5,-104(s0)
 800d354:	4705                	li	a4,1
 800d356:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &thmts_rx_slot_info;
 800d35a:	f9842783          	lw	a5,-104(s0)
 800d35e:	d2440713          	addi	a4,s0,-732
 800d362:	0ff77593          	zext.b	a1,a4
 800d366:	0057c683          	lbu	a3,5(a5)
 800d36a:	8a81                	andi	a3,a3,0
 800d36c:	8636                	mv	a2,a3
 800d36e:	86ae                	mv	a3,a1
 800d370:	8ed1                	or	a3,a3,a2
 800d372:	00d782a3          	sb	a3,5(a5)
 800d376:	00875693          	srli	a3,a4,0x8
 800d37a:	0ff6f593          	zext.b	a1,a3
 800d37e:	0067c683          	lbu	a3,6(a5)
 800d382:	8a81                	andi	a3,a3,0
 800d384:	8636                	mv	a2,a3
 800d386:	86ae                	mv	a3,a1
 800d388:	8ed1                	or	a3,a3,a2
 800d38a:	00d78323          	sb	a3,6(a5)
 800d38e:	01075693          	srli	a3,a4,0x10
 800d392:	0ff6f593          	zext.b	a1,a3
 800d396:	0077c683          	lbu	a3,7(a5)
 800d39a:	8a81                	andi	a3,a3,0
 800d39c:	8636                	mv	a2,a3
 800d39e:	86ae                	mv	a3,a1
 800d3a0:	8ed1                	or	a3,a3,a2
 800d3a2:	00d783a3          	sb	a3,7(a5)
 800d3a6:	01875613          	srli	a2,a4,0x18
 800d3aa:	0087c703          	lbu	a4,8(a5)
 800d3ae:	8b01                	andi	a4,a4,0
 800d3b0:	86ba                	mv	a3,a4
 800d3b2:	8732                	mv	a4,a2
 800d3b4:	8f55                	or	a4,a4,a3
 800d3b6:	00e78423          	sb	a4,8(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800d3ba:	081197b7          	lui	a5,0x8119
 800d3be:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800d3c2:	f9840593          	addi	a1,s0,-104
 800d3c6:	4701                	li	a4,0
 800d3c8:	567d                	li	a2,-1
 800d3ca:	56fd                	li	a3,-1
 800d3cc:	853e                	mv	a0,a5
 800d3ce:	ceff40ef          	jal	ra,80020bc <xQueueGenericSend>

	}


	// rx complete
	BB_RX_MODULE_POWER_DOWN;
 800d3d2:	800007b7          	lui	a5,0x80000
 800d3d6:	fff7c693          	not	a3,a5
 800d3da:	4675                	li	a2,29
 800d3dc:	4589                	li	a1,2
 800d3de:	00fb07b7          	lui	a5,0xfb0
 800d3e2:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800d3e6:	2d1010ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>


	if(txPoint_buff > 0 )
 800d3ea:	fd842783          	lw	a5,-40(s0)
 800d3ee:	cba9                	beqz	a5,800d440 <processUwbRx+0x1b82>
	{
		ptMsg->msg_length  = txPoint_buff;
 800d3f0:	fa042783          	lw	a5,-96(s0)
 800d3f4:	fd842703          	lw	a4,-40(s0)
 800d3f8:	08074733          	zext.h	a4,a4
 800d3fc:	0ff77593          	zext.b	a1,a4
 800d400:	0037c683          	lbu	a3,3(a5)
 800d404:	8a81                	andi	a3,a3,0
 800d406:	8636                	mv	a2,a3
 800d408:	86ae                	mv	a3,a1
 800d40a:	8ed1                	or	a3,a3,a2
 800d40c:	00d781a3          	sb	a3,3(a5)
 800d410:	8321                	srli	a4,a4,0x8
 800d412:	08074633          	zext.h	a2,a4
 800d416:	0047c703          	lbu	a4,4(a5)
 800d41a:	8b01                	andi	a4,a4,0
 800d41c:	86ba                	mv	a3,a4
 800d41e:	8732                	mv	a4,a2
 800d420:	8f55                	or	a4,a4,a3
 800d422:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800d426:	081197b7          	lui	a5,0x8119
 800d42a:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800d42e:	fa040593          	addi	a1,s0,-96
 800d432:	4701                	li	a4,0
 800d434:	567d                	li	a2,-1
 800d436:	56fd                	li	a3,-1
 800d438:	853e                	mv	a0,a5
 800d43a:	c83f40ef          	jal	ra,80020bc <xQueueGenericSend>
	}




}
 800d43e:	a031                	j	800d44a <processUwbRx+0x1b8c>
		vPortFree(ptMsg);
 800d440:	fa042783          	lw	a5,-96(s0)
 800d444:	853e                	mv	a0,a5
 800d446:	e72f40ef          	jal	ra,8001ab8 <vPortFree>
}
 800d44a:	0001                	nop
 800d44c:	2dc12083          	lw	ra,732(sp)
 800d450:	2d812403          	lw	s0,728(sp)
 800d454:	2d412903          	lw	s2,724(sp)
 800d458:	2d012983          	lw	s3,720(sp)
 800d45c:	2cc12a03          	lw	s4,716(sp)
 800d460:	2c812a83          	lw	s5,712(sp)
 800d464:	2e010113          	addi	sp,sp,736
 800d468:	8082                	ret

0800d46a <processPPS>:

void processPPS()
{
 800d46a:	7139                	addi	sp,sp,-64
 800d46c:	de06                	sw	ra,60(sp)
 800d46e:	dc22                	sw	s0,56(sp)
 800d470:	da4a                	sw	s2,52(sp)
 800d472:	d84e                	sw	s3,48(sp)
 800d474:	d652                	sw	s4,44(sp)
 800d476:	d456                	sw	s5,40(sp)
 800d478:	d25a                	sw	s6,36(sp)
 800d47a:	d05e                	sw	s7,32(sp)
 800d47c:	0080                	addi	s0,sp,64
	pps_update = 0;
 800d47e:	081195b7          	lui	a1,0x8119
 800d482:	00058423          	sb	zero,8(a1) # 8119008 <pps_update>
	if(node.role==NODE_ROLE_ANCHOR_MASTER)
 800d486:	081285b7          	lui	a1,0x8128
 800d48a:	9d058593          	addi	a1,a1,-1584 # 81279d0 <node>
 800d48e:	0025c583          	lbu	a1,2(a1)
 800d492:	1e059463          	bnez	a1,800d67a <processPPS+0x210>
	{
		if(First_start_pps==1)
 800d496:	8101c603          	lbu	a2,-2032(gp) # 8117800 <First_start_pps>
 800d49a:	4685                	li	a3,1
 800d49c:	08d61263          	bne	a2,a3,800d520 <processPPS+0xb6>
		{
			get_thmts_bb_systime( &pps_start_time );
 800d4a0:	081197b7          	lui	a5,0x8119
 800d4a4:	fe078513          	addi	a0,a5,-32 # 8118fe0 <pps_start_time>
 800d4a8:	4a1010ef          	jal	ra,800f148 <get_thmts_bb_systime>
			pps_start_time = timestamp_add(pps_start_time,PPS_DELAY_IN_US * CHIP_THURDZ_TICK_PER_SEC / 1e6);
 800d4ac:	081197b7          	lui	a5,0x8119
 800d4b0:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d4b4:	fe47a783          	lw	a5,-28(a5)
 800d4b8:	01e78637          	lui	a2,0x1e78
 800d4bc:	4681                	li	a3,0
 800d4be:	853a                	mv	a0,a4
 800d4c0:	85be                	mv	a1,a5
 800d4c2:	545010ef          	jal	ra,800f206 <timestamp_add>
 800d4c6:	872a                	mv	a4,a0
 800d4c8:	87ae                	mv	a5,a1
 800d4ca:	081196b7          	lui	a3,0x8119
 800d4ce:	fee6a023          	sw	a4,-32(a3) # 8118fe0 <pps_start_time>
 800d4d2:	fef6a223          	sw	a5,-28(a3)
			pps_start_time = pps_start_time >> 9;
 800d4d6:	081197b7          	lui	a5,0x8119
 800d4da:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d4de:	fe47a783          	lw	a5,-28(a5)
 800d4e2:	01779693          	slli	a3,a5,0x17
 800d4e6:	00975b13          	srli	s6,a4,0x9
 800d4ea:	0166eb33          	or	s6,a3,s6
 800d4ee:	0097db93          	srli	s7,a5,0x9
 800d4f2:	081197b7          	lui	a5,0x8119
 800d4f6:	ff67a023          	sw	s6,-32(a5) # 8118fe0 <pps_start_time>
 800d4fa:	ff77a223          	sw	s7,-28(a5)
			write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d4fe:	081197b7          	lui	a5,0x8119
 800d502:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d506:	fe47a783          	lw	a5,-28(a5)
 800d50a:	87ba                	mv	a5,a4
 800d50c:	85be                	mv	a1,a5
 800d50e:	014007b7          	lui	a5,0x1400
 800d512:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d516:	111010ef          	jal	ra,800ee26 <write_thmts_bb_reg>
			First_start_pps=0;
 800d51a:	80018823          	sb	zero,-2032(gp) # 8117800 <First_start_pps>
 800d51e:	a859                	j	800d5b4 <processPPS+0x14a>
		}
		else
		{
			pps_start_time = pps_start_time <<9;
 800d520:	081196b7          	lui	a3,0x8119
 800d524:	fe06a603          	lw	a2,-32(a3) # 8118fe0 <pps_start_time>
 800d528:	fe46a683          	lw	a3,-28(a3)
 800d52c:	01765593          	srli	a1,a2,0x17
 800d530:	00969793          	slli	a5,a3,0x9
 800d534:	8fcd                	or	a5,a5,a1
 800d536:	00961713          	slli	a4,a2,0x9
 800d53a:	081196b7          	lui	a3,0x8119
 800d53e:	fee6a023          	sw	a4,-32(a3) # 8118fe0 <pps_start_time>
 800d542:	fef6a223          	sw	a5,-28(a3)
			pps_start_time = timestamp_add(pps_start_time,PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3);
 800d546:	081197b7          	lui	a5,0x8119
 800d54a:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d54e:	fe47a783          	lw	a5,-28(a5)
 800d552:	e0980637          	lui	a2,0xe0980
 800d556:	46b9                	li	a3,14
 800d558:	853a                	mv	a0,a4
 800d55a:	85be                	mv	a1,a5
 800d55c:	4ab010ef          	jal	ra,800f206 <timestamp_add>
 800d560:	872a                	mv	a4,a0
 800d562:	87ae                	mv	a5,a1
 800d564:	081196b7          	lui	a3,0x8119
 800d568:	fee6a023          	sw	a4,-32(a3) # 8118fe0 <pps_start_time>
 800d56c:	fef6a223          	sw	a5,-28(a3)
			pps_start_time = pps_start_time >> 9;
 800d570:	081197b7          	lui	a5,0x8119
 800d574:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d578:	fe47a783          	lw	a5,-28(a5)
 800d57c:	01779693          	slli	a3,a5,0x17
 800d580:	00975a13          	srli	s4,a4,0x9
 800d584:	0146ea33          	or	s4,a3,s4
 800d588:	0097da93          	srli	s5,a5,0x9
 800d58c:	081197b7          	lui	a5,0x8119
 800d590:	ff47a023          	sw	s4,-32(a5) # 8118fe0 <pps_start_time>
 800d594:	ff57a223          	sw	s5,-28(a5)
			write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d598:	081197b7          	lui	a5,0x8119
 800d59c:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d5a0:	fe47a783          	lw	a5,-28(a5)
 800d5a4:	87ba                	mv	a5,a4
 800d5a6:	85be                	mv	a1,a5
 800d5a8:	014007b7          	lui	a5,0x1400
 800d5ac:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d5b0:	077010ef          	jal	ra,800ee26 <write_thmts_bb_reg>
		}
		pps_adjust.master_pps_time_last=pps_start_time;
 800d5b4:	081197b7          	lui	a5,0x8119
 800d5b8:	fe07a603          	lw	a2,-32(a5) # 8118fe0 <pps_start_time>
 800d5bc:	fe47a683          	lw	a3,-28(a5)
 800d5c0:	081217b7          	lui	a5,0x8121
 800d5c4:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800d5c8:	0ff67513          	zext.b	a0,a2
 800d5cc:	0717c703          	lbu	a4,113(a5)
 800d5d0:	8b01                	andi	a4,a4,0
 800d5d2:	85ba                	mv	a1,a4
 800d5d4:	872a                	mv	a4,a0
 800d5d6:	8f4d                	or	a4,a4,a1
 800d5d8:	06e788a3          	sb	a4,113(a5)
 800d5dc:	00865713          	srli	a4,a2,0x8
 800d5e0:	0ff77513          	zext.b	a0,a4
 800d5e4:	0727c703          	lbu	a4,114(a5)
 800d5e8:	8b01                	andi	a4,a4,0
 800d5ea:	85ba                	mv	a1,a4
 800d5ec:	872a                	mv	a4,a0
 800d5ee:	8f4d                	or	a4,a4,a1
 800d5f0:	06e78923          	sb	a4,114(a5)
 800d5f4:	01065713          	srli	a4,a2,0x10
 800d5f8:	0ff77513          	zext.b	a0,a4
 800d5fc:	0737c703          	lbu	a4,115(a5)
 800d600:	8b01                	andi	a4,a4,0
 800d602:	85ba                	mv	a1,a4
 800d604:	872a                	mv	a4,a0
 800d606:	8f4d                	or	a4,a4,a1
 800d608:	06e789a3          	sb	a4,115(a5)
 800d60c:	01865513          	srli	a0,a2,0x18
 800d610:	0747c703          	lbu	a4,116(a5)
 800d614:	8b01                	andi	a4,a4,0
 800d616:	85ba                	mv	a1,a4
 800d618:	872a                	mv	a4,a0
 800d61a:	8f4d                	or	a4,a4,a1
 800d61c:	06e78a23          	sb	a4,116(a5)
 800d620:	0ff6f513          	zext.b	a0,a3
 800d624:	0757c703          	lbu	a4,117(a5)
 800d628:	8b01                	andi	a4,a4,0
 800d62a:	85ba                	mv	a1,a4
 800d62c:	872a                	mv	a4,a0
 800d62e:	8f4d                	or	a4,a4,a1
 800d630:	06e78aa3          	sb	a4,117(a5)
 800d634:	0086d713          	srli	a4,a3,0x8
 800d638:	0ff77513          	zext.b	a0,a4
 800d63c:	0767c703          	lbu	a4,118(a5)
 800d640:	8b01                	andi	a4,a4,0
 800d642:	85ba                	mv	a1,a4
 800d644:	872a                	mv	a4,a0
 800d646:	8f4d                	or	a4,a4,a1
 800d648:	06e78b23          	sb	a4,118(a5)
 800d64c:	0106d713          	srli	a4,a3,0x10
 800d650:	0ff77513          	zext.b	a0,a4
 800d654:	0777c703          	lbu	a4,119(a5)
 800d658:	8b01                	andi	a4,a4,0
 800d65a:	85ba                	mv	a1,a4
 800d65c:	872a                	mv	a4,a0
 800d65e:	8f4d                	or	a4,a4,a1
 800d660:	06e78ba3          	sb	a4,119(a5)
 800d664:	0186d613          	srli	a2,a3,0x18
 800d668:	0787c703          	lbu	a4,120(a5)
 800d66c:	8b01                	andi	a4,a4,0
 800d66e:	86ba                	mv	a3,a4
 800d670:	8732                	mv	a4,a2
 800d672:	8f55                	or	a4,a4,a3
 800d674:	06e78c23          	sb	a4,120(a5)
			pps_start_time = timestamp_add(pps_start_time , PPS_PERIOD_compensate_int);
		}
		pps_start_time = pps_start_time >>9;
		write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
	}
}
 800d678:	ae29                	j	800d992 <processPPS+0x528>
	else if(node.role==NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800d67a:	081287b7          	lui	a5,0x8128
 800d67e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800d682:	0027c703          	lbu	a4,2(a5)
 800d686:	4785                	li	a5,1
 800d688:	30f71563          	bne	a4,a5,800d992 <processPPS+0x528>
		master_pps_time_next = pps_adjust.master_pps_time_last <<9;
 800d68c:	081217b7          	lui	a5,0x8121
 800d690:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800d694:	0717c703          	lbu	a4,113(a5)
 800d698:	0727c803          	lbu	a6,114(a5)
 800d69c:	0822                	slli	a6,a6,0x8
 800d69e:	00e86733          	or	a4,a6,a4
 800d6a2:	0737c803          	lbu	a6,115(a5)
 800d6a6:	0842                	slli	a6,a6,0x10
 800d6a8:	00e86733          	or	a4,a6,a4
 800d6ac:	0747c803          	lbu	a6,116(a5)
 800d6b0:	0862                	slli	a6,a6,0x18
 800d6b2:	00e86733          	or	a4,a6,a4
 800d6b6:	853a                	mv	a0,a4
 800d6b8:	0757c703          	lbu	a4,117(a5)
 800d6bc:	0767c803          	lbu	a6,118(a5)
 800d6c0:	0822                	slli	a6,a6,0x8
 800d6c2:	00e86733          	or	a4,a6,a4
 800d6c6:	0777c803          	lbu	a6,119(a5)
 800d6ca:	0842                	slli	a6,a6,0x10
 800d6cc:	00e86733          	or	a4,a6,a4
 800d6d0:	0787c783          	lbu	a5,120(a5)
 800d6d4:	07e2                	slli	a5,a5,0x18
 800d6d6:	8fd9                	or	a5,a5,a4
 800d6d8:	85be                	mv	a1,a5
 800d6da:	01755793          	srli	a5,a0,0x17
 800d6de:	00959693          	slli	a3,a1,0x9
 800d6e2:	8edd                	or	a3,a3,a5
 800d6e4:	00951613          	slli	a2,a0,0x9
 800d6e8:	081197b7          	lui	a5,0x8119
 800d6ec:	fec7a823          	sw	a2,-16(a5) # 8118ff0 <master_pps_time_next>
 800d6f0:	fed7aa23          	sw	a3,-12(a5)
		master_pps_time_next = timestamp_add(master_pps_time_next,PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3);//Clock of Master is accurate
 800d6f4:	081197b7          	lui	a5,0x8119
 800d6f8:	ff07a703          	lw	a4,-16(a5) # 8118ff0 <master_pps_time_next>
 800d6fc:	ff47a783          	lw	a5,-12(a5)
 800d700:	e0980637          	lui	a2,0xe0980
 800d704:	46b9                	li	a3,14
 800d706:	853a                	mv	a0,a4
 800d708:	85be                	mv	a1,a5
 800d70a:	2fd010ef          	jal	ra,800f206 <timestamp_add>
 800d70e:	872a                	mv	a4,a0
 800d710:	87ae                	mv	a5,a1
 800d712:	081196b7          	lui	a3,0x8119
 800d716:	fee6a823          	sw	a4,-16(a3) # 8118ff0 <master_pps_time_next>
 800d71a:	fef6aa23          	sw	a5,-12(a3)
		delta_tx = timestamp_substract(master_pps_time_next , pps_adjust.tx_time_record);
 800d71e:	081197b7          	lui	a5,0x8119
 800d722:	ff07a703          	lw	a4,-16(a5) # 8118ff0 <master_pps_time_next>
 800d726:	ff47a783          	lw	a5,-12(a5)
 800d72a:	883a                	mv	a6,a4
 800d72c:	88be                	mv	a7,a5
 800d72e:	081217b7          	lui	a5,0x8121
 800d732:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800d736:	0507c703          	lbu	a4,80(a5)
 800d73a:	0517c683          	lbu	a3,81(a5)
 800d73e:	06a2                	slli	a3,a3,0x8
 800d740:	8f55                	or	a4,a4,a3
 800d742:	0527c683          	lbu	a3,82(a5)
 800d746:	06c2                	slli	a3,a3,0x10
 800d748:	8f55                	or	a4,a4,a3
 800d74a:	0537c683          	lbu	a3,83(a5)
 800d74e:	06e2                	slli	a3,a3,0x18
 800d750:	8f55                	or	a4,a4,a3
 800d752:	853a                	mv	a0,a4
 800d754:	0547c703          	lbu	a4,84(a5)
 800d758:	0557c683          	lbu	a3,85(a5)
 800d75c:	06a2                	slli	a3,a3,0x8
 800d75e:	8f55                	or	a4,a4,a3
 800d760:	0567c683          	lbu	a3,86(a5)
 800d764:	06c2                	slli	a3,a3,0x10
 800d766:	8f55                	or	a4,a4,a3
 800d768:	0577c783          	lbu	a5,87(a5)
 800d76c:	07e2                	slli	a5,a5,0x18
 800d76e:	8fd9                	or	a5,a5,a4
 800d770:	85be                	mv	a1,a5
 800d772:	872a                	mv	a4,a0
 800d774:	87ae                	mv	a5,a1
 800d776:	863a                	mv	a2,a4
 800d778:	86be                	mv	a3,a5
 800d77a:	8542                	mv	a0,a6
 800d77c:	85c6                	mv	a1,a7
 800d77e:	517010ef          	jal	ra,800f494 <timestamp_substract>
 800d782:	872a                	mv	a4,a0
 800d784:	87ae                	mv	a5,a1
 800d786:	081196b7          	lui	a3,0x8119
 800d78a:	fee6ac23          	sw	a4,-8(a3) # 8118ff8 <delta_tx>
 800d78e:	fef6ae23          	sw	a5,-4(a3)
		tof_compensate= 256.59 / C_speed * CHIP_THURDZ_TICK_PER_SEC;
 800d792:	081197b7          	lui	a5,0x8119
 800d796:	1d81b787          	fld	fa5,472(gp) # 81181c8 <__global_pointer$+0x1d8>
 800d79a:	fef7b427          	fsd	fa5,-24(a5) # 8118fe8 <tof_compensate>
		delta_tx = timestamp_substract(delta_tx,tof_compensate); //slave behind
 800d79e:	081197b7          	lui	a5,0x8119
 800d7a2:	ff87a703          	lw	a4,-8(a5) # 8118ff8 <delta_tx>
 800d7a6:	ffc7a783          	lw	a5,-4(a5)
 800d7aa:	8a3a                	mv	s4,a4
 800d7ac:	8abe                	mv	s5,a5
 800d7ae:	081197b7          	lui	a5,0x8119
 800d7b2:	fe87b787          	fld	fa5,-24(a5) # 8118fe8 <tof_compensate>
 800d7b6:	22f78553          	fmv.d	fa0,fa5
 800d7ba:	514080ef          	jal	ra,8015cce <__fixdfdi>
 800d7be:	872a                	mv	a4,a0
 800d7c0:	87ae                	mv	a5,a1
 800d7c2:	863a                	mv	a2,a4
 800d7c4:	86be                	mv	a3,a5
 800d7c6:	8552                	mv	a0,s4
 800d7c8:	85d6                	mv	a1,s5
 800d7ca:	4cb010ef          	jal	ra,800f494 <timestamp_substract>
 800d7ce:	872a                	mv	a4,a0
 800d7d0:	87ae                	mv	a5,a1
 800d7d2:	081196b7          	lui	a3,0x8119
 800d7d6:	fee6ac23          	sw	a4,-8(a3) # 8118ff8 <delta_tx>
 800d7da:	fef6ae23          	sw	a5,-4(a3)
		delta_s = delta_tx * pps_adjust.clk_drift_coff;
 800d7de:	081197b7          	lui	a5,0x8119
 800d7e2:	ff87a703          	lw	a4,-8(a5) # 8118ff8 <delta_tx>
 800d7e6:	ffc7a783          	lw	a5,-4(a5)
 800d7ea:	853a                	mv	a0,a4
 800d7ec:	85be                	mv	a1,a5
 800d7ee:	568080ef          	jal	ra,8015d56 <__floatundidf>
 800d7f2:	22a507d3          	fmv.d	fa5,fa0
 800d7f6:	081217b7          	lui	a5,0x8121
 800d7fa:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800d7fe:	0617c703          	lbu	a4,97(a5)
 800d802:	0627c683          	lbu	a3,98(a5)
 800d806:	06a2                	slli	a3,a3,0x8
 800d808:	8f55                	or	a4,a4,a3
 800d80a:	0637c683          	lbu	a3,99(a5)
 800d80e:	06c2                	slli	a3,a3,0x10
 800d810:	8f55                	or	a4,a4,a3
 800d812:	0647c683          	lbu	a3,100(a5)
 800d816:	06e2                	slli	a3,a3,0x18
 800d818:	8f55                	or	a4,a4,a3
 800d81a:	fce42423          	sw	a4,-56(s0)
 800d81e:	0657c703          	lbu	a4,101(a5)
 800d822:	0667c683          	lbu	a3,102(a5)
 800d826:	06a2                	slli	a3,a3,0x8
 800d828:	8f55                	or	a4,a4,a3
 800d82a:	0677c683          	lbu	a3,103(a5)
 800d82e:	06c2                	slli	a3,a3,0x10
 800d830:	8f55                	or	a4,a4,a3
 800d832:	0687c783          	lbu	a5,104(a5)
 800d836:	07e2                	slli	a5,a5,0x18
 800d838:	8fd9                	or	a5,a5,a4
 800d83a:	fcf42623          	sw	a5,-52(s0)
 800d83e:	fc843707          	fld	fa4,-56(s0)
 800d842:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 800d846:	22f78553          	fmv.d	fa0,fa5
 800d84a:	4c0080ef          	jal	ra,8015d0a <__fixunsdfdi>
 800d84e:	872a                	mv	a4,a0
 800d850:	87ae                	mv	a5,a1
 800d852:	081196b7          	lui	a3,0x8119
 800d856:	00e6a023          	sw	a4,0(a3) # 8119000 <delta_s>
 800d85a:	00f6a223          	sw	a5,4(a3)
		pps_start_time = timestamp_add( delta_s,  pps_adjust.rx_time_record);
 800d85e:	081197b7          	lui	a5,0x8119
 800d862:	0007a703          	lw	a4,0(a5) # 8119000 <delta_s>
 800d866:	0047a783          	lw	a5,4(a5)
 800d86a:	883a                	mv	a6,a4
 800d86c:	88be                	mv	a7,a5
 800d86e:	081217b7          	lui	a5,0x8121
 800d872:	adc78793          	addi	a5,a5,-1316 # 8120adc <pps_adjust>
 800d876:	0587c703          	lbu	a4,88(a5)
 800d87a:	0597c683          	lbu	a3,89(a5)
 800d87e:	06a2                	slli	a3,a3,0x8
 800d880:	8f55                	or	a4,a4,a3
 800d882:	05a7c683          	lbu	a3,90(a5)
 800d886:	06c2                	slli	a3,a3,0x10
 800d888:	8f55                	or	a4,a4,a3
 800d88a:	05b7c683          	lbu	a3,91(a5)
 800d88e:	06e2                	slli	a3,a3,0x18
 800d890:	8f55                	or	a4,a4,a3
 800d892:	853a                	mv	a0,a4
 800d894:	05c7c703          	lbu	a4,92(a5)
 800d898:	05d7c683          	lbu	a3,93(a5)
 800d89c:	06a2                	slli	a3,a3,0x8
 800d89e:	8f55                	or	a4,a4,a3
 800d8a0:	05e7c683          	lbu	a3,94(a5)
 800d8a4:	06c2                	slli	a3,a3,0x10
 800d8a6:	8f55                	or	a4,a4,a3
 800d8a8:	05f7c783          	lbu	a5,95(a5)
 800d8ac:	07e2                	slli	a5,a5,0x18
 800d8ae:	8fd9                	or	a5,a5,a4
 800d8b0:	85be                	mv	a1,a5
 800d8b2:	872a                	mv	a4,a0
 800d8b4:	87ae                	mv	a5,a1
 800d8b6:	863a                	mv	a2,a4
 800d8b8:	86be                	mv	a3,a5
 800d8ba:	8542                	mv	a0,a6
 800d8bc:	85c6                	mv	a1,a7
 800d8be:	149010ef          	jal	ra,800f206 <timestamp_add>
 800d8c2:	872a                	mv	a4,a0
 800d8c4:	87ae                	mv	a5,a1
 800d8c6:	081196b7          	lui	a3,0x8119
 800d8ca:	fee6a023          	sw	a4,-32(a3) # 8118fe0 <pps_start_time>
 800d8ce:	fef6a223          	sw	a5,-28(a3)
		get_thmts_bb_systime( &local_time );
 800d8d2:	fd040793          	addi	a5,s0,-48
 800d8d6:	853e                	mv	a0,a5
 800d8d8:	071010ef          	jal	ra,800f148 <get_thmts_bb_systime>
		uint64_t PPS_PERIOD_compensate_int=PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3;
 800d8dc:	e0980737          	lui	a4,0xe0980
 800d8e0:	47b9                	li	a5,14
 800d8e2:	fce42c23          	sw	a4,-40(s0)
 800d8e6:	fcf42e23          	sw	a5,-36(s0)
		while(timestamp_minus(local_time,pps_start_time)>0) //
 800d8ea:	a80d                	j	800d91c <processPPS+0x4b2>
			pps_start_time = timestamp_add(pps_start_time , PPS_PERIOD_compensate_int);
 800d8ec:	081197b7          	lui	a5,0x8119
 800d8f0:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d8f4:	fe47a783          	lw	a5,-28(a5)
 800d8f8:	853a                	mv	a0,a4
 800d8fa:	85be                	mv	a1,a5
 800d8fc:	fd842703          	lw	a4,-40(s0)
 800d900:	fdc42783          	lw	a5,-36(s0)
 800d904:	863a                	mv	a2,a4
 800d906:	86be                	mv	a3,a5
 800d908:	0ff010ef          	jal	ra,800f206 <timestamp_add>
 800d90c:	872a                	mv	a4,a0
 800d90e:	87ae                	mv	a5,a1
 800d910:	081196b7          	lui	a3,0x8119
 800d914:	fee6a023          	sw	a4,-32(a3) # 8118fe0 <pps_start_time>
 800d918:	fef6a223          	sw	a5,-28(a3)
		while(timestamp_minus(local_time,pps_start_time)>0) //
 800d91c:	fd042703          	lw	a4,-48(s0)
 800d920:	fd442783          	lw	a5,-44(s0)
 800d924:	853a                	mv	a0,a4
 800d926:	85be                	mv	a1,a5
 800d928:	081197b7          	lui	a5,0x8119
 800d92c:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d930:	fe47a783          	lw	a5,-28(a5)
 800d934:	863a                	mv	a2,a4
 800d936:	86be                	mv	a3,a5
 800d938:	18f010ef          	jal	ra,800f2c6 <timestamp_minus>
 800d93c:	872a                	mv	a4,a0
 800d93e:	87ae                	mv	a5,a1
 800d940:	86be                	mv	a3,a5
 800d942:	fad045e3          	bgtz	a3,800d8ec <processPPS+0x482>
 800d946:	86be                	mv	a3,a5
 800d948:	e299                	bnez	a3,800d94e <processPPS+0x4e4>
 800d94a:	87ba                	mv	a5,a4
 800d94c:	f3c5                	bnez	a5,800d8ec <processPPS+0x482>
		pps_start_time = pps_start_time >>9;
 800d94e:	081197b7          	lui	a5,0x8119
 800d952:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d956:	fe47a783          	lw	a5,-28(a5)
 800d95a:	01779693          	slli	a3,a5,0x17
 800d95e:	00975913          	srli	s2,a4,0x9
 800d962:	0126e933          	or	s2,a3,s2
 800d966:	0097d993          	srli	s3,a5,0x9
 800d96a:	081197b7          	lui	a5,0x8119
 800d96e:	ff27a023          	sw	s2,-32(a5) # 8118fe0 <pps_start_time>
 800d972:	ff37a223          	sw	s3,-28(a5)
		write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d976:	081197b7          	lui	a5,0x8119
 800d97a:	fe07a703          	lw	a4,-32(a5) # 8118fe0 <pps_start_time>
 800d97e:	fe47a783          	lw	a5,-28(a5)
 800d982:	87ba                	mv	a5,a4
 800d984:	85be                	mv	a1,a5
 800d986:	014007b7          	lui	a5,0x1400
 800d98a:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d98e:	498010ef          	jal	ra,800ee26 <write_thmts_bb_reg>
}
 800d992:	0001                	nop
 800d994:	50f2                	lw	ra,60(sp)
 800d996:	5462                	lw	s0,56(sp)
 800d998:	5952                	lw	s2,52(sp)
 800d99a:	59c2                	lw	s3,48(sp)
 800d99c:	5a32                	lw	s4,44(sp)
 800d99e:	5aa2                	lw	s5,40(sp)
 800d9a0:	5b12                	lw	s6,36(sp)
 800d9a2:	5b82                	lw	s7,32(sp)
 800d9a4:	6121                	addi	sp,sp,64
 800d9a6:	8082                	ret

0800d9a8 <prepareTxMsg>:


uint32_t imu_cnt = 0;

uint16_t prepareTxMsg(thmts_tx_msg_info_t *ptMsgReceived, uint8_t *pTxBuffer)
{
 800d9a8:	7175                	addi	sp,sp,-144
 800d9aa:	c706                	sw	ra,140(sp)
 800d9ac:	c522                	sw	s0,136(sp)
 800d9ae:	0900                	addi	s0,sp,144
 800d9b0:	f6a42e23          	sw	a0,-132(s0)
 800d9b4:	f6b42c23          	sw	a1,-136(s0)

	// 
	uint8_t msg_type;
	uint16_t tx_len = 0;
 800d9b8:	fe041723          	sh	zero,-18(s0)
	uint16_t j = 0;
 800d9bc:	fe041623          	sh	zero,-20(s0)

	msg_type = ptMsgReceived->msg_type;
 800d9c0:	f7c42783          	lw	a5,-132(s0)
 800d9c4:	0007c783          	lbu	a5,0(a5)
 800d9c8:	fcf409a3          	sb	a5,-45(s0)

	switch(msg_type)
 800d9cc:	fd344783          	lbu	a5,-45(s0)
 800d9d0:	04100713          	li	a4,65
 800d9d4:	02e78a63          	beq	a5,a4,800da08 <prepareTxMsg+0x60>
 800d9d8:	04100713          	li	a4,65
 800d9dc:	38e7cee3          	blt	a5,a4,800e578 <prepareTxMsg+0xbd0>
 800d9e0:	09700713          	li	a4,151
 800d9e4:	38f74ae3          	blt	a4,a5,800e578 <prepareTxMsg+0xbd0>
 800d9e8:	08000713          	li	a4,128
 800d9ec:	38e7c6e3          	blt	a5,a4,800e578 <prepareTxMsg+0xbd0>
 800d9f0:	f8078793          	addi	a5,a5,-128
 800d9f4:	475d                	li	a4,23
 800d9f6:	38f761e3          	bltu	a4,a5,800e578 <prepareTxMsg+0xbd0>
 800d9fa:	00279713          	slli	a4,a5,0x2
 800d9fe:	1e018793          	addi	a5,gp,480 # 81181d0 <__global_pointer$+0x1e0>
 800da02:	97ba                	add	a5,a5,a4
 800da04:	439c                	lw	a5,0(a5)
 800da06:	8782                	jr	a5
	{
		case 0x41:
		{

			uint8_t *data = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800da08:	f7c42783          	lw	a5,-132(s0)
 800da0c:	0057c703          	lbu	a4,5(a5)
 800da10:	0067c683          	lbu	a3,6(a5)
 800da14:	06a2                	slli	a3,a3,0x8
 800da16:	8f55                	or	a4,a4,a3
 800da18:	0077c683          	lbu	a3,7(a5)
 800da1c:	06c2                	slli	a3,a3,0x10
 800da1e:	8f55                	or	a4,a4,a3
 800da20:	0087c783          	lbu	a5,8(a5)
 800da24:	07e2                	slli	a5,a5,0x18
 800da26:	8fd9                	or	a5,a5,a4
 800da28:	f8f42223          	sw	a5,-124(s0)
			tx_len = ptMsgReceived->msg_length;
 800da2c:	f7c42783          	lw	a5,-132(s0)
 800da30:	0037c703          	lbu	a4,3(a5)
 800da34:	0047c783          	lbu	a5,4(a5)
 800da38:	07a2                	slli	a5,a5,0x8
 800da3a:	8fd9                	or	a5,a5,a4
 800da3c:	fef41723          	sh	a5,-18(s0)
			memcpy(pTxBuffer , data , tx_len);
 800da40:	fee45783          	lhu	a5,-18(s0)
 800da44:	863e                	mv	a2,a5
 800da46:	f8442583          	lw	a1,-124(s0)
 800da4a:	f7842503          	lw	a0,-136(s0)
 800da4e:	722080ef          	jal	ra,8016170 <memcpy>
//					printf("0x41\r\n");

			break;
 800da52:	32d0006f          	j	800e57e <prepareTxMsg+0xbd6>
		}


		case TYPE_THMTS_TX_SLOT_INFO_T:
		{
			int msg_length = sizeof(thmts_tx_slot_info_t) + 4;
 800da56:	23000793          	li	a5,560
 800da5a:	faf42223          	sw	a5,-92(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800da5e:	f7c42783          	lw	a5,-132(s0)
 800da62:	0057c703          	lbu	a4,5(a5)
 800da66:	0067c683          	lbu	a3,6(a5)
 800da6a:	06a2                	slli	a3,a3,0x8
 800da6c:	8f55                	or	a4,a4,a3
 800da6e:	0077c683          	lbu	a3,7(a5)
 800da72:	06c2                	slli	a3,a3,0x10
 800da74:	8f55                	or	a4,a4,a3
 800da76:	0087c783          	lbu	a5,8(a5)
 800da7a:	07e2                	slli	a5,a5,0x18
 800da7c:	8fd9                	or	a5,a5,a4
 800da7e:	faf42023          	sw	a5,-96(s0)
			tx_len = msg_length + 4;
 800da82:	fa442783          	lw	a5,-92(s0)
 800da86:	0807c7b3          	zext.h	a5,a5
 800da8a:	0791                	addi	a5,a5,4
 800da8c:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800da90:	f7842783          	lw	a5,-136(s0)
 800da94:	572d                	li	a4,-21
 800da96:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800da9a:	f7842783          	lw	a5,-136(s0)
 800da9e:	0785                	addi	a5,a5,1
 800daa0:	f9000713          	li	a4,-112
 800daa4:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800daa8:	f7842783          	lw	a5,-136(s0)
 800daac:	0789                	addi	a5,a5,2
 800daae:	fa442703          	lw	a4,-92(s0)
 800dab2:	0ff77713          	zext.b	a4,a4
 800dab6:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800daba:	fa442783          	lw	a5,-92(s0)
 800dabe:	4087d713          	srai	a4,a5,0x8
 800dac2:	f7842783          	lw	a5,-136(s0)
 800dac6:	078d                	addi	a5,a5,3
 800dac8:	0ff77713          	zext.b	a4,a4
 800dacc:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_tx_slot_info_t));
 800dad0:	f7842783          	lw	a5,-136(s0)
 800dad4:	0791                	addi	a5,a5,4
 800dad6:	22c00613          	li	a2,556
 800dada:	fa042583          	lw	a1,-96(s0)
 800dade:	853e                	mv	a0,a5
 800dae0:	690080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_TX_SLOT_INFO_T;
 800dae4:	fa442783          	lw	a5,-92(s0)
 800dae8:	f7842703          	lw	a4,-136(s0)
 800daec:	97ba                	add	a5,a5,a4
 800daee:	f9100713          	li	a4,-111
 800daf2:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800daf6:	fa442783          	lw	a5,-92(s0)
 800dafa:	0785                	addi	a5,a5,1
 800dafc:	f7842703          	lw	a4,-136(s0)
 800db00:	97ba                	add	a5,a5,a4
 800db02:	4705                	li	a4,1
 800db04:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800db08:	fa442783          	lw	a5,-92(s0)
 800db0c:	0789                	addi	a5,a5,2
 800db0e:	f7842703          	lw	a4,-136(s0)
 800db12:	97ba                	add	a5,a5,a4
 800db14:	4705                	li	a4,1
 800db16:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800db1a:	fe041523          	sh	zero,-22(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800db1e:	4789                	li	a5,2
 800db20:	fef41623          	sh	a5,-20(s0)
 800db24:	a025                	j	800db4c <prepareTxMsg+0x1a4>
				crc += pTxBuffer[j];
 800db26:	fec45783          	lhu	a5,-20(s0)
 800db2a:	f7842703          	lw	a4,-136(s0)
 800db2e:	97ba                	add	a5,a5,a4
 800db30:	0007c783          	lbu	a5,0(a5)
 800db34:	0807c733          	zext.h	a4,a5
 800db38:	fea45783          	lhu	a5,-22(s0)
 800db3c:	97ba                	add	a5,a5,a4
 800db3e:	fef41523          	sh	a5,-22(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800db42:	fec45783          	lhu	a5,-20(s0)
 800db46:	0785                	addi	a5,a5,1
 800db48:	fef41623          	sh	a5,-20(s0)
 800db4c:	fa442783          	lw	a5,-92(s0)
 800db50:	00278713          	addi	a4,a5,2
 800db54:	fec45783          	lhu	a5,-20(s0)
 800db58:	fcf757e3          	bge	a4,a5,800db26 <prepareTxMsg+0x17e>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800db5c:	fa442783          	lw	a5,-92(s0)
 800db60:	078d                	addi	a5,a5,3
 800db62:	f7842703          	lw	a4,-136(s0)
 800db66:	97ba                	add	a5,a5,a4
 800db68:	fea45703          	lhu	a4,-22(s0)
 800db6c:	0ff77713          	zext.b	a4,a4
 800db70:	00e78023          	sb	a4,0(a5)

			break;
 800db74:	20b0006f          	j	800e57e <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RX_SLOT_INFO_T:
		{
			int msg_length = sizeof(thmts_rx_slot_info_t) + 4;
 800db78:	27500793          	li	a5,629
 800db7c:	faf42623          	sw	a5,-84(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800db80:	f7c42783          	lw	a5,-132(s0)
 800db84:	0057c703          	lbu	a4,5(a5)
 800db88:	0067c683          	lbu	a3,6(a5)
 800db8c:	06a2                	slli	a3,a3,0x8
 800db8e:	8f55                	or	a4,a4,a3
 800db90:	0077c683          	lbu	a3,7(a5)
 800db94:	06c2                	slli	a3,a3,0x10
 800db96:	8f55                	or	a4,a4,a3
 800db98:	0087c783          	lbu	a5,8(a5)
 800db9c:	07e2                	slli	a5,a5,0x18
 800db9e:	8fd9                	or	a5,a5,a4
 800dba0:	faf42423          	sw	a5,-88(s0)
			tx_len = msg_length + 4;
 800dba4:	fac42783          	lw	a5,-84(s0)
 800dba8:	0807c7b3          	zext.h	a5,a5
 800dbac:	0791                	addi	a5,a5,4
 800dbae:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800dbb2:	f7842783          	lw	a5,-136(s0)
 800dbb6:	572d                	li	a4,-21
 800dbb8:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800dbbc:	f7842783          	lw	a5,-136(s0)
 800dbc0:	0785                	addi	a5,a5,1
 800dbc2:	f9000713          	li	a4,-112
 800dbc6:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800dbca:	f7842783          	lw	a5,-136(s0)
 800dbce:	0789                	addi	a5,a5,2
 800dbd0:	fac42703          	lw	a4,-84(s0)
 800dbd4:	0ff77713          	zext.b	a4,a4
 800dbd8:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800dbdc:	fac42783          	lw	a5,-84(s0)
 800dbe0:	4087d713          	srai	a4,a5,0x8
 800dbe4:	f7842783          	lw	a5,-136(s0)
 800dbe8:	078d                	addi	a5,a5,3
 800dbea:	0ff77713          	zext.b	a4,a4
 800dbee:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_rx_slot_info_t));
 800dbf2:	f7842783          	lw	a5,-136(s0)
 800dbf6:	0791                	addi	a5,a5,4
 800dbf8:	27100613          	li	a2,625
 800dbfc:	fa842583          	lw	a1,-88(s0)
 800dc00:	853e                	mv	a0,a5
 800dc02:	56e080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RX_SLOT_INFO_T;
 800dc06:	fac42783          	lw	a5,-84(s0)
 800dc0a:	f7842703          	lw	a4,-136(s0)
 800dc0e:	97ba                	add	a5,a5,a4
 800dc10:	f9200713          	li	a4,-110
 800dc14:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800dc18:	fac42783          	lw	a5,-84(s0)
 800dc1c:	0785                	addi	a5,a5,1
 800dc1e:	f7842703          	lw	a4,-136(s0)
 800dc22:	97ba                	add	a5,a5,a4
 800dc24:	4705                	li	a4,1
 800dc26:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800dc2a:	fac42783          	lw	a5,-84(s0)
 800dc2e:	0789                	addi	a5,a5,2
 800dc30:	f7842703          	lw	a4,-136(s0)
 800dc34:	97ba                	add	a5,a5,a4
 800dc36:	4705                	li	a4,1
 800dc38:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800dc3c:	fe041423          	sh	zero,-24(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dc40:	4789                	li	a5,2
 800dc42:	fef41623          	sh	a5,-20(s0)
 800dc46:	a025                	j	800dc6e <prepareTxMsg+0x2c6>
				crc += pTxBuffer[j];
 800dc48:	fec45783          	lhu	a5,-20(s0)
 800dc4c:	f7842703          	lw	a4,-136(s0)
 800dc50:	97ba                	add	a5,a5,a4
 800dc52:	0007c783          	lbu	a5,0(a5)
 800dc56:	0807c733          	zext.h	a4,a5
 800dc5a:	fe845783          	lhu	a5,-24(s0)
 800dc5e:	97ba                	add	a5,a5,a4
 800dc60:	fef41423          	sh	a5,-24(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dc64:	fec45783          	lhu	a5,-20(s0)
 800dc68:	0785                	addi	a5,a5,1
 800dc6a:	fef41623          	sh	a5,-20(s0)
 800dc6e:	fac42783          	lw	a5,-84(s0)
 800dc72:	00278713          	addi	a4,a5,2
 800dc76:	fec45783          	lhu	a5,-20(s0)
 800dc7a:	fcf757e3          	bge	a4,a5,800dc48 <prepareTxMsg+0x2a0>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dc7e:	fac42783          	lw	a5,-84(s0)
 800dc82:	078d                	addi	a5,a5,3
 800dc84:	f7842703          	lw	a4,-136(s0)
 800dc88:	97ba                	add	a5,a5,a4
 800dc8a:	fe845703          	lhu	a4,-24(s0)
 800dc8e:	0ff77713          	zext.b	a4,a4
 800dc92:	00e78023          	sb	a4,0(a5)

			break;
 800dc96:	0e90006f          	j	800e57e <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RX_CIR_INTO_T:
		{
			int msg_length = sizeof(thmts_rx_CIR_info_t) + 4;
 800dc9a:	6785                	lui	a5,0x1
 800dc9c:	17f5                	addi	a5,a5,-3
 800dc9e:	faf42a23          	sw	a5,-76(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dca2:	f7c42783          	lw	a5,-132(s0)
 800dca6:	0057c703          	lbu	a4,5(a5) # 1005 <__HEAP_SIZE+0x805>
 800dcaa:	0067c683          	lbu	a3,6(a5)
 800dcae:	06a2                	slli	a3,a3,0x8
 800dcb0:	8f55                	or	a4,a4,a3
 800dcb2:	0077c683          	lbu	a3,7(a5)
 800dcb6:	06c2                	slli	a3,a3,0x10
 800dcb8:	8f55                	or	a4,a4,a3
 800dcba:	0087c783          	lbu	a5,8(a5)
 800dcbe:	07e2                	slli	a5,a5,0x18
 800dcc0:	8fd9                	or	a5,a5,a4
 800dcc2:	faf42823          	sw	a5,-80(s0)
			tx_len = msg_length + 4;
 800dcc6:	fb442783          	lw	a5,-76(s0)
 800dcca:	0807c7b3          	zext.h	a5,a5
 800dcce:	0791                	addi	a5,a5,4
 800dcd0:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800dcd4:	f7842783          	lw	a5,-136(s0)
 800dcd8:	572d                	li	a4,-21
 800dcda:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800dcde:	f7842783          	lw	a5,-136(s0)
 800dce2:	0785                	addi	a5,a5,1
 800dce4:	f9000713          	li	a4,-112
 800dce8:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800dcec:	f7842783          	lw	a5,-136(s0)
 800dcf0:	0789                	addi	a5,a5,2
 800dcf2:	fb442703          	lw	a4,-76(s0)
 800dcf6:	0ff77713          	zext.b	a4,a4
 800dcfa:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800dcfe:	fb442783          	lw	a5,-76(s0)
 800dd02:	4087d713          	srai	a4,a5,0x8
 800dd06:	f7842783          	lw	a5,-136(s0)
 800dd0a:	078d                	addi	a5,a5,3
 800dd0c:	0ff77713          	zext.b	a4,a4
 800dd10:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_rx_CIR_info_t));
 800dd14:	f7842783          	lw	a5,-136(s0)
 800dd18:	00478713          	addi	a4,a5,4
 800dd1c:	6785                	lui	a5,0x1
 800dd1e:	ff978613          	addi	a2,a5,-7 # ff9 <__HEAP_SIZE+0x7f9>
 800dd22:	fb042583          	lw	a1,-80(s0)
 800dd26:	853a                	mv	a0,a4
 800dd28:	448080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RX_CIR_INTO_T;
 800dd2c:	fb442783          	lw	a5,-76(s0)
 800dd30:	f7842703          	lw	a4,-136(s0)
 800dd34:	97ba                	add	a5,a5,a4
 800dd36:	f9300713          	li	a4,-109
 800dd3a:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800dd3e:	fb442783          	lw	a5,-76(s0)
 800dd42:	0785                	addi	a5,a5,1
 800dd44:	f7842703          	lw	a4,-136(s0)
 800dd48:	97ba                	add	a5,a5,a4
 800dd4a:	4705                	li	a4,1
 800dd4c:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800dd50:	fb442783          	lw	a5,-76(s0)
 800dd54:	0789                	addi	a5,a5,2
 800dd56:	f7842703          	lw	a4,-136(s0)
 800dd5a:	97ba                	add	a5,a5,a4
 800dd5c:	4705                	li	a4,1
 800dd5e:	00e78023          	sb	a4,0(a5)

			uint32_t crc = 0;
 800dd62:	fe042223          	sw	zero,-28(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dd66:	4789                	li	a5,2
 800dd68:	fef41623          	sh	a5,-20(s0)
 800dd6c:	a01d                	j	800dd92 <prepareTxMsg+0x3ea>
				crc += pTxBuffer[j];
 800dd6e:	fec45783          	lhu	a5,-20(s0)
 800dd72:	f7842703          	lw	a4,-136(s0)
 800dd76:	97ba                	add	a5,a5,a4
 800dd78:	0007c783          	lbu	a5,0(a5)
 800dd7c:	873e                	mv	a4,a5
 800dd7e:	fe442783          	lw	a5,-28(s0)
 800dd82:	97ba                	add	a5,a5,a4
 800dd84:	fef42223          	sw	a5,-28(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dd88:	fec45783          	lhu	a5,-20(s0)
 800dd8c:	0785                	addi	a5,a5,1
 800dd8e:	fef41623          	sh	a5,-20(s0)
 800dd92:	fb442783          	lw	a5,-76(s0)
 800dd96:	00278713          	addi	a4,a5,2
 800dd9a:	fec45783          	lhu	a5,-20(s0)
 800dd9e:	fcf758e3          	bge	a4,a5,800dd6e <prepareTxMsg+0x3c6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dda2:	fb442783          	lw	a5,-76(s0)
 800dda6:	078d                	addi	a5,a5,3
 800dda8:	f7842703          	lw	a4,-136(s0)
 800ddac:	97ba                	add	a5,a5,a4
 800ddae:	fe442703          	lw	a4,-28(s0)
 800ddb2:	0ff77713          	zext.b	a4,a4
 800ddb6:	00e78023          	sb	a4,0(a5)

			break;
 800ddba:	a7d1                	j	800e57e <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RANGING_INTO_T:
		{
			int msg_length = sizeof(thmts_RANGING_info_t) + 4;
 800ddbc:	47a1                	li	a5,8
 800ddbe:	faf42e23          	sw	a5,-68(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800ddc2:	f7c42783          	lw	a5,-132(s0)
 800ddc6:	0057c703          	lbu	a4,5(a5)
 800ddca:	0067c683          	lbu	a3,6(a5)
 800ddce:	06a2                	slli	a3,a3,0x8
 800ddd0:	8f55                	or	a4,a4,a3
 800ddd2:	0077c683          	lbu	a3,7(a5)
 800ddd6:	06c2                	slli	a3,a3,0x10
 800ddd8:	8f55                	or	a4,a4,a3
 800ddda:	0087c783          	lbu	a5,8(a5)
 800ddde:	07e2                	slli	a5,a5,0x18
 800dde0:	8fd9                	or	a5,a5,a4
 800dde2:	faf42c23          	sw	a5,-72(s0)
			tx_len = msg_length + 4;
 800dde6:	fbc42783          	lw	a5,-68(s0)
 800ddea:	0807c7b3          	zext.h	a5,a5
 800ddee:	0791                	addi	a5,a5,4
 800ddf0:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800ddf4:	f7842783          	lw	a5,-136(s0)
 800ddf8:	572d                	li	a4,-21
 800ddfa:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800ddfe:	f7842783          	lw	a5,-136(s0)
 800de02:	0785                	addi	a5,a5,1
 800de04:	f9000713          	li	a4,-112
 800de08:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800de0c:	f7842783          	lw	a5,-136(s0)
 800de10:	0789                	addi	a5,a5,2
 800de12:	fbc42703          	lw	a4,-68(s0)
 800de16:	0ff77713          	zext.b	a4,a4
 800de1a:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800de1e:	fbc42783          	lw	a5,-68(s0)
 800de22:	4087d713          	srai	a4,a5,0x8
 800de26:	f7842783          	lw	a5,-136(s0)
 800de2a:	078d                	addi	a5,a5,3
 800de2c:	0ff77713          	zext.b	a4,a4
 800de30:	00e78023          	sb	a4,0(a5)

			memcpy(p_UartTxDma_Buff + 4 , payload , sizeof(thmts_rx_CIR_info_t));
 800de34:	8181a783          	lw	a5,-2024(gp) # 8117808 <p_UartTxDma_Buff>
 800de38:	00478713          	addi	a4,a5,4
 800de3c:	6785                	lui	a5,0x1
 800de3e:	ff978613          	addi	a2,a5,-7 # ff9 <__HEAP_SIZE+0x7f9>
 800de42:	fb842583          	lw	a1,-72(s0)
 800de46:	853a                	mv	a0,a4
 800de48:	328080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RANGING_INTO_T;
 800de4c:	fbc42783          	lw	a5,-68(s0)
 800de50:	f7842703          	lw	a4,-136(s0)
 800de54:	97ba                	add	a5,a5,a4
 800de56:	f9400713          	li	a4,-108
 800de5a:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800de5e:	fbc42783          	lw	a5,-68(s0)
 800de62:	0785                	addi	a5,a5,1
 800de64:	f7842703          	lw	a4,-136(s0)
 800de68:	97ba                	add	a5,a5,a4
 800de6a:	4705                	li	a4,1
 800de6c:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800de70:	fbc42783          	lw	a5,-68(s0)
 800de74:	0789                	addi	a5,a5,2
 800de76:	f7842703          	lw	a4,-136(s0)
 800de7a:	97ba                	add	a5,a5,a4
 800de7c:	4705                	li	a4,1
 800de7e:	00e78023          	sb	a4,0(a5)

			uint32_t crc = 0;
 800de82:	fe042023          	sw	zero,-32(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800de86:	4789                	li	a5,2
 800de88:	fef41623          	sh	a5,-20(s0)
 800de8c:	a01d                	j	800deb2 <prepareTxMsg+0x50a>
				crc += pTxBuffer[j];
 800de8e:	fec45783          	lhu	a5,-20(s0)
 800de92:	f7842703          	lw	a4,-136(s0)
 800de96:	97ba                	add	a5,a5,a4
 800de98:	0007c783          	lbu	a5,0(a5)
 800de9c:	873e                	mv	a4,a5
 800de9e:	fe042783          	lw	a5,-32(s0)
 800dea2:	97ba                	add	a5,a5,a4
 800dea4:	fef42023          	sw	a5,-32(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dea8:	fec45783          	lhu	a5,-20(s0)
 800deac:	0785                	addi	a5,a5,1
 800deae:	fef41623          	sh	a5,-20(s0)
 800deb2:	fbc42783          	lw	a5,-68(s0)
 800deb6:	00278713          	addi	a4,a5,2
 800deba:	fec45783          	lhu	a5,-20(s0)
 800debe:	fcf758e3          	bge	a4,a5,800de8e <prepareTxMsg+0x4e6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dec2:	fbc42783          	lw	a5,-68(s0)
 800dec6:	078d                	addi	a5,a5,3
 800dec8:	f7842703          	lw	a4,-136(s0)
 800decc:	97ba                	add	a5,a5,a4
 800dece:	fe042703          	lw	a4,-32(s0)
 800ded2:	0ff77713          	zext.b	a4,a4
 800ded6:	00e78023          	sb	a4,0(a5)

			break;
 800deda:	a555                	j	800e57e <prepareTxMsg+0xbd6>
		}

		case TYPE_THMTS_RANGE_AND_DATA_T:
		{
			int msg_length = sizeof(thmts_range_and_data_t) + 4;
 800dedc:	21200793          	li	a5,530
 800dee0:	fcf42223          	sw	a5,-60(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dee4:	f7c42783          	lw	a5,-132(s0)
 800dee8:	0057c703          	lbu	a4,5(a5)
 800deec:	0067c683          	lbu	a3,6(a5)
 800def0:	06a2                	slli	a3,a3,0x8
 800def2:	8f55                	or	a4,a4,a3
 800def4:	0077c683          	lbu	a3,7(a5)
 800def8:	06c2                	slli	a3,a3,0x10
 800defa:	8f55                	or	a4,a4,a3
 800defc:	0087c783          	lbu	a5,8(a5)
 800df00:	07e2                	slli	a5,a5,0x18
 800df02:	8fd9                	or	a5,a5,a4
 800df04:	fcf42023          	sw	a5,-64(s0)
			tx_len = msg_length + 4;
 800df08:	fc442783          	lw	a5,-60(s0)
 800df0c:	0807c7b3          	zext.h	a5,a5
 800df10:	0791                	addi	a5,a5,4
 800df12:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800df16:	f7842783          	lw	a5,-136(s0)
 800df1a:	572d                	li	a4,-21
 800df1c:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800df20:	f7842783          	lw	a5,-136(s0)
 800df24:	0785                	addi	a5,a5,1
 800df26:	f9000713          	li	a4,-112
 800df2a:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800df2e:	f7842783          	lw	a5,-136(s0)
 800df32:	0789                	addi	a5,a5,2
 800df34:	fc442703          	lw	a4,-60(s0)
 800df38:	0ff77713          	zext.b	a4,a4
 800df3c:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800df40:	fc442783          	lw	a5,-60(s0)
 800df44:	4087d713          	srai	a4,a5,0x8
 800df48:	f7842783          	lw	a5,-136(s0)
 800df4c:	078d                	addi	a5,a5,3
 800df4e:	0ff77713          	zext.b	a4,a4
 800df52:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_range_and_data_t));
 800df56:	f7842783          	lw	a5,-136(s0)
 800df5a:	0791                	addi	a5,a5,4
 800df5c:	20e00613          	li	a2,526
 800df60:	fc042583          	lw	a1,-64(s0)
 800df64:	853e                	mv	a0,a5
 800df66:	20a080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RANGE_AND_DATA_T;
 800df6a:	fc442783          	lw	a5,-60(s0)
 800df6e:	f7842703          	lw	a4,-136(s0)
 800df72:	97ba                	add	a5,a5,a4
 800df74:	f9500713          	li	a4,-107
 800df78:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800df7c:	fc442783          	lw	a5,-60(s0)
 800df80:	0785                	addi	a5,a5,1
 800df82:	f7842703          	lw	a4,-136(s0)
 800df86:	97ba                	add	a5,a5,a4
 800df88:	4705                	li	a4,1
 800df8a:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800df8e:	fc442783          	lw	a5,-60(s0)
 800df92:	0789                	addi	a5,a5,2
 800df94:	f7842703          	lw	a4,-136(s0)
 800df98:	97ba                	add	a5,a5,a4
 800df9a:	4705                	li	a4,1
 800df9c:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800dfa0:	fc041f23          	sh	zero,-34(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dfa4:	4789                	li	a5,2
 800dfa6:	fef41623          	sh	a5,-20(s0)
 800dfaa:	a025                	j	800dfd2 <prepareTxMsg+0x62a>
				crc += pTxBuffer[j];
 800dfac:	fec45783          	lhu	a5,-20(s0)
 800dfb0:	f7842703          	lw	a4,-136(s0)
 800dfb4:	97ba                	add	a5,a5,a4
 800dfb6:	0007c783          	lbu	a5,0(a5)
 800dfba:	0807c733          	zext.h	a4,a5
 800dfbe:	fde45783          	lhu	a5,-34(s0)
 800dfc2:	97ba                	add	a5,a5,a4
 800dfc4:	fcf41f23          	sh	a5,-34(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dfc8:	fec45783          	lhu	a5,-20(s0)
 800dfcc:	0785                	addi	a5,a5,1
 800dfce:	fef41623          	sh	a5,-20(s0)
 800dfd2:	fc442783          	lw	a5,-60(s0)
 800dfd6:	00278713          	addi	a4,a5,2
 800dfda:	fec45783          	lhu	a5,-20(s0)
 800dfde:	fcf757e3          	bge	a4,a5,800dfac <prepareTxMsg+0x604>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dfe2:	fc442783          	lw	a5,-60(s0)
 800dfe6:	078d                	addi	a5,a5,3
 800dfe8:	f7842703          	lw	a4,-136(s0)
 800dfec:	97ba                	add	a5,a5,a4
 800dfee:	fde45703          	lhu	a4,-34(s0)
 800dff2:	0ff77713          	zext.b	a4,a4
 800dff6:	00e78023          	sb	a4,0(a5)

			break;
 800dffa:	a351                	j	800e57e <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_START_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800dffc:	f7c42783          	lw	a5,-132(s0)
 800e000:	0037c703          	lbu	a4,3(a5)
 800e004:	0047c783          	lbu	a5,4(a5)
 800e008:	07a2                	slli	a5,a5,0x8
 800e00a:	8fd9                	or	a5,a5,a4
 800e00c:	0807c7b3          	zext.h	a5,a5
 800e010:	0791                	addi	a5,a5,4
 800e012:	f8f42623          	sw	a5,-116(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800e016:	f7c42783          	lw	a5,-132(s0)
 800e01a:	0057c703          	lbu	a4,5(a5)
 800e01e:	0067c683          	lbu	a3,6(a5)
 800e022:	06a2                	slli	a3,a3,0x8
 800e024:	8f55                	or	a4,a4,a3
 800e026:	0077c683          	lbu	a3,7(a5)
 800e02a:	06c2                	slli	a3,a3,0x10
 800e02c:	8f55                	or	a4,a4,a3
 800e02e:	0087c783          	lbu	a5,8(a5)
 800e032:	07e2                	slli	a5,a5,0x18
 800e034:	8fd9                	or	a5,a5,a4
 800e036:	f8f42423          	sw	a5,-120(s0)
			tx_len = msg_length + 4;
 800e03a:	f8c42783          	lw	a5,-116(s0)
 800e03e:	0807c7b3          	zext.h	a5,a5
 800e042:	0791                	addi	a5,a5,4
 800e044:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800e048:	f7842783          	lw	a5,-136(s0)
 800e04c:	572d                	li	a4,-21
 800e04e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800e052:	f7842783          	lw	a5,-136(s0)
 800e056:	0785                	addi	a5,a5,1
 800e058:	f9000713          	li	a4,-112
 800e05c:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800e060:	f7842783          	lw	a5,-136(s0)
 800e064:	0789                	addi	a5,a5,2
 800e066:	f8c42703          	lw	a4,-116(s0)
 800e06a:	0ff77713          	zext.b	a4,a4
 800e06e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800e072:	f8c42783          	lw	a5,-116(s0)
 800e076:	4087d713          	srai	a4,a5,0x8
 800e07a:	f7842783          	lw	a5,-136(s0)
 800e07e:	078d                	addi	a5,a5,3
 800e080:	0ff77713          	zext.b	a4,a4
 800e084:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800e088:	f7842783          	lw	a5,-136(s0)
 800e08c:	00478693          	addi	a3,a5,4
 800e090:	f7c42783          	lw	a5,-132(s0)
 800e094:	0037c703          	lbu	a4,3(a5)
 800e098:	0047c783          	lbu	a5,4(a5)
 800e09c:	07a2                	slli	a5,a5,0x8
 800e09e:	8fd9                	or	a5,a5,a4
 800e0a0:	0807c7b3          	zext.h	a5,a5
 800e0a4:	863e                	mv	a2,a5
 800e0a6:	f8842583          	lw	a1,-120(s0)
 800e0aa:	8536                	mv	a0,a3
 800e0ac:	0c4080ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_START_CONFIG_CMD;
 800e0b0:	f8c42783          	lw	a5,-116(s0)
 800e0b4:	f7842703          	lw	a4,-136(s0)
 800e0b8:	97ba                	add	a5,a5,a4
 800e0ba:	06000713          	li	a4,96
 800e0be:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800e0c2:	f8c42783          	lw	a5,-116(s0)
 800e0c6:	0785                	addi	a5,a5,1
 800e0c8:	f7842703          	lw	a4,-136(s0)
 800e0cc:	97ba                	add	a5,a5,a4
 800e0ce:	4705                	li	a4,1
 800e0d0:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800e0d4:	f8c42783          	lw	a5,-116(s0)
 800e0d8:	0789                	addi	a5,a5,2
 800e0da:	f7842703          	lw	a4,-136(s0)
 800e0de:	97ba                	add	a5,a5,a4
 800e0e0:	4705                	li	a4,1
 800e0e2:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800e0e6:	fc041e23          	sh	zero,-36(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e0ea:	4789                	li	a5,2
 800e0ec:	fef41623          	sh	a5,-20(s0)
 800e0f0:	a025                	j	800e118 <prepareTxMsg+0x770>
				crc += pTxBuffer[j];
 800e0f2:	fec45783          	lhu	a5,-20(s0)
 800e0f6:	f7842703          	lw	a4,-136(s0)
 800e0fa:	97ba                	add	a5,a5,a4
 800e0fc:	0007c783          	lbu	a5,0(a5)
 800e100:	0807c733          	zext.h	a4,a5
 800e104:	fdc45783          	lhu	a5,-36(s0)
 800e108:	97ba                	add	a5,a5,a4
 800e10a:	fcf41e23          	sh	a5,-36(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e10e:	fec45783          	lhu	a5,-20(s0)
 800e112:	0785                	addi	a5,a5,1
 800e114:	fef41623          	sh	a5,-20(s0)
 800e118:	f8c42783          	lw	a5,-116(s0)
 800e11c:	00278713          	addi	a4,a5,2
 800e120:	fec45783          	lhu	a5,-20(s0)
 800e124:	fcf757e3          	bge	a4,a5,800e0f2 <prepareTxMsg+0x74a>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800e128:	f8c42783          	lw	a5,-116(s0)
 800e12c:	078d                	addi	a5,a5,3
 800e12e:	f7842703          	lw	a4,-136(s0)
 800e132:	97ba                	add	a5,a5,a4
 800e134:	fdc45703          	lhu	a4,-36(s0)
 800e138:	0ff77713          	zext.b	a4,a4
 800e13c:	00e78023          	sb	a4,0(a5)
			break;
 800e140:	a93d                	j	800e57e <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_NODE_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800e142:	f7c42783          	lw	a5,-132(s0)
 800e146:	0037c703          	lbu	a4,3(a5)
 800e14a:	0047c783          	lbu	a5,4(a5)
 800e14e:	07a2                	slli	a5,a5,0x8
 800e150:	8fd9                	or	a5,a5,a4
 800e152:	0807c7b3          	zext.h	a5,a5
 800e156:	0791                	addi	a5,a5,4
 800e158:	f8f42a23          	sw	a5,-108(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800e15c:	f7c42783          	lw	a5,-132(s0)
 800e160:	0057c703          	lbu	a4,5(a5)
 800e164:	0067c683          	lbu	a3,6(a5)
 800e168:	06a2                	slli	a3,a3,0x8
 800e16a:	8f55                	or	a4,a4,a3
 800e16c:	0077c683          	lbu	a3,7(a5)
 800e170:	06c2                	slli	a3,a3,0x10
 800e172:	8f55                	or	a4,a4,a3
 800e174:	0087c783          	lbu	a5,8(a5)
 800e178:	07e2                	slli	a5,a5,0x18
 800e17a:	8fd9                	or	a5,a5,a4
 800e17c:	f8f42823          	sw	a5,-112(s0)
			tx_len = msg_length + 4;
 800e180:	f9442783          	lw	a5,-108(s0)
 800e184:	0807c7b3          	zext.h	a5,a5
 800e188:	0791                	addi	a5,a5,4
 800e18a:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800e18e:	f7842783          	lw	a5,-136(s0)
 800e192:	572d                	li	a4,-21
 800e194:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800e198:	f7842783          	lw	a5,-136(s0)
 800e19c:	0785                	addi	a5,a5,1
 800e19e:	f9000713          	li	a4,-112
 800e1a2:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800e1a6:	f7842783          	lw	a5,-136(s0)
 800e1aa:	0789                	addi	a5,a5,2
 800e1ac:	f9442703          	lw	a4,-108(s0)
 800e1b0:	0ff77713          	zext.b	a4,a4
 800e1b4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800e1b8:	f9442783          	lw	a5,-108(s0)
 800e1bc:	4087d713          	srai	a4,a5,0x8
 800e1c0:	f7842783          	lw	a5,-136(s0)
 800e1c4:	078d                	addi	a5,a5,3
 800e1c6:	0ff77713          	zext.b	a4,a4
 800e1ca:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800e1ce:	f7842783          	lw	a5,-136(s0)
 800e1d2:	00478693          	addi	a3,a5,4
 800e1d6:	f7c42783          	lw	a5,-132(s0)
 800e1da:	0037c703          	lbu	a4,3(a5)
 800e1de:	0047c783          	lbu	a5,4(a5)
 800e1e2:	07a2                	slli	a5,a5,0x8
 800e1e4:	8fd9                	or	a5,a5,a4
 800e1e6:	0807c7b3          	zext.h	a5,a5
 800e1ea:	863e                	mv	a2,a5
 800e1ec:	f9042583          	lw	a1,-112(s0)
 800e1f0:	8536                	mv	a0,a3
 800e1f2:	77f070ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_NODE_CONFIG_ACK;
 800e1f6:	f9442783          	lw	a5,-108(s0)
 800e1fa:	f7842703          	lw	a4,-136(s0)
 800e1fe:	97ba                	add	a5,a5,a4
 800e200:	f8100713          	li	a4,-127
 800e204:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800e208:	f9442783          	lw	a5,-108(s0)
 800e20c:	0785                	addi	a5,a5,1
 800e20e:	f7842703          	lw	a4,-136(s0)
 800e212:	97ba                	add	a5,a5,a4
 800e214:	4705                	li	a4,1
 800e216:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800e21a:	f9442783          	lw	a5,-108(s0)
 800e21e:	0789                	addi	a5,a5,2
 800e220:	f7842703          	lw	a4,-136(s0)
 800e224:	97ba                	add	a5,a5,a4
 800e226:	4705                	li	a4,1
 800e228:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800e22c:	fc041d23          	sh	zero,-38(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e230:	4789                	li	a5,2
 800e232:	fef41623          	sh	a5,-20(s0)
 800e236:	a025                	j	800e25e <prepareTxMsg+0x8b6>
				crc += pTxBuffer[j];
 800e238:	fec45783          	lhu	a5,-20(s0)
 800e23c:	f7842703          	lw	a4,-136(s0)
 800e240:	97ba                	add	a5,a5,a4
 800e242:	0007c783          	lbu	a5,0(a5)
 800e246:	0807c733          	zext.h	a4,a5
 800e24a:	fda45783          	lhu	a5,-38(s0)
 800e24e:	97ba                	add	a5,a5,a4
 800e250:	fcf41d23          	sh	a5,-38(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e254:	fec45783          	lhu	a5,-20(s0)
 800e258:	0785                	addi	a5,a5,1
 800e25a:	fef41623          	sh	a5,-20(s0)
 800e25e:	f9442783          	lw	a5,-108(s0)
 800e262:	00278713          	addi	a4,a5,2
 800e266:	fec45783          	lhu	a5,-20(s0)
 800e26a:	fcf757e3          	bge	a4,a5,800e238 <prepareTxMsg+0x890>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800e26e:	f9442783          	lw	a5,-108(s0)
 800e272:	078d                	addi	a5,a5,3
 800e274:	f7842703          	lw	a4,-136(s0)
 800e278:	97ba                	add	a5,a5,a4
 800e27a:	fda45703          	lhu	a4,-38(s0)
 800e27e:	0ff77713          	zext.b	a4,a4
 800e282:	00e78023          	sb	a4,0(a5)
			break;
 800e286:	ace5                	j	800e57e <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_PHY_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800e288:	f7c42783          	lw	a5,-132(s0)
 800e28c:	0037c703          	lbu	a4,3(a5)
 800e290:	0047c783          	lbu	a5,4(a5)
 800e294:	07a2                	slli	a5,a5,0x8
 800e296:	8fd9                	or	a5,a5,a4
 800e298:	0807c7b3          	zext.h	a5,a5
 800e29c:	0791                	addi	a5,a5,4
 800e29e:	f8f42e23          	sw	a5,-100(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800e2a2:	f7c42783          	lw	a5,-132(s0)
 800e2a6:	0057c703          	lbu	a4,5(a5)
 800e2aa:	0067c683          	lbu	a3,6(a5)
 800e2ae:	06a2                	slli	a3,a3,0x8
 800e2b0:	8f55                	or	a4,a4,a3
 800e2b2:	0077c683          	lbu	a3,7(a5)
 800e2b6:	06c2                	slli	a3,a3,0x10
 800e2b8:	8f55                	or	a4,a4,a3
 800e2ba:	0087c783          	lbu	a5,8(a5)
 800e2be:	07e2                	slli	a5,a5,0x18
 800e2c0:	8fd9                	or	a5,a5,a4
 800e2c2:	f8f42c23          	sw	a5,-104(s0)
			tx_len = msg_length + 4;
 800e2c6:	f9c42783          	lw	a5,-100(s0)
 800e2ca:	0807c7b3          	zext.h	a5,a5
 800e2ce:	0791                	addi	a5,a5,4
 800e2d0:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800e2d4:	f7842783          	lw	a5,-136(s0)
 800e2d8:	572d                	li	a4,-21
 800e2da:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800e2de:	f7842783          	lw	a5,-136(s0)
 800e2e2:	0785                	addi	a5,a5,1
 800e2e4:	f9000713          	li	a4,-112
 800e2e8:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800e2ec:	f7842783          	lw	a5,-136(s0)
 800e2f0:	0789                	addi	a5,a5,2
 800e2f2:	f9c42703          	lw	a4,-100(s0)
 800e2f6:	0ff77713          	zext.b	a4,a4
 800e2fa:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800e2fe:	f9c42783          	lw	a5,-100(s0)
 800e302:	4087d713          	srai	a4,a5,0x8
 800e306:	f7842783          	lw	a5,-136(s0)
 800e30a:	078d                	addi	a5,a5,3
 800e30c:	0ff77713          	zext.b	a4,a4
 800e310:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800e314:	f7842783          	lw	a5,-136(s0)
 800e318:	00478693          	addi	a3,a5,4
 800e31c:	f7c42783          	lw	a5,-132(s0)
 800e320:	0037c703          	lbu	a4,3(a5)
 800e324:	0047c783          	lbu	a5,4(a5)
 800e328:	07a2                	slli	a5,a5,0x8
 800e32a:	8fd9                	or	a5,a5,a4
 800e32c:	0807c7b3          	zext.h	a5,a5
 800e330:	863e                	mv	a2,a5
 800e332:	f9842583          	lw	a1,-104(s0)
 800e336:	8536                	mv	a0,a3
 800e338:	639070ef          	jal	ra,8016170 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_PHY_CONFIG_ACK;
 800e33c:	f9c42783          	lw	a5,-100(s0)
 800e340:	f7842703          	lw	a4,-136(s0)
 800e344:	97ba                	add	a5,a5,a4
 800e346:	f8300713          	li	a4,-125
 800e34a:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800e34e:	f9c42783          	lw	a5,-100(s0)
 800e352:	0785                	addi	a5,a5,1
 800e354:	f7842703          	lw	a4,-136(s0)
 800e358:	97ba                	add	a5,a5,a4
 800e35a:	4705                	li	a4,1
 800e35c:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800e360:	f9c42783          	lw	a5,-100(s0)
 800e364:	0789                	addi	a5,a5,2
 800e366:	f7842703          	lw	a4,-136(s0)
 800e36a:	97ba                	add	a5,a5,a4
 800e36c:	4705                	li	a4,1
 800e36e:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800e372:	fc041c23          	sh	zero,-40(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e376:	4789                	li	a5,2
 800e378:	fef41623          	sh	a5,-20(s0)
 800e37c:	a025                	j	800e3a4 <prepareTxMsg+0x9fc>
				crc += pTxBuffer[j];
 800e37e:	fec45783          	lhu	a5,-20(s0)
 800e382:	f7842703          	lw	a4,-136(s0)
 800e386:	97ba                	add	a5,a5,a4
 800e388:	0007c783          	lbu	a5,0(a5)
 800e38c:	0807c733          	zext.h	a4,a5
 800e390:	fd845783          	lhu	a5,-40(s0)
 800e394:	97ba                	add	a5,a5,a4
 800e396:	fcf41c23          	sh	a5,-40(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800e39a:	fec45783          	lhu	a5,-20(s0)
 800e39e:	0785                	addi	a5,a5,1
 800e3a0:	fef41623          	sh	a5,-20(s0)
 800e3a4:	f9c42783          	lw	a5,-100(s0)
 800e3a8:	00278713          	addi	a4,a5,2
 800e3ac:	fec45783          	lhu	a5,-20(s0)
 800e3b0:	fcf757e3          	bge	a4,a5,800e37e <prepareTxMsg+0x9d6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800e3b4:	f9c42783          	lw	a5,-100(s0)
 800e3b8:	078d                	addi	a5,a5,3
 800e3ba:	f7842703          	lw	a4,-136(s0)
 800e3be:	97ba                	add	a5,a5,a4
 800e3c0:	fd845703          	lhu	a4,-40(s0)
 800e3c4:	0ff77713          	zext.b	a4,a4
 800e3c8:	00e78023          	sb	a4,0(a5)
			break;
 800e3cc:	aa4d                	j	800e57e <prepareTxMsg+0xbd6>
		}

		case TYPE_THMTS_SENSOR_IMU_DATA_T:
		{
			int msg_length = sizeof(thmts_sensor_imu_data_t) + 1;
 800e3ce:	03400793          	li	a5,52
 800e3d2:	fcf42623          	sw	a5,-52(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800e3d6:	f7c42783          	lw	a5,-132(s0)
 800e3da:	0057c703          	lbu	a4,5(a5)
 800e3de:	0067c683          	lbu	a3,6(a5)
 800e3e2:	06a2                	slli	a3,a3,0x8
 800e3e4:	8f55                	or	a4,a4,a3
 800e3e6:	0077c683          	lbu	a3,7(a5)
 800e3ea:	06c2                	slli	a3,a3,0x10
 800e3ec:	8f55                	or	a4,a4,a3
 800e3ee:	0087c783          	lbu	a5,8(a5)
 800e3f2:	07e2                	slli	a5,a5,0x18
 800e3f4:	8fd9                	or	a5,a5,a4
 800e3f6:	fcf42423          	sw	a5,-56(s0)
			tx_len = msg_length + 12;  // +4, +6 for debug
 800e3fa:	fcc42783          	lw	a5,-52(s0)
 800e3fe:	0807c7b3          	zext.h	a5,a5
 800e402:	07b1                	addi	a5,a5,12
 800e404:	fef41723          	sh	a5,-18(s0)
			//tx_len = msg_length + 4;
			pTxBuffer[0] = 0xEB;
 800e408:	f7842783          	lw	a5,-136(s0)
 800e40c:	572d                	li	a4,-21
 800e40e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800e412:	f7842783          	lw	a5,-136(s0)
 800e416:	0785                	addi	a5,a5,1
 800e418:	f9000713          	li	a4,-112
 800e41c:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800e420:	f7842783          	lw	a5,-136(s0)
 800e424:	0789                	addi	a5,a5,2
 800e426:	fcc42703          	lw	a4,-52(s0)
 800e42a:	0ff77713          	zext.b	a4,a4
 800e42e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800e432:	fcc42783          	lw	a5,-52(s0)
 800e436:	4087d713          	srai	a4,a5,0x8
 800e43a:	f7842783          	lw	a5,-136(s0)
 800e43e:	078d                	addi	a5,a5,3
 800e440:	0ff77713          	zext.b	a4,a4
 800e444:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4, payload, sizeof(thmts_sensor_imu_data_t));
 800e448:	f7842783          	lw	a5,-136(s0)
 800e44c:	0791                	addi	a5,a5,4
 800e44e:	03300613          	li	a2,51
 800e452:	fc842583          	lw	a1,-56(s0)
 800e456:	853e                	mv	a0,a5
 800e458:	519070ef          	jal	ra,8016170 <memcpy>

			uint32_t crc = 0;
 800e45c:	fc042a23          	sw	zero,-44(s0)
			for(j = 2 ; j < msg_length + 3; j++)
 800e460:	4789                	li	a5,2
 800e462:	fef41623          	sh	a5,-20(s0)
 800e466:	a01d                	j	800e48c <prepareTxMsg+0xae4>
				crc += pTxBuffer[j];
 800e468:	fec45783          	lhu	a5,-20(s0)
 800e46c:	f7842703          	lw	a4,-136(s0)
 800e470:	97ba                	add	a5,a5,a4
 800e472:	0007c783          	lbu	a5,0(a5)
 800e476:	873e                	mv	a4,a5
 800e478:	fd442783          	lw	a5,-44(s0)
 800e47c:	97ba                	add	a5,a5,a4
 800e47e:	fcf42a23          	sw	a5,-44(s0)
			for(j = 2 ; j < msg_length + 3; j++)
 800e482:	fec45783          	lhu	a5,-20(s0)
 800e486:	0785                	addi	a5,a5,1
 800e488:	fef41623          	sh	a5,-20(s0)
 800e48c:	fcc42783          	lw	a5,-52(s0)
 800e490:	00278713          	addi	a4,a5,2
 800e494:	fec45783          	lhu	a5,-20(s0)
 800e498:	fcf758e3          	bge	a4,a5,800e468 <prepareTxMsg+0xac0>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800e49c:	fcc42783          	lw	a5,-52(s0)
 800e4a0:	078d                	addi	a5,a5,3
 800e4a2:	f7842703          	lw	a4,-136(s0)
 800e4a6:	97ba                	add	a5,a5,a4
 800e4a8:	fd442703          	lw	a4,-44(s0)
 800e4ac:	0ff77713          	zext.b	a4,a4
 800e4b0:	00e78023          	sb	a4,0(a5)

			pTxBuffer[msg_length + 4] = 'H';
 800e4b4:	fcc42783          	lw	a5,-52(s0)
 800e4b8:	0791                	addi	a5,a5,4
 800e4ba:	f7842703          	lw	a4,-136(s0)
 800e4be:	97ba                	add	a5,a5,a4
 800e4c0:	04800713          	li	a4,72
 800e4c4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 5] = 'A';
 800e4c8:	fcc42783          	lw	a5,-52(s0)
 800e4cc:	0795                	addi	a5,a5,5
 800e4ce:	f7842703          	lw	a4,-136(s0)
 800e4d2:	97ba                	add	a5,a5,a4
 800e4d4:	04100713          	li	a4,65
 800e4d8:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 6] = 'H';
 800e4dc:	fcc42783          	lw	a5,-52(s0)
 800e4e0:	0799                	addi	a5,a5,6
 800e4e2:	f7842703          	lw	a4,-136(s0)
 800e4e6:	97ba                	add	a5,a5,a4
 800e4e8:	04800713          	li	a4,72
 800e4ec:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 7] = 'A';
 800e4f0:	fcc42783          	lw	a5,-52(s0)
 800e4f4:	079d                	addi	a5,a5,7
 800e4f6:	f7842703          	lw	a4,-136(s0)
 800e4fa:	97ba                	add	a5,a5,a4
 800e4fc:	04100713          	li	a4,65
 800e500:	00e78023          	sb	a4,0(a5)
			sprintf((uint8_t *)&pTxBuffer[msg_length + 8], "%02d", ++imu_cnt);
 800e504:	fcc42783          	lw	a5,-52(s0)
 800e508:	07a1                	addi	a5,a5,8
 800e50a:	f7842703          	lw	a4,-136(s0)
 800e50e:	00f706b3          	add	a3,a4,a5
 800e512:	081197b7          	lui	a5,0x8119
 800e516:	06c7a783          	lw	a5,108(a5) # 811906c <imu_cnt>
 800e51a:	00178713          	addi	a4,a5,1
 800e51e:	081197b7          	lui	a5,0x8119
 800e522:	06e7a623          	sw	a4,108(a5) # 811906c <imu_cnt>
 800e526:	081197b7          	lui	a5,0x8119
 800e52a:	06c7a783          	lw	a5,108(a5) # 811906c <imu_cnt>
 800e52e:	863e                	mv	a2,a5
 800e530:	06018593          	addi	a1,gp,96 # 8118050 <__global_pointer$+0x60>
 800e534:	8536                	mv	a0,a3
 800e536:	08c080ef          	jal	ra,80165c2 <siprintf>
			pTxBuffer[msg_length + 10] = '\r';  // debug
 800e53a:	fcc42783          	lw	a5,-52(s0)
 800e53e:	07a9                	addi	a5,a5,10
 800e540:	f7842703          	lw	a4,-136(s0)
 800e544:	97ba                	add	a5,a5,a4
 800e546:	4735                	li	a4,13
 800e548:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 11] = '\n';  // debug
 800e54c:	fcc42783          	lw	a5,-52(s0)
 800e550:	07ad                	addi	a5,a5,11
 800e552:	f7842703          	lw	a4,-136(s0)
 800e556:	97ba                	add	a5,a5,a4
 800e558:	4729                	li	a4,10
 800e55a:	00e78023          	sb	a4,0(a5)

			if (imu_cnt >= 50)
 800e55e:	081197b7          	lui	a5,0x8119
 800e562:	06c7a703          	lw	a4,108(a5) # 811906c <imu_cnt>
 800e566:	03100793          	li	a5,49
 800e56a:	00e7f963          	bgeu	a5,a4,800e57c <prepareTxMsg+0xbd4>
			{
				imu_cnt = 0;
 800e56e:	081197b7          	lui	a5,0x8119
 800e572:	0607a623          	sw	zero,108(a5) # 811906c <imu_cnt>
			}

			break;
 800e576:	a019                	j	800e57c <prepareTxMsg+0xbd4>
		}



		default: break;
 800e578:	0001                	nop
 800e57a:	a011                	j	800e57e <prepareTxMsg+0xbd6>
			break;
 800e57c:	0001                	nop

	}
	vPortFree(ptMsgReceived);
 800e57e:	f7c42503          	lw	a0,-132(s0)
 800e582:	d36f30ef          	jal	ra,8001ab8 <vPortFree>

	return tx_len;
 800e586:	fee45783          	lhu	a5,-18(s0)

}
 800e58a:	853e                	mv	a0,a5
 800e58c:	40ba                	lw	ra,140(sp)
 800e58e:	442a                	lw	s0,136(sp)
 800e590:	6149                	addi	sp,sp,144
 800e592:	8082                	ret

0800e594 <process_received_message>:



void process_received_message(thmts_ctrl_cmd_proc_msg_t *msg_info)
{
 800e594:	715d                	addi	sp,sp,-80
 800e596:	c686                	sw	ra,76(sp)
 800e598:	c4a2                	sw	s0,72(sp)
 800e59a:	0880                	addi	s0,sp,80
 800e59c:	faa42e23          	sw	a0,-68(s0)
	// The primary switch statement to handle different message types.
	switch (msg_info->msg_type)
 800e5a0:	fbc42783          	lw	a5,-68(s0)
 800e5a4:	0007c783          	lbu	a5,0(a5)
 800e5a8:	07100713          	li	a4,113
 800e5ac:	06e78463          	beq	a5,a4,800e614 <process_received_message+0x80>
 800e5b0:	07100713          	li	a4,113
 800e5b4:	58f74563          	blt	a4,a5,800eb3e <process_received_message+0x5aa>
 800e5b8:	06300713          	li	a4,99
 800e5bc:	24e78563          	beq	a5,a4,800e806 <process_received_message+0x272>
 800e5c0:	06300713          	li	a4,99
 800e5c4:	56f74d63          	blt	a4,a5,800eb3e <process_received_message+0x5aa>
 800e5c8:	06100713          	li	a4,97
 800e5cc:	3ee78263          	beq	a5,a4,800e9b0 <process_received_message+0x41c>
 800e5d0:	06100713          	li	a4,97
 800e5d4:	56f74563          	blt	a4,a5,800eb3e <process_received_message+0x5aa>
 800e5d8:	4739                	li	a4,14
 800e5da:	00e78763          	beq	a5,a4,800e5e8 <process_received_message+0x54>
 800e5de:	06000713          	li	a4,96
 800e5e2:	12e78f63          	beq	a5,a4,800e720 <process_received_message+0x18c>
		ptMsg->msg_length = sizeof(ack_node);
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
		break;

	}
	default: break;
 800e5e6:	aba1                	j	800eb3e <process_received_message+0x5aa>
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e5e8:	081247b7          	lui	a5,0x8124
 800e5ec:	25c78793          	addi	a5,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 800e5f0:	47dc                	lw	a5,12(a5)
 800e5f2:	fcf42c23          	sw	a5,-40(s0)
		reset_cnt = 1;
 800e5f6:	081197b7          	lui	a5,0x8119
 800e5fa:	4705                	li	a4,1
 800e5fc:	02e780a3          	sb	a4,33(a5) # 8119021 <reset_cnt>
		printf("type = 14 ,data = %d cmd info\r\n" , data[0]);
 800e600:	fd842783          	lw	a5,-40(s0)
 800e604:	0007c783          	lbu	a5,0(a5)
 800e608:	85be                	mv	a1,a5
 800e60a:	06818513          	addi	a0,gp,104 # 8118058 <__global_pointer$+0x68>
 800e60e:	667070ef          	jal	ra,8016474 <iprintf>
		break;
 800e612:	a33d                	j	800eb40 <process_received_message+0x5ac>
		printf("type = 0x71 , cmd info\r\n");
 800e614:	08818513          	addi	a0,gp,136 # 8118078 <__global_pointer$+0x88>
 800e618:	771070ef          	jal	ra,8016588 <puts>
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e61c:	081247b7          	lui	a5,0x8124
 800e620:	25c78793          	addi	a5,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 800e624:	47dc                	lw	a5,12(a5)
 800e626:	fef42423          	sw	a5,-24(s0)
		uint8_t cmd_byte0 = 0x0;
 800e62a:	fe0403a3          	sb	zero,-25(s0)
		uint8_t cmd_byte1 = 0x0;
 800e62e:	fe040323          	sb	zero,-26(s0)
		cmd_byte0 = data[0];
 800e632:	fe842783          	lw	a5,-24(s0)
 800e636:	0007c783          	lbu	a5,0(a5)
 800e63a:	fef403a3          	sb	a5,-25(s0)
		cmd_byte1 = data[1];
 800e63e:	fe842783          	lw	a5,-24(s0)
 800e642:	0017c783          	lbu	a5,1(a5)
 800e646:	fef40323          	sb	a5,-26(s0)
		SWITCH_THMTS_TX_SLOT_INFO_T = cmd_byte1 & 0x1;
 800e64a:	fe644783          	lbu	a5,-26(s0)
 800e64e:	8b85                	andi	a5,a5,1
 800e650:	0ff7f713          	zext.b	a4,a5
 800e654:	081197b7          	lui	a5,0x8119
 800e658:	0ce78423          	sb	a4,200(a5) # 81190c8 <SWITCH_THMTS_TX_SLOT_INFO_T>
		SWITCH_THMTS_RX_SLOT_INFO_T = (cmd_byte1>>1) & 0x1;
 800e65c:	fe644783          	lbu	a5,-26(s0)
 800e660:	8385                	srli	a5,a5,0x1
 800e662:	0ff7f793          	zext.b	a5,a5
 800e666:	8b85                	andi	a5,a5,1
 800e668:	0ff7f713          	zext.b	a4,a5
 800e66c:	081197b7          	lui	a5,0x8119
 800e670:	0ce784a3          	sb	a4,201(a5) # 81190c9 <SWITCH_THMTS_RX_SLOT_INFO_T>
		SWITCH_THMTS_RANGING_INFO_T = (cmd_byte1>>2) & 0x1;
 800e674:	fe644783          	lbu	a5,-26(s0)
 800e678:	8389                	srli	a5,a5,0x2
 800e67a:	0ff7f793          	zext.b	a5,a5
 800e67e:	8b85                	andi	a5,a5,1
 800e680:	0ff7f713          	zext.b	a4,a5
 800e684:	081197b7          	lui	a5,0x8119
 800e688:	0ce78723          	sb	a4,206(a5) # 81190ce <SWITCH_THMTS_RANGING_INFO_T>
		SWITCH_THMTS_RX_CIR_CH0_INFO_T = (cmd_byte1>>4) & 0x1;
 800e68c:	fe644783          	lbu	a5,-26(s0)
 800e690:	8391                	srli	a5,a5,0x4
 800e692:	0ff7f793          	zext.b	a5,a5
 800e696:	8b85                	andi	a5,a5,1
 800e698:	0ff7f713          	zext.b	a4,a5
 800e69c:	081197b7          	lui	a5,0x8119
 800e6a0:	0ce78523          	sb	a4,202(a5) # 81190ca <SWITCH_THMTS_RX_CIR_CH0_INFO_T>
		SWITCH_THMTS_RX_CIR_CH1_INFO_T = (cmd_byte1>>5) & 0x1;
 800e6a4:	fe644783          	lbu	a5,-26(s0)
 800e6a8:	8395                	srli	a5,a5,0x5
 800e6aa:	0ff7f793          	zext.b	a5,a5
 800e6ae:	8b85                	andi	a5,a5,1
 800e6b0:	0ff7f713          	zext.b	a4,a5
 800e6b4:	081197b7          	lui	a5,0x8119
 800e6b8:	0ce785a3          	sb	a4,203(a5) # 81190cb <SWITCH_THMTS_RX_CIR_CH1_INFO_T>
		SWITCH_THMTS_RX_CIR_CH2_INFO_T = (cmd_byte1>>6) & 0x1;
 800e6bc:	fe644783          	lbu	a5,-26(s0)
 800e6c0:	8399                	srli	a5,a5,0x6
 800e6c2:	0ff7f793          	zext.b	a5,a5
 800e6c6:	8b85                	andi	a5,a5,1
 800e6c8:	0ff7f713          	zext.b	a4,a5
 800e6cc:	081197b7          	lui	a5,0x8119
 800e6d0:	0ce78623          	sb	a4,204(a5) # 81190cc <SWITCH_THMTS_RX_CIR_CH2_INFO_T>
		SWITCH_THMTS_RX_CIR_CH3_INFO_T = (cmd_byte1>>7) & 0x1;
 800e6d4:	fe644783          	lbu	a5,-26(s0)
 800e6d8:	839d                	srli	a5,a5,0x7
 800e6da:	0ff7f713          	zext.b	a4,a5
 800e6de:	081197b7          	lui	a5,0x8119
 800e6e2:	0ce786a3          	sb	a4,205(a5) # 81190cd <SWITCH_THMTS_RX_CIR_CH3_INFO_T>
		printf("SWITCH_THMTS_TX_SLOT_INFO_T =%d\r\n" , SWITCH_THMTS_TX_SLOT_INFO_T);
 800e6e6:	081197b7          	lui	a5,0x8119
 800e6ea:	0c87c783          	lbu	a5,200(a5) # 81190c8 <SWITCH_THMTS_TX_SLOT_INFO_T>
 800e6ee:	85be                	mv	a1,a5
 800e6f0:	0a018513          	addi	a0,gp,160 # 8118090 <__global_pointer$+0xa0>
 800e6f4:	581070ef          	jal	ra,8016474 <iprintf>
		printf("SWITCH_THMTS_RX_SLOT_INFO_T = %d\r\n", SWITCH_THMTS_RX_SLOT_INFO_T);
 800e6f8:	081197b7          	lui	a5,0x8119
 800e6fc:	0c97c783          	lbu	a5,201(a5) # 81190c9 <SWITCH_THMTS_RX_SLOT_INFO_T>
 800e700:	85be                	mv	a1,a5
 800e702:	0c418513          	addi	a0,gp,196 # 81180b4 <__global_pointer$+0xc4>
 800e706:	56f070ef          	jal	ra,8016474 <iprintf>
		printf("cmd byte0 = %d , cmd byte1 = %d\r\n" , cmd_byte0 , cmd_byte1);
 800e70a:	fe744783          	lbu	a5,-25(s0)
 800e70e:	fe644703          	lbu	a4,-26(s0)
 800e712:	863a                	mv	a2,a4
 800e714:	85be                	mv	a1,a5
 800e716:	0e818513          	addi	a0,gp,232 # 81180d8 <__global_pointer$+0xe8>
 800e71a:	55b070ef          	jal	ra,8016474 <iprintf>
		break;
 800e71e:	a10d                	j	800eb40 <process_received_message+0x5ac>
		printf("receive start config\r\n");
 800e720:	10c18513          	addi	a0,gp,268 # 81180fc <__global_pointer$+0x10c>
 800e724:	665070ef          	jal	ra,8016588 <puts>
		node.state = -1;
 800e728:	081287b7          	lui	a5,0x8128
 800e72c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800e730:	577d                	li	a4,-1
 800e732:	00e78423          	sb	a4,8(a5)
		ack_start=1;
 800e736:	081197b7          	lui	a5,0x8119
 800e73a:	4705                	li	a4,1
 800e73c:	00e78f23          	sb	a4,30(a5) # 811901e <ack_start>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800e740:	4525                	li	a0,9
 800e742:	94cf30ef          	jal	ra,800188e <pvPortMalloc>
 800e746:	87aa                	mv	a5,a0
 800e748:	fcf42a23          	sw	a5,-44(s0)
		ptMsg->msg_id      = 1;
 800e74c:	fd442783          	lw	a5,-44(s0)
 800e750:	4705                	li	a4,1
 800e752:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_START_CONFIG_ACK;
 800e756:	fd442783          	lw	a5,-44(s0)
 800e75a:	f8000713          	li	a4,-128
 800e75e:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800e762:	fd442783          	lw	a5,-44(s0)
 800e766:	4705                	li	a4,1
 800e768:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_start;
 800e76c:	fd442783          	lw	a5,-44(s0)
 800e770:	08119737          	lui	a4,0x8119
 800e774:	01e70713          	addi	a4,a4,30 # 811901e <ack_start>
 800e778:	0ff77593          	zext.b	a1,a4
 800e77c:	0057c683          	lbu	a3,5(a5)
 800e780:	8a81                	andi	a3,a3,0
 800e782:	8636                	mv	a2,a3
 800e784:	86ae                	mv	a3,a1
 800e786:	8ed1                	or	a3,a3,a2
 800e788:	00d782a3          	sb	a3,5(a5)
 800e78c:	00875693          	srli	a3,a4,0x8
 800e790:	0ff6f593          	zext.b	a1,a3
 800e794:	0067c683          	lbu	a3,6(a5)
 800e798:	8a81                	andi	a3,a3,0
 800e79a:	8636                	mv	a2,a3
 800e79c:	86ae                	mv	a3,a1
 800e79e:	8ed1                	or	a3,a3,a2
 800e7a0:	00d78323          	sb	a3,6(a5)
 800e7a4:	01075693          	srli	a3,a4,0x10
 800e7a8:	0ff6f593          	zext.b	a1,a3
 800e7ac:	0077c683          	lbu	a3,7(a5)
 800e7b0:	8a81                	andi	a3,a3,0
 800e7b2:	8636                	mv	a2,a3
 800e7b4:	86ae                	mv	a3,a1
 800e7b6:	8ed1                	or	a3,a3,a2
 800e7b8:	00d783a3          	sb	a3,7(a5)
 800e7bc:	01875613          	srli	a2,a4,0x18
 800e7c0:	0087c703          	lbu	a4,8(a5)
 800e7c4:	8b01                	andi	a4,a4,0
 800e7c6:	86ba                	mv	a3,a4
 800e7c8:	8732                	mv	a4,a2
 800e7ca:	8f55                	or	a4,a4,a3
 800e7cc:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_start);
 800e7d0:	fd442783          	lw	a5,-44(s0)
 800e7d4:	0037c703          	lbu	a4,3(a5)
 800e7d8:	8b01                	andi	a4,a4,0
 800e7da:	00176713          	ori	a4,a4,1
 800e7de:	00e781a3          	sb	a4,3(a5)
 800e7e2:	0047c703          	lbu	a4,4(a5)
 800e7e6:	8b01                	andi	a4,a4,0
 800e7e8:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800e7ec:	081197b7          	lui	a5,0x8119
 800e7f0:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800e7f4:	fd440593          	addi	a1,s0,-44
 800e7f8:	4701                	li	a4,0
 800e7fa:	567d                	li	a2,-1
 800e7fc:	56fd                	li	a3,-1
 800e7fe:	853e                	mv	a0,a5
 800e800:	8bdf30ef          	jal	ra,80020bc <xQueueGenericSend>
		break;
 800e804:	ae35                	j	800eb40 <process_received_message+0x5ac>
		printf("receive config phy\r\n");
 800e806:	12418513          	addi	a0,gp,292 # 8118114 <__global_pointer$+0x124>
 800e80a:	57f070ef          	jal	ra,8016588 <puts>
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e80e:	081247b7          	lui	a5,0x8124
 800e812:	25c78793          	addi	a5,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 800e816:	47dc                	lw	a5,12(a5)
 800e818:	fef42023          	sw	a5,-32(s0)
		memcpy(&phy_config , data , sizeof(PHY_CONFIG_t));
 800e81c:	081197b7          	lui	a5,0x8119
 800e820:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 800e824:	fe042703          	lw	a4,-32(s0)
 800e828:	00074883          	lbu	a7,0(a4)
 800e82c:	00174803          	lbu	a6,1(a4)
 800e830:	00274503          	lbu	a0,2(a4)
 800e834:	00374583          	lbu	a1,3(a4)
 800e838:	00474603          	lbu	a2,4(a4)
 800e83c:	00574683          	lbu	a3,5(a4)
 800e840:	00674703          	lbu	a4,6(a4)
 800e844:	01178023          	sb	a7,0(a5)
 800e848:	010780a3          	sb	a6,1(a5)
 800e84c:	00a78123          	sb	a0,2(a5)
 800e850:	00b781a3          	sb	a1,3(a5)
 800e854:	00c78223          	sb	a2,4(a5)
 800e858:	00d782a3          	sb	a3,5(a5)
 800e85c:	00e78323          	sb	a4,6(a5)
		write_flash_phy_config();
 800e860:	f9bf90ef          	jal	ra,80087fa <write_flash_phy_config>
		read_flash_phy_config();
 800e864:	87afa0ef          	jal	ra,80088de <read_flash_phy_config>
		phy_config_flag = 1;
 800e868:	081197b7          	lui	a5,0x8119
 800e86c:	4705                	li	a4,1
 800e86e:	06e784a3          	sb	a4,105(a5) # 8119069 <phy_config_flag>
		for(uint8_t i = 0; i < sizeof(PHY_CONFIG_t) ; i++)
 800e872:	fe0407a3          	sb	zero,-17(s0)
 800e876:	a82d                	j	800e8b0 <process_received_message+0x31c>
			if(flash_read_vector[i] != data[i])
 800e878:	fef44783          	lbu	a5,-17(s0)
 800e87c:	08121737          	lui	a4,0x8121
 800e880:	c5870713          	addi	a4,a4,-936 # 8120c58 <flash_read_vector>
 800e884:	97ba                	add	a5,a5,a4
 800e886:	0007c703          	lbu	a4,0(a5)
 800e88a:	fef44783          	lbu	a5,-17(s0)
 800e88e:	fe042683          	lw	a3,-32(s0)
 800e892:	97b6                	add	a5,a5,a3
 800e894:	0007c783          	lbu	a5,0(a5)
 800e898:	00f70763          	beq	a4,a5,800e8a6 <process_received_message+0x312>
				phy_config_flag = 0;
 800e89c:	081197b7          	lui	a5,0x8119
 800e8a0:	060784a3          	sb	zero,105(a5) # 8119069 <phy_config_flag>
				break;
 800e8a4:	a819                	j	800e8ba <process_received_message+0x326>
		for(uint8_t i = 0; i < sizeof(PHY_CONFIG_t) ; i++)
 800e8a6:	fef44783          	lbu	a5,-17(s0)
 800e8aa:	0785                	addi	a5,a5,1
 800e8ac:	fef407a3          	sb	a5,-17(s0)
 800e8b0:	fef44703          	lbu	a4,-17(s0)
 800e8b4:	4799                	li	a5,6
 800e8b6:	fce7f1e3          	bgeu	a5,a4,800e878 <process_received_message+0x2e4>
		if(phy_config_flag == 1)
 800e8ba:	081197b7          	lui	a5,0x8119
 800e8be:	0697c703          	lbu	a4,105(a5) # 8119069 <phy_config_flag>
 800e8c2:	4785                	li	a5,1
 800e8c4:	00f71763          	bne	a4,a5,800e8d2 <process_received_message+0x33e>
			printf("phy config cmd OK!\r\n");
 800e8c8:	13818513          	addi	a0,gp,312 # 8118128 <__global_pointer$+0x138>
 800e8cc:	4bd070ef          	jal	ra,8016588 <puts>
 800e8d0:	a029                	j	800e8da <process_received_message+0x346>
			printf("phy config cmd failure!\r\n");
 800e8d2:	14c18513          	addi	a0,gp,332 # 811813c <__global_pointer$+0x14c>
 800e8d6:	4b3070ef          	jal	ra,8016588 <puts>
		ack_phy=phy_config_flag;
 800e8da:	081197b7          	lui	a5,0x8119
 800e8de:	0697c703          	lbu	a4,105(a5) # 8119069 <phy_config_flag>
 800e8e2:	081197b7          	lui	a5,0x8119
 800e8e6:	02e78023          	sb	a4,32(a5) # 8119020 <ack_phy>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800e8ea:	4525                	li	a0,9
 800e8ec:	fa3f20ef          	jal	ra,800188e <pvPortMalloc>
 800e8f0:	87aa                	mv	a5,a0
 800e8f2:	fcf42823          	sw	a5,-48(s0)
		ptMsg->msg_id      = 1;
 800e8f6:	fd042783          	lw	a5,-48(s0)
 800e8fa:	4705                	li	a4,1
 800e8fc:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_PHY_CONFIG_ACK;
 800e900:	fd042783          	lw	a5,-48(s0)
 800e904:	f8300713          	li	a4,-125
 800e908:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800e90c:	fd042783          	lw	a5,-48(s0)
 800e910:	4705                	li	a4,1
 800e912:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_phy;
 800e916:	fd042783          	lw	a5,-48(s0)
 800e91a:	08119737          	lui	a4,0x8119
 800e91e:	02070713          	addi	a4,a4,32 # 8119020 <ack_phy>
 800e922:	0ff77593          	zext.b	a1,a4
 800e926:	0057c683          	lbu	a3,5(a5)
 800e92a:	8a81                	andi	a3,a3,0
 800e92c:	8636                	mv	a2,a3
 800e92e:	86ae                	mv	a3,a1
 800e930:	8ed1                	or	a3,a3,a2
 800e932:	00d782a3          	sb	a3,5(a5)
 800e936:	00875693          	srli	a3,a4,0x8
 800e93a:	0ff6f593          	zext.b	a1,a3
 800e93e:	0067c683          	lbu	a3,6(a5)
 800e942:	8a81                	andi	a3,a3,0
 800e944:	8636                	mv	a2,a3
 800e946:	86ae                	mv	a3,a1
 800e948:	8ed1                	or	a3,a3,a2
 800e94a:	00d78323          	sb	a3,6(a5)
 800e94e:	01075693          	srli	a3,a4,0x10
 800e952:	0ff6f593          	zext.b	a1,a3
 800e956:	0077c683          	lbu	a3,7(a5)
 800e95a:	8a81                	andi	a3,a3,0
 800e95c:	8636                	mv	a2,a3
 800e95e:	86ae                	mv	a3,a1
 800e960:	8ed1                	or	a3,a3,a2
 800e962:	00d783a3          	sb	a3,7(a5)
 800e966:	01875613          	srli	a2,a4,0x18
 800e96a:	0087c703          	lbu	a4,8(a5)
 800e96e:	8b01                	andi	a4,a4,0
 800e970:	86ba                	mv	a3,a4
 800e972:	8732                	mv	a4,a2
 800e974:	8f55                	or	a4,a4,a3
 800e976:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_phy);
 800e97a:	fd042783          	lw	a5,-48(s0)
 800e97e:	0037c703          	lbu	a4,3(a5)
 800e982:	8b01                	andi	a4,a4,0
 800e984:	00176713          	ori	a4,a4,1
 800e988:	00e781a3          	sb	a4,3(a5)
 800e98c:	0047c703          	lbu	a4,4(a5)
 800e990:	8b01                	andi	a4,a4,0
 800e992:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800e996:	081197b7          	lui	a5,0x8119
 800e99a:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800e99e:	fd040593          	addi	a1,s0,-48
 800e9a2:	4701                	li	a4,0
 800e9a4:	567d                	li	a2,-1
 800e9a6:	56fd                	li	a3,-1
 800e9a8:	853e                	mv	a0,a5
 800e9aa:	f12f30ef          	jal	ra,80020bc <xQueueGenericSend>
		break;
 800e9ae:	aa49                	j	800eb40 <process_received_message+0x5ac>
		printf("receive config node\r\n");
 800e9b0:	16818513          	addi	a0,gp,360 # 8118158 <__global_pointer$+0x168>
 800e9b4:	3d5070ef          	jal	ra,8016588 <puts>
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e9b8:	081247b7          	lui	a5,0x8124
 800e9bc:	25c78793          	addi	a5,a5,604 # 812425c <thmts_ctrl_cmd_proc_msg>
 800e9c0:	47dc                	lw	a5,12(a5)
 800e9c2:	fcf42e23          	sw	a5,-36(s0)
		memcpy(&node_config , data , sizeof(NODE_CONFIG_t));
 800e9c6:	08119737          	lui	a4,0x8119
 800e9ca:	fdc42783          	lw	a5,-36(s0)
 800e9ce:	0007c683          	lbu	a3,0(a5)
 800e9d2:	00d70623          	sb	a3,12(a4) # 811900c <node_config>
 800e9d6:	00c70693          	addi	a3,a4,12
 800e9da:	0017c603          	lbu	a2,1(a5)
 800e9de:	00c680a3          	sb	a2,1(a3)
 800e9e2:	00c70713          	addi	a4,a4,12
 800e9e6:	0027c783          	lbu	a5,2(a5)
 800e9ea:	00f70123          	sb	a5,2(a4)
		write_flash_node_config();
 800e9ee:	dbdf90ef          	jal	ra,80087aa <write_flash_node_config>
		read_flash_node_config();
 800e9f2:	ea9f90ef          	jal	ra,800889a <read_flash_node_config>
		node_config_flag = 1;
 800e9f6:	081197b7          	lui	a5,0x8119
 800e9fa:	4705                	li	a4,1
 800e9fc:	06e78423          	sb	a4,104(a5) # 8119068 <node_config_flag>
		for(uint8_t i = 0; i < sizeof(NODE_CONFIG_t) ; i++)
 800ea00:	fe040723          	sb	zero,-18(s0)
 800ea04:	a82d                	j	800ea3e <process_received_message+0x4aa>
			if(flash_read_vector[i] != data[i])
 800ea06:	fee44783          	lbu	a5,-18(s0)
 800ea0a:	08121737          	lui	a4,0x8121
 800ea0e:	c5870713          	addi	a4,a4,-936 # 8120c58 <flash_read_vector>
 800ea12:	97ba                	add	a5,a5,a4
 800ea14:	0007c703          	lbu	a4,0(a5)
 800ea18:	fee44783          	lbu	a5,-18(s0)
 800ea1c:	fdc42683          	lw	a3,-36(s0)
 800ea20:	97b6                	add	a5,a5,a3
 800ea22:	0007c783          	lbu	a5,0(a5)
 800ea26:	00f70763          	beq	a4,a5,800ea34 <process_received_message+0x4a0>
				node_config_flag = 0;
 800ea2a:	081197b7          	lui	a5,0x8119
 800ea2e:	06078423          	sb	zero,104(a5) # 8119068 <node_config_flag>
				break;
 800ea32:	a819                	j	800ea48 <process_received_message+0x4b4>
		for(uint8_t i = 0; i < sizeof(NODE_CONFIG_t) ; i++)
 800ea34:	fee44783          	lbu	a5,-18(s0)
 800ea38:	0785                	addi	a5,a5,1
 800ea3a:	fef40723          	sb	a5,-18(s0)
 800ea3e:	fee44703          	lbu	a4,-18(s0)
 800ea42:	4789                	li	a5,2
 800ea44:	fce7f1e3          	bgeu	a5,a4,800ea06 <process_received_message+0x472>
		if(node_config_flag == 1)
 800ea48:	081197b7          	lui	a5,0x8119
 800ea4c:	0687c703          	lbu	a4,104(a5) # 8119068 <node_config_flag>
 800ea50:	4785                	li	a5,1
 800ea52:	00f71763          	bne	a4,a5,800ea60 <process_received_message+0x4cc>
			printf("node config cmd OK!\r\n");
 800ea56:	18018513          	addi	a0,gp,384 # 8118170 <__global_pointer$+0x180>
 800ea5a:	32f070ef          	jal	ra,8016588 <puts>
 800ea5e:	a029                	j	800ea68 <process_received_message+0x4d4>
			printf("node config cmd failure!\r\n");
 800ea60:	19818513          	addi	a0,gp,408 # 8118188 <__global_pointer$+0x198>
 800ea64:	325070ef          	jal	ra,8016588 <puts>
		ack_node=node_config_flag;
 800ea68:	081197b7          	lui	a5,0x8119
 800ea6c:	0687c703          	lbu	a4,104(a5) # 8119068 <node_config_flag>
 800ea70:	081197b7          	lui	a5,0x8119
 800ea74:	00e78fa3          	sb	a4,31(a5) # 811901f <ack_node>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800ea78:	4525                	li	a0,9
 800ea7a:	e15f20ef          	jal	ra,800188e <pvPortMalloc>
 800ea7e:	87aa                	mv	a5,a0
 800ea80:	fcf42623          	sw	a5,-52(s0)
		ptMsg->msg_id      = 1;
 800ea84:	fcc42783          	lw	a5,-52(s0)
 800ea88:	4705                	li	a4,1
 800ea8a:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_NODE_CONFIG_ACK;
 800ea8e:	fcc42783          	lw	a5,-52(s0)
 800ea92:	f8100713          	li	a4,-127
 800ea96:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800ea9a:	fcc42783          	lw	a5,-52(s0)
 800ea9e:	4705                	li	a4,1
 800eaa0:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_node;
 800eaa4:	fcc42783          	lw	a5,-52(s0)
 800eaa8:	08119737          	lui	a4,0x8119
 800eaac:	01f70713          	addi	a4,a4,31 # 811901f <ack_node>
 800eab0:	0ff77593          	zext.b	a1,a4
 800eab4:	0057c683          	lbu	a3,5(a5)
 800eab8:	8a81                	andi	a3,a3,0
 800eaba:	8636                	mv	a2,a3
 800eabc:	86ae                	mv	a3,a1
 800eabe:	8ed1                	or	a3,a3,a2
 800eac0:	00d782a3          	sb	a3,5(a5)
 800eac4:	00875693          	srli	a3,a4,0x8
 800eac8:	0ff6f593          	zext.b	a1,a3
 800eacc:	0067c683          	lbu	a3,6(a5)
 800ead0:	8a81                	andi	a3,a3,0
 800ead2:	8636                	mv	a2,a3
 800ead4:	86ae                	mv	a3,a1
 800ead6:	8ed1                	or	a3,a3,a2
 800ead8:	00d78323          	sb	a3,6(a5)
 800eadc:	01075693          	srli	a3,a4,0x10
 800eae0:	0ff6f593          	zext.b	a1,a3
 800eae4:	0077c683          	lbu	a3,7(a5)
 800eae8:	8a81                	andi	a3,a3,0
 800eaea:	8636                	mv	a2,a3
 800eaec:	86ae                	mv	a3,a1
 800eaee:	8ed1                	or	a3,a3,a2
 800eaf0:	00d783a3          	sb	a3,7(a5)
 800eaf4:	01875613          	srli	a2,a4,0x18
 800eaf8:	0087c703          	lbu	a4,8(a5)
 800eafc:	8b01                	andi	a4,a4,0
 800eafe:	86ba                	mv	a3,a4
 800eb00:	8732                	mv	a4,a2
 800eb02:	8f55                	or	a4,a4,a3
 800eb04:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_node);
 800eb08:	fcc42783          	lw	a5,-52(s0)
 800eb0c:	0037c703          	lbu	a4,3(a5)
 800eb10:	8b01                	andi	a4,a4,0
 800eb12:	00176713          	ori	a4,a4,1
 800eb16:	00e781a3          	sb	a4,3(a5)
 800eb1a:	0047c703          	lbu	a4,4(a5)
 800eb1e:	8b01                	andi	a4,a4,0
 800eb20:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800eb24:	081197b7          	lui	a5,0x8119
 800eb28:	0447a783          	lw	a5,68(a5) # 8119044 <xQueue>
 800eb2c:	fcc40593          	addi	a1,s0,-52
 800eb30:	4701                	li	a4,0
 800eb32:	567d                	li	a2,-1
 800eb34:	56fd                	li	a3,-1
 800eb36:	853e                	mv	a0,a5
 800eb38:	d84f30ef          	jal	ra,80020bc <xQueueGenericSend>
		break;
 800eb3c:	a011                	j	800eb40 <process_received_message+0x5ac>
	default: break;
 800eb3e:	0001                	nop

	}
}
 800eb40:	0001                	nop
 800eb42:	40b6                	lw	ra,76(sp)
 800eb44:	4426                	lw	s0,72(sp)
 800eb46:	6161                	addi	sp,sp,80
 800eb48:	8082                	ret

0800eb4a <cal_pdoa>:
 *  CIR (-180, 180]
 *  [0][0], [0][1], [0][2] 
 *  1
 * pdoa(b-a)
 */
double cal_pdoa(const uint32_t CIR_a[3][3], const uint32_t CIR_b[3][3]) {
 800eb4a:	7131                	addi	sp,sp,-192
 800eb4c:	df06                	sw	ra,188(sp)
 800eb4e:	dd22                	sw	s0,184(sp)
 800eb50:	db26                	sw	s1,180(sp)
 800eb52:	0180                	addi	s0,sp,192
 800eb54:	f4a42623          	sw	a0,-180(s0)
 800eb58:	f4b42423          	sw	a1,-184(s0)
    c64 va[3], vb[3];

    // 0
    for (int k = 0; k < 3; ++k) {
 800eb5c:	fe042623          	sw	zero,-20(s0)
 800eb60:	a885                	j	800ebd0 <cal_pdoa+0x86>
        va[k] = iq_from_u32(CIR_a[0][k]);
 800eb62:	f4c42703          	lw	a4,-180(s0)
 800eb66:	fec42783          	lw	a5,-20(s0)
 800eb6a:	078a                	slli	a5,a5,0x2
 800eb6c:	97ba                	add	a5,a5,a4
 800eb6e:	4398                	lw	a4,0(a5)
 800eb70:	fec42783          	lw	a5,-20(s0)
 800eb74:	00479493          	slli	s1,a5,0x4
 800eb78:	ff040793          	addi	a5,s0,-16
 800eb7c:	94be                	add	s1,s1,a5
 800eb7e:	853a                	mv	a0,a4
 800eb80:	de7f90ef          	jal	ra,8008966 <iq_from_u32>
 800eb84:	22a50753          	fmv.d	fa4,fa0
 800eb88:	22b587d3          	fmv.d	fa5,fa1
 800eb8c:	f8e4b827          	fsd	fa4,-112(s1)
 800eb90:	f8f4bc27          	fsd	fa5,-104(s1)
        vb[k] = iq_from_u32(CIR_b[0][k]);
 800eb94:	f4842703          	lw	a4,-184(s0)
 800eb98:	fec42783          	lw	a5,-20(s0)
 800eb9c:	078a                	slli	a5,a5,0x2
 800eb9e:	97ba                	add	a5,a5,a4
 800eba0:	4398                	lw	a4,0(a5)
 800eba2:	fec42783          	lw	a5,-20(s0)
 800eba6:	00479493          	slli	s1,a5,0x4
 800ebaa:	ff040793          	addi	a5,s0,-16
 800ebae:	94be                	add	s1,s1,a5
 800ebb0:	853a                	mv	a0,a4
 800ebb2:	db5f90ef          	jal	ra,8008966 <iq_from_u32>
 800ebb6:	22a50753          	fmv.d	fa4,fa0
 800ebba:	22b587d3          	fmv.d	fa5,fa1
 800ebbe:	f6e4b027          	fsd	fa4,-160(s1)
 800ebc2:	f6f4b427          	fsd	fa5,-152(s1)
    for (int k = 0; k < 3; ++k) {
 800ebc6:	fec42783          	lw	a5,-20(s0)
 800ebca:	0785                	addi	a5,a5,1
 800ebcc:	fef42623          	sw	a5,-20(s0)
 800ebd0:	fec42703          	lw	a4,-20(s0)
 800ebd4:	4789                	li	a5,2
 800ebd6:	f8e7d6e3          	bge	a5,a4,800eb62 <cal_pdoa+0x18>
    }

    //  z = v_a^H * v_b = sum(conj(a[i]) * b[i])
    double zr = 0.0, zi = 0.0;
 800ebda:	fe042023          	sw	zero,-32(s0)
 800ebde:	fe042223          	sw	zero,-28(s0)
 800ebe2:	fc042c23          	sw	zero,-40(s0)
 800ebe6:	fc042e23          	sw	zero,-36(s0)
    for (int i = 0; i < 3; ++i) {
 800ebea:	fc042a23          	sw	zero,-44(s0)
 800ebee:	a845                	j	800ec9e <cal_pdoa+0x154>
        double ar = va[i].re, ai = va[i].im;
 800ebf0:	fd442783          	lw	a5,-44(s0)
 800ebf4:	0792                	slli	a5,a5,0x4
 800ebf6:	ff040713          	addi	a4,s0,-16
 800ebfa:	97ba                	add	a5,a5,a4
 800ebfc:	f907b787          	fld	fa5,-112(a5)
 800ec00:	fcf43427          	fsd	fa5,-56(s0)
 800ec04:	fd442783          	lw	a5,-44(s0)
 800ec08:	0792                	slli	a5,a5,0x4
 800ec0a:	ff040713          	addi	a4,s0,-16
 800ec0e:	97ba                	add	a5,a5,a4
 800ec10:	f987b787          	fld	fa5,-104(a5)
 800ec14:	fcf43027          	fsd	fa5,-64(s0)
        double br = vb[i].re, bi = vb[i].im;
 800ec18:	fd442783          	lw	a5,-44(s0)
 800ec1c:	0792                	slli	a5,a5,0x4
 800ec1e:	ff040713          	addi	a4,s0,-16
 800ec22:	97ba                	add	a5,a5,a4
 800ec24:	f607b787          	fld	fa5,-160(a5)
 800ec28:	faf43c27          	fsd	fa5,-72(s0)
 800ec2c:	fd442783          	lw	a5,-44(s0)
 800ec30:	0792                	slli	a5,a5,0x4
 800ec32:	ff040713          	addi	a4,s0,-16
 800ec36:	97ba                	add	a5,a5,a4
 800ec38:	f687b787          	fld	fa5,-152(a5)
 800ec3c:	faf43827          	fsd	fa5,-80(s0)

        zr += ( ar*br + ai*bi );     // 
 800ec40:	fc843707          	fld	fa4,-56(s0)
 800ec44:	fb843787          	fld	fa5,-72(s0)
 800ec48:	12f77753          	fmul.d	fa4,fa4,fa5
 800ec4c:	fc043687          	fld	fa3,-64(s0)
 800ec50:	fb043787          	fld	fa5,-80(s0)
 800ec54:	12f6f7d3          	fmul.d	fa5,fa3,fa5
 800ec58:	02f777d3          	fadd.d	fa5,fa4,fa5
 800ec5c:	fe043707          	fld	fa4,-32(s0)
 800ec60:	02f777d3          	fadd.d	fa5,fa4,fa5
 800ec64:	fef43027          	fsd	fa5,-32(s0)
        zi += (-ar*bi + ai*br );     // 
 800ec68:	fc843787          	fld	fa5,-56(s0)
 800ec6c:	22f79753          	fneg.d	fa4,fa5
 800ec70:	fb043787          	fld	fa5,-80(s0)
 800ec74:	12f77753          	fmul.d	fa4,fa4,fa5
 800ec78:	fc043687          	fld	fa3,-64(s0)
 800ec7c:	fb843787          	fld	fa5,-72(s0)
 800ec80:	12f6f7d3          	fmul.d	fa5,fa3,fa5
 800ec84:	02f777d3          	fadd.d	fa5,fa4,fa5
 800ec88:	fd843707          	fld	fa4,-40(s0)
 800ec8c:	02f777d3          	fadd.d	fa5,fa4,fa5
 800ec90:	fcf43c27          	fsd	fa5,-40(s0)
    for (int i = 0; i < 3; ++i) {
 800ec94:	fd442783          	lw	a5,-44(s0)
 800ec98:	0785                	addi	a5,a5,1
 800ec9a:	fcf42a23          	sw	a5,-44(s0)
 800ec9e:	fd442703          	lw	a4,-44(s0)
 800eca2:	4789                	li	a5,2
 800eca4:	f4e7d6e3          	bge	a5,a4,800ebf0 <cal_pdoa+0xa6>
    }

    if (zr == 0.0 && zi == 0.0)
 800eca8:	fe043787          	fld	fa5,-32(s0)
 800ecac:	d2000753          	fcvt.d.w	fa4,zero
 800ecb0:	a2e7a7d3          	feq.d	a5,fa5,fa4
 800ecb4:	cb99                	beqz	a5,800ecca <cal_pdoa+0x180>
 800ecb6:	fd843787          	fld	fa5,-40(s0)
 800ecba:	d2000753          	fcvt.d.w	fa4,zero
 800ecbe:	a2e7a7d3          	feq.d	a5,fa5,fa4
 800ecc2:	c781                	beqz	a5,800ecca <cal_pdoa+0x180>
        return 0.0;
 800ecc4:	d20007d3          	fcvt.d.w	fa5,zero
 800ecc8:	a829                	j	800ece2 <cal_pdoa+0x198>

    return (57.2958*atan2(zi, zr)); // (-pi,pi]
 800ecca:	fe043587          	fld	fa1,-32(s0)
 800ecce:	fd843507          	fld	fa0,-40(s0)
 800ecd2:	360060ef          	jal	ra,8015032 <atan2>
 800ecd6:	22a50753          	fmv.d	fa4,fa0
 800ecda:	1d01b787          	fld	fa5,464(gp) # 81181c0 <__global_pointer$+0x1d0>
 800ecde:	12f777d3          	fmul.d	fa5,fa4,fa5
}
 800ece2:	22f78553          	fmv.d	fa0,fa5
 800ece6:	50fa                	lw	ra,188(sp)
 800ece8:	546a                	lw	s0,184(sp)
 800ecea:	54da                	lw	s1,180(sp)
 800ecec:	6129                	addi	sp,sp,192
 800ecee:	8082                	ret

0800ecf0 <ring_buf_init>:
 *@param[in]  buf  - 
 *@param[in]  len  - buf(2N)
 *@retval     bool
 */
bool ring_buf_init(ring_buf_t *r,unsigned char *buf, unsigned int len)
{
 800ecf0:	1101                	addi	sp,sp,-32
 800ecf2:	ce22                	sw	s0,28(sp)
 800ecf4:	1000                	addi	s0,sp,32
 800ecf6:	fea42623          	sw	a0,-20(s0)
 800ecfa:	feb42423          	sw	a1,-24(s0)
 800ecfe:	fec42223          	sw	a2,-28(s0)
    r->buf    = buf;
 800ed02:	fec42783          	lw	a5,-20(s0)
 800ed06:	fe842703          	lw	a4,-24(s0)
 800ed0a:	c398                	sw	a4,0(a5)
    r->size   = len;
 800ed0c:	fec42783          	lw	a5,-20(s0)
 800ed10:	fe442703          	lw	a4,-28(s0)
 800ed14:	c3d8                	sw	a4,4(a5)
    r->front  = r->rear = 0;
 800ed16:	fec42783          	lw	a5,-20(s0)
 800ed1a:	0007a623          	sw	zero,12(a5)
 800ed1e:	fec42783          	lw	a5,-20(s0)
 800ed22:	47d8                	lw	a4,12(a5)
 800ed24:	fec42783          	lw	a5,-20(s0)
 800ed28:	c798                	sw	a4,8(a5)
    return buf != NULL && (len & len -1) == 0;
 800ed2a:	fe842783          	lw	a5,-24(s0)
 800ed2e:	cb99                	beqz	a5,800ed44 <ring_buf_init+0x54>
 800ed30:	fe442783          	lw	a5,-28(s0)
 800ed34:	fff78713          	addi	a4,a5,-1
 800ed38:	fe442783          	lw	a5,-28(s0)
 800ed3c:	8ff9                	and	a5,a5,a4
 800ed3e:	e399                	bnez	a5,800ed44 <ring_buf_init+0x54>
 800ed40:	4785                	li	a5,1
 800ed42:	a011                	j	800ed46 <ring_buf_init+0x56>
 800ed44:	4781                	li	a5,0
 800ed46:	8b85                	andi	a5,a5,1
 800ed48:	0ff7f793          	zext.b	a5,a5
}
 800ed4c:	853e                	mv	a0,a5
 800ed4e:	4472                	lw	s0,28(sp)
 800ed50:	6105                	addi	sp,sp,32
 800ed52:	8082                	ret

0800ed54 <ring_buf_put>:
 *@param[in]   buf - 
 *             len -  
 *@retval       
 */
unsigned int ring_buf_put(ring_buf_t *r,unsigned char *buf,unsigned int len)
{
 800ed54:	7179                	addi	sp,sp,-48
 800ed56:	d606                	sw	ra,44(sp)
 800ed58:	d422                	sw	s0,40(sp)
 800ed5a:	1800                	addi	s0,sp,48
 800ed5c:	fca42e23          	sw	a0,-36(s0)
 800ed60:	fcb42c23          	sw	a1,-40(s0)
 800ed64:	fcc42a23          	sw	a2,-44(s0)
    unsigned int i;
    unsigned int left;
    left = r->size + r->front - r->rear;
 800ed68:	fdc42783          	lw	a5,-36(s0)
 800ed6c:	43d8                	lw	a4,4(a5)
 800ed6e:	fdc42783          	lw	a5,-36(s0)
 800ed72:	479c                	lw	a5,8(a5)
 800ed74:	973e                	add	a4,a4,a5
 800ed76:	fdc42783          	lw	a5,-36(s0)
 800ed7a:	47dc                	lw	a5,12(a5)
 800ed7c:	40f707b3          	sub	a5,a4,a5
 800ed80:	fef42623          	sw	a5,-20(s0)
    len  = min(len , left);
 800ed84:	fd442703          	lw	a4,-44(s0)
 800ed88:	fec42783          	lw	a5,-20(s0)
 800ed8c:	0af757b3          	minu	a5,a4,a5
 800ed90:	fcf42a23          	sw	a5,-44(s0)
    i    = min(len, r->size - (r->rear & r->size - 1));   
 800ed94:	fdc42783          	lw	a5,-36(s0)
 800ed98:	43d8                	lw	a4,4(a5)
 800ed9a:	fdc42783          	lw	a5,-36(s0)
 800ed9e:	47d4                	lw	a3,12(a5)
 800eda0:	fdc42783          	lw	a5,-36(s0)
 800eda4:	43dc                	lw	a5,4(a5)
 800eda6:	17fd                	addi	a5,a5,-1
 800eda8:	8ff5                	and	a5,a5,a3
 800edaa:	40f707b3          	sub	a5,a4,a5
 800edae:	fd442703          	lw	a4,-44(s0)
 800edb2:	0af757b3          	minu	a5,a4,a5
 800edb6:	fef42423          	sw	a5,-24(s0)
    memcpy(r->buf + (r->rear & r->size - 1), buf, i); 
 800edba:	fdc42783          	lw	a5,-36(s0)
 800edbe:	4398                	lw	a4,0(a5)
 800edc0:	fdc42783          	lw	a5,-36(s0)
 800edc4:	47d4                	lw	a3,12(a5)
 800edc6:	fdc42783          	lw	a5,-36(s0)
 800edca:	43dc                	lw	a5,4(a5)
 800edcc:	17fd                	addi	a5,a5,-1
 800edce:	8ff5                	and	a5,a5,a3
 800edd0:	97ba                	add	a5,a5,a4
 800edd2:	fe842603          	lw	a2,-24(s0)
 800edd6:	fd842583          	lw	a1,-40(s0)
 800edda:	853e                	mv	a0,a5
 800eddc:	394070ef          	jal	ra,8016170 <memcpy>
    memcpy(r->buf, buf + i, len - i);
 800ede0:	fdc42783          	lw	a5,-36(s0)
 800ede4:	4394                	lw	a3,0(a5)
 800ede6:	fd842703          	lw	a4,-40(s0)
 800edea:	fe842783          	lw	a5,-24(s0)
 800edee:	00f705b3          	add	a1,a4,a5
 800edf2:	fd442703          	lw	a4,-44(s0)
 800edf6:	fe842783          	lw	a5,-24(s0)
 800edfa:	40f707b3          	sub	a5,a4,a5
 800edfe:	863e                	mv	a2,a5
 800ee00:	8536                	mv	a0,a3
 800ee02:	36e070ef          	jal	ra,8016170 <memcpy>
    r->rear += len;     
 800ee06:	fdc42783          	lw	a5,-36(s0)
 800ee0a:	47d8                	lw	a4,12(a5)
 800ee0c:	fd442783          	lw	a5,-44(s0)
 800ee10:	973e                	add	a4,a4,a5
 800ee12:	fdc42783          	lw	a5,-36(s0)
 800ee16:	c7d8                	sw	a4,12(a5)
    return len;
 800ee18:	fd442783          	lw	a5,-44(s0)
    
}
 800ee1c:	853e                	mv	a0,a5
 800ee1e:	50b2                	lw	ra,44(sp)
 800ee20:	5422                	lw	s0,40(sp)
 800ee22:	6145                	addi	sp,sp,48
 800ee24:	8082                	ret

0800ee26 <write_thmts_bb_reg>:

// 
THMTS_RX_CONTENT_t thmts_rx_content;

void write_thmts_bb_reg(uint32_t addr, uint32_t data)
{
 800ee26:	1101                	addi	sp,sp,-32
 800ee28:	ce22                	sw	s0,28(sp)
 800ee2a:	1000                	addi	s0,sp,32
 800ee2c:	fea42623          	sw	a0,-20(s0)
 800ee30:	feb42423          	sw	a1,-24(s0)
	*((volatile uint32_t*)(THMTS_BB_BASE + addr)) = data;
 800ee34:	fec42703          	lw	a4,-20(s0)
 800ee38:	100007b7          	lui	a5,0x10000
 800ee3c:	97ba                	add	a5,a5,a4
 800ee3e:	873e                	mv	a4,a5
 800ee40:	fe842783          	lw	a5,-24(s0)
 800ee44:	c31c                	sw	a5,0(a4)

	if( addr != ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK )
 800ee46:	fec42703          	lw	a4,-20(s0)
 800ee4a:	00fb07b7          	lui	a5,0xfb0
 800ee4e:	0791                	addi	a5,a5,4
 800ee50:	00f70963          	beq	a4,a5,800ee62 <write_thmts_bb_reg+0x3c>
			&& addr != ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE1_WE_MASK ) )
 800ee54:	fec42703          	lw	a4,-20(s0)
 800ee58:	01fb07b7          	lui	a5,0x1fb0
 800ee5c:	0791                	addi	a5,a5,4
 800ee5e:	02f71963          	bne	a4,a5,800ee90 <write_thmts_bb_reg+0x6a>
		return;
	else if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK ) )
 800ee62:	fec42703          	lw	a4,-20(s0)
 800ee66:	00fb07b7          	lui	a5,0xfb0
 800ee6a:	0791                	addi	a5,a5,4
 800ee6c:	00f71a63          	bne	a4,a5,800ee80 <write_thmts_bb_reg+0x5a>
	{
		reg_val_in_gpio[0] = data;
 800ee70:	081197b7          	lui	a5,0x8119
 800ee74:	07878793          	addi	a5,a5,120 # 8119078 <reg_val_in_gpio>
 800ee78:	fe842703          	lw	a4,-24(s0)
 800ee7c:	c398                	sw	a4,0(a5)
		return;
 800ee7e:	a811                	j	800ee92 <write_thmts_bb_reg+0x6c>
	}
	else
	{
		reg_val_in_gpio[1] = data;
 800ee80:	081197b7          	lui	a5,0x8119
 800ee84:	07878793          	addi	a5,a5,120 # 8119078 <reg_val_in_gpio>
 800ee88:	fe842703          	lw	a4,-24(s0)
 800ee8c:	c3d8                	sw	a4,4(a5)
		return;
 800ee8e:	a011                	j	800ee92 <write_thmts_bb_reg+0x6c>
		return;
 800ee90:	0001                	nop
	}
    return;
}
 800ee92:	4472                	lw	s0,28(sp)
 800ee94:	6105                	addi	sp,sp,32
 800ee96:	8082                	ret

0800ee98 <read_thmts_bb_reg>:

uint32_t read_thmts_bb_reg(uint32_t addr)
{
 800ee98:	1101                	addi	sp,sp,-32
 800ee9a:	ce22                	sw	s0,28(sp)
 800ee9c:	1000                	addi	s0,sp,32
 800ee9e:	fea42623          	sw	a0,-20(s0)
    return 	*((volatile uint32_t*)(THMTS_BB_BASE + addr));
 800eea2:	fec42703          	lw	a4,-20(s0)
 800eea6:	100007b7          	lui	a5,0x10000
 800eeaa:	97ba                	add	a5,a5,a4
 800eeac:	439c                	lw	a5,0(a5)
}
 800eeae:	853e                	mv	a0,a5
 800eeb0:	4472                	lw	s0,28(sp)
 800eeb2:	6105                	addi	sp,sp,32
 800eeb4:	8082                	ret

0800eeb6 <write_thmts_bb_reg_with_offset>:
//}



void write_thmts_bb_reg_with_offset(uint32_t addr, uint8_t start_offset, uint8_t length, uint32_t data)
{
 800eeb6:	7179                	addi	sp,sp,-48
 800eeb8:	d606                	sw	ra,44(sp)
 800eeba:	d422                	sw	s0,40(sp)
 800eebc:	1800                	addi	s0,sp,48
 800eebe:	fca42e23          	sw	a0,-36(s0)
 800eec2:	87ae                	mv	a5,a1
 800eec4:	8732                	mv	a4,a2
 800eec6:	fcd42a23          	sw	a3,-44(s0)
 800eeca:	fcf40da3          	sb	a5,-37(s0)
 800eece:	87ba                	mv	a5,a4
 800eed0:	fcf40d23          	sb	a5,-38(s0)
	uint32_t raw_reg_data;
	if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK ) )
 800eed4:	fdc42703          	lw	a4,-36(s0)
 800eed8:	00fb07b7          	lui	a5,0xfb0
 800eedc:	0791                	addi	a5,a5,4
 800eede:	00f71a63          	bne	a4,a5,800eef2 <write_thmts_bb_reg_with_offset+0x3c>
		raw_reg_data = reg_val_in_gpio[0];
 800eee2:	081197b7          	lui	a5,0x8119
 800eee6:	07878793          	addi	a5,a5,120 # 8119078 <reg_val_in_gpio>
 800eeea:	439c                	lw	a5,0(a5)
 800eeec:	fef42623          	sw	a5,-20(s0)
 800eef0:	a035                	j	800ef1c <write_thmts_bb_reg_with_offset+0x66>
	else if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE1_WE_MASK ) )
 800eef2:	fdc42703          	lw	a4,-36(s0)
 800eef6:	01fb07b7          	lui	a5,0x1fb0
 800eefa:	0791                	addi	a5,a5,4
 800eefc:	00f71a63          	bne	a4,a5,800ef10 <write_thmts_bb_reg_with_offset+0x5a>
		raw_reg_data = reg_val_in_gpio[1];
 800ef00:	081197b7          	lui	a5,0x8119
 800ef04:	07878793          	addi	a5,a5,120 # 8119078 <reg_val_in_gpio>
 800ef08:	43dc                	lw	a5,4(a5)
 800ef0a:	fef42623          	sw	a5,-20(s0)
 800ef0e:	a039                	j	800ef1c <write_thmts_bb_reg_with_offset+0x66>
	else raw_reg_data = read_thmts_bb_reg( addr );
 800ef10:	fdc42503          	lw	a0,-36(s0)
 800ef14:	f85ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800ef18:	fea42623          	sw	a0,-20(s0)
	uint32_t mask;
	uint8_t i;

	mask = 0xffffffff;
 800ef1c:	57fd                	li	a5,-1
 800ef1e:	fef42423          	sw	a5,-24(s0)
	mask = mask << (32 -length-start_offset);
 800ef22:	fda44783          	lbu	a5,-38(s0)
 800ef26:	02000713          	li	a4,32
 800ef2a:	8f1d                	sub	a4,a4,a5
 800ef2c:	fdb44783          	lbu	a5,-37(s0)
 800ef30:	40f707b3          	sub	a5,a4,a5
 800ef34:	fe842703          	lw	a4,-24(s0)
 800ef38:	00f717b3          	sll	a5,a4,a5
 800ef3c:	fef42423          	sw	a5,-24(s0)
	mask = mask >> (32 -length);
 800ef40:	fda44783          	lbu	a5,-38(s0)
 800ef44:	02000713          	li	a4,32
 800ef48:	40f707b3          	sub	a5,a4,a5
 800ef4c:	fe842703          	lw	a4,-24(s0)
 800ef50:	00f757b3          	srl	a5,a4,a5
 800ef54:	fef42423          	sw	a5,-24(s0)
	mask = mask << start_offset;
 800ef58:	fdb44783          	lbu	a5,-37(s0)
 800ef5c:	fe842703          	lw	a4,-24(s0)
 800ef60:	00f717b3          	sll	a5,a4,a5
 800ef64:	fef42423          	sw	a5,-24(s0)

	write_thmts_bb_reg( addr, ( raw_reg_data & ( ~mask ) ) | ( ( data << start_offset ) & mask ) );
 800ef68:	fe842783          	lw	a5,-24(s0)
 800ef6c:	fff7c713          	not	a4,a5
 800ef70:	fec42783          	lw	a5,-20(s0)
 800ef74:	8f7d                	and	a4,a4,a5
 800ef76:	fdb44783          	lbu	a5,-37(s0)
 800ef7a:	fd442683          	lw	a3,-44(s0)
 800ef7e:	00f696b3          	sll	a3,a3,a5
 800ef82:	fe842783          	lw	a5,-24(s0)
 800ef86:	8ff5                	and	a5,a5,a3
 800ef88:	8fd9                	or	a5,a5,a4
 800ef8a:	85be                	mv	a1,a5
 800ef8c:	fdc42503          	lw	a0,-36(s0)
 800ef90:	e97ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

	return;
 800ef94:	0001                	nop
}
 800ef96:	50b2                	lw	ra,44(sp)
 800ef98:	5422                	lw	s0,40(sp)
 800ef9a:	6145                	addi	sp,sp,48
 800ef9c:	8082                	ret

0800ef9e <reset_thmts_bb>:

/*!
 * @brief Pull down the rstn wired to bb_top and then raise up.
*/
void reset_thmts_bb()
{
 800ef9e:	1141                	addi	sp,sp,-16
 800efa0:	c606                	sw	ra,12(sp)
 800efa2:	c422                	sw	s0,8(sp)
 800efa4:	0800                	addi	s0,sp,16
    apb_slv0_async_fifo_set_rst( 0 );
 800efa6:	4501                	li	a0,0
 800efa8:	ef1f60ef          	jal	ra,8005e98 <apb_slv0_async_fifo_set_rst>
    delay_1ms( 1 );
 800efac:	4505                	li	a0,1
 800efae:	9c4f80ef          	jal	ra,8007172 <delay_1ms>
    apb_slv0_async_fifo_set_rst( 1 );
 800efb2:	4505                	li	a0,1
 800efb4:	ee5f60ef          	jal	ra,8005e98 <apb_slv0_async_fifo_set_rst>
    return;
 800efb8:	0001                	nop
}
 800efba:	40b2                	lw	ra,12(sp)
 800efbc:	4422                	lw	s0,8(sp)
 800efbe:	0141                	addi	sp,sp,16
 800efc0:	8082                	ret

0800efc2 <thmts_bb_rx_pd>:
}


// power down
void thmts_bb_rx_pd()
{
 800efc2:	1141                	addi	sp,sp,-16
 800efc4:	c606                	sw	ra,12(sp)
 800efc6:	c422                	sw	s0,8(sp)
 800efc8:	0800                	addi	s0,sp,16
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_RX_MODULE_RST_ADDR, CHIP_THURDZ_RX_MODULE_RST_OFFSET, CHIP_THURDZ_RX_MODULE_RST_LENGTH, 0x7fffffff );
 800efca:	800007b7          	lui	a5,0x80000
 800efce:	fff7c693          	not	a3,a5
 800efd2:	4675                	li	a2,29
 800efd4:	4589                	li	a1,2
 800efd6:	00fb07b7          	lui	a5,0xfb0
 800efda:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800efde:	ed9ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	return;
 800efe2:	0001                	nop
}
 800efe4:	40b2                	lw	ra,12(sp)
 800efe6:	4422                	lw	s0,8(sp)
 800efe8:	0141                	addi	sp,sp,16
 800efea:	8082                	ret

0800efec <thmts_bb_tx_pd>:
    return;
}

// power down
void thmts_bb_tx_pd()
{
 800efec:	1141                	addi	sp,sp,-16
 800efee:	c606                	sw	ra,12(sp)
 800eff0:	c422                	sw	s0,8(sp)
 800eff2:	0800                	addi	s0,sp,16
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TX_MODULE_RST_ADDR, CHIP_THURDZ_TX_MODULE_RST_OFFSET, CHIP_THURDZ_TX_MODULE_RST_LENGTH, 0xffffffff );
 800eff4:	56fd                	li	a3,-1
 800eff6:	02000613          	li	a2,32
 800effa:	4581                	li	a1,0
 800effc:	01fb07b7          	lui	a5,0x1fb0
 800f000:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800f004:	eb3ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    return;
 800f008:	0001                	nop
}
 800f00a:	40b2                	lw	ra,12(sp)
 800f00c:	4422                	lw	s0,8(sp)
 800f00e:	0141                	addi	sp,sp,16
 800f010:	8082                	ret

0800f012 <clear_thmts_bb_ucore_ram>:
}

// Reset instruction ram and data ram to zero.

void clear_thmts_bb_ucore_ram()
{
 800f012:	1101                	addi	sp,sp,-32
 800f014:	ce06                	sw	ra,28(sp)
 800f016:	cc22                	sw	s0,24(sp)
 800f018:	1000                	addi	s0,sp,32
    for( uint32_t i = 0; i < 0x2000; i+=4 )
 800f01a:	fe042623          	sw	zero,-20(s0)
 800f01e:	a0a9                	j	800f068 <clear_thmts_bb_ucore_ram+0x56>
    {
    	write_thmts_bb_reg( i | 0x00000000, 0 );
 800f020:	4581                	li	a1,0
 800f022:	fec42503          	lw	a0,-20(s0)
 800f026:	e01ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x00010000, 0 );
 800f02a:	fec42703          	lw	a4,-20(s0)
 800f02e:	67c1                	lui	a5,0x10
 800f030:	8fd9                	or	a5,a5,a4
 800f032:	4581                	li	a1,0
 800f034:	853e                	mv	a0,a5
 800f036:	df1ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x01000000, 0 );
 800f03a:	fec42703          	lw	a4,-20(s0)
 800f03e:	010007b7          	lui	a5,0x1000
 800f042:	8fd9                	or	a5,a5,a4
 800f044:	4581                	li	a1,0
 800f046:	853e                	mv	a0,a5
 800f048:	ddfff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x01010000, 0 );
 800f04c:	fec42703          	lw	a4,-20(s0)
 800f050:	010107b7          	lui	a5,0x1010
 800f054:	8fd9                	or	a5,a5,a4
 800f056:	4581                	li	a1,0
 800f058:	853e                	mv	a0,a5
 800f05a:	dcdff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    for( uint32_t i = 0; i < 0x2000; i+=4 )
 800f05e:	fec42783          	lw	a5,-20(s0)
 800f062:	0791                	addi	a5,a5,4
 800f064:	fef42623          	sw	a5,-20(s0)
 800f068:	fec42703          	lw	a4,-20(s0)
 800f06c:	6789                	lui	a5,0x2
 800f06e:	faf769e3          	bltu	a4,a5,800f020 <clear_thmts_bb_ucore_ram+0xe>
    }
    return;
 800f072:	0001                	nop
}
 800f074:	40f2                	lw	ra,28(sp)
 800f076:	4462                	lw	s0,24(sp)
 800f078:	6105                	addi	sp,sp,32
 800f07a:	8082                	ret

0800f07c <init_thmts_bb>:


// 

void init_thmts_bb()
{
 800f07c:	1101                	addi	sp,sp,-32
 800f07e:	ce06                	sw	ra,28(sp)
 800f080:	cc22                	sw	s0,24(sp)
 800f082:	1000                	addi	s0,sp,32
	reset_thmts_bb();
 800f084:	f1bff0ef          	jal	ra,800ef9e <reset_thmts_bb>

    // Reset the tpram, ucore, membus, acquire the im and dm token.
	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00010f0f);
 800f088:	67c5                	lui	a5,0x11
 800f08a:	f0f78593          	addi	a1,a5,-241 # 10f0f <__HEAP_SIZE+0x1070f>
 800f08e:	02000537          	lui	a0,0x2000
 800f092:	d95ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
	for( uint32_t i = 0; i < 1000; i++ );
 800f096:	fe042623          	sw	zero,-20(s0)
 800f09a:	a031                	j	800f0a6 <init_thmts_bb+0x2a>
 800f09c:	fec42783          	lw	a5,-20(s0)
 800f0a0:	0785                	addi	a5,a5,1
 800f0a2:	fef42623          	sw	a5,-20(s0)
 800f0a6:	fec42703          	lw	a4,-20(s0)
 800f0aa:	3e700793          	li	a5,999
 800f0ae:	fee7f7e3          	bgeu	a5,a4,800f09c <init_thmts_bb+0x20>
	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00000707);
 800f0b2:	70700593          	li	a1,1799
 800f0b6:	02000537          	lui	a0,0x2000
 800f0ba:	d6dff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    /*
     * Enable the timer intr, pwm, pps output.
    */
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_ADDR, CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_OFFSET, CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_LENGTH, 1 );
 800f0be:	4685                	li	a3,1
 800f0c0:	4605                	li	a2,1
 800f0c2:	4585                	li	a1,1
 800f0c4:	01400537          	lui	a0,0x1400
 800f0c8:	defff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_ADDR, CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_OFFSET, CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_LENGTH, 1 );
 800f0cc:	4685                	li	a3,1
 800f0ce:	4605                	li	a2,1
 800f0d0:	4589                	li	a1,2
 800f0d2:	01400537          	lui	a0,0x1400
 800f0d6:	de1ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_WIDTH_ADDR, 1248000 );
 800f0da:	001317b7          	lui	a5,0x131
 800f0de:	b0078593          	addi	a1,a5,-1280 # 130b00 <__HEAP_SIZE+0x130300>
 800f0e2:	014007b7          	lui	a5,0x1400
 800f0e6:	00878513          	addi	a0,a5,8 # 1400008 <__HEAP_SIZE+0x13ff808>
 800f0ea:	d3dff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
     * Only use adc data from one rx antenna or not.
    */
	// 1,ACCUM
	// 0,ACCUM
	//0
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_4TO1_EN_ADDR, CHIP_THURDZ_4TO1_EN_OFFSET, CHIP_THURDZ_4TO1_EN_LENGTH, 0 );
 800f0ee:	4681                	li	a3,0
 800f0f0:	4605                	li	a2,1
 800f0f2:	4585                	li	a1,1
 800f0f4:	00fb07b7          	lui	a5,0xfb0
 800f0f8:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800f0fc:	dbbff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

    /*
     * Use build-in loopback signal channel or not.
    */
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_SELFLOOP_EN_ADDR, CHIP_THURDZ_SELFLOOP_EN_OFFSET, CHIP_THURDZ_SELFLOOP_EN_LENGTH, 0 );
 800f100:	4681                	li	a3,0
 800f102:	4605                	li	a2,1
 800f104:	4581                	li	a1,0
 800f106:	00fb07b7          	lui	a5,0xfb0
 800f10a:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800f10e:	da9ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
//	reset_thmts_bb_rx_ucore();
//	reset_thmts_bb_tx_module();
//	reset_thmts_bb_tx_ucore();


	thmts_bb_rx_pd();
 800f112:	eb1ff0ef          	jal	ra,800efc2 <thmts_bb_rx_pd>
	thmts_bb_tx_pd();
 800f116:	ed7ff0ef          	jal	ra,800efec <thmts_bb_tx_pd>

	clear_thmts_bb_ucore_ram();
 800f11a:	ef9ff0ef          	jal	ra,800f012 <clear_thmts_bb_ucore_ram>
	download_thmts_bb_ucore_fw();
 800f11e:	7e3000ef          	jal	ra,8010100 <download_thmts_bb_ucore_fw>

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_ADDR, CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_OFFSET, CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_LENGTH, 1 );
 800f122:	4685                	li	a3,1
 800f124:	4605                	li	a2,1
 800f126:	459d                	li	a1,7
 800f128:	00d00537          	lui	a0,0xd00
 800f12c:	d8bff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_ADDR, CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_OFFSET,
 800f130:	4685                	li	a3,1
 800f132:	4605                	li	a2,1
 800f134:	4595                	li	a1,5
 800f136:	00d00537          	lui	a0,0xd00
 800f13a:	d7dff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
                                CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_LENGTH, 1 ); // 



    return;
 800f13e:	0001                	nop
}
 800f140:	40f2                	lw	ra,28(sp)
 800f142:	4462                	lw	s0,24(sp)
 800f144:	6105                	addi	sp,sp,32
 800f146:	8082                	ret

0800f148 <get_thmts_bb_systime>:
/*
 * Get systime from urdz timer, read the 32bit value and extend to 64bit.
*/

uint32_t get_thmts_bb_systime(int64_t* t)
{
 800f148:	715d                	addi	sp,sp,-80
 800f14a:	c686                	sw	ra,76(sp)
 800f14c:	c4a2                	sw	s0,72(sp)
 800f14e:	c2ca                	sw	s2,68(sp)
 800f150:	c0ce                	sw	s3,64(sp)
 800f152:	de52                	sw	s4,60(sp)
 800f154:	dc56                	sw	s5,56(sp)
 800f156:	0880                	addi	s0,sp,80
 800f158:	faa42e23          	sw	a0,-68(s0)
    // Read systime from two membus and judge by apb_interface.
    uint32_t val = read_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR );
 800f15c:	02000537          	lui	a0,0x2000
 800f160:	d39ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f164:	fca42e23          	sw	a0,-36(s0)

    if( val & ( 0x01 << CHIP_THURDZ_RX_DM_TOKEN_OFFSET ) )
 800f168:	fdc42783          	lw	a5,-36(s0)
 800f16c:	8b89                	andi	a5,a5,2
 800f16e:	cf85                	beqz	a5,800f1a6 <get_thmts_bb_systime+0x5e>
    {
        /*
         * Macro systime_addr is in ucore1 region.
        */
        int64_t systime = read_thmts_bb_reg( CHIP_THURDZ_SYSTIME_ADDR ^ 0x01000000 );
 800f170:	004007b7          	lui	a5,0x400
 800f174:	02078513          	addi	a0,a5,32 # 400020 <__HEAP_SIZE+0x3ff820>
 800f178:	d21ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f17c:	87aa                	mv	a5,a0
 800f17e:	fcf42423          	sw	a5,-56(s0)
 800f182:	fc042623          	sw	zero,-52(s0)
        *t = ( int64_t )systime << ( CHIP_THURDZ_FULL_STAMP_BITS - CHIP_THURDZ_SHORT_STAMP_BITS );
 800f186:	fc842783          	lw	a5,-56(s0)
 800f18a:	0177da93          	srli	s5,a5,0x17
 800f18e:	fc842783          	lw	a5,-56(s0)
 800f192:	00979a13          	slli	s4,a5,0x9
 800f196:	fbc42783          	lw	a5,-68(s0)
 800f19a:	0147a023          	sw	s4,0(a5)
 800f19e:	0157a223          	sw	s5,4(a5)
        return 1;
 800f1a2:	4785                	li	a5,1
 800f1a4:	a881                	j	800f1f4 <get_thmts_bb_systime+0xac>
    }
    else if( val & ( 0x01 << CHIP_THURDZ_TX_DM_TOKEN_OFFSET ) )
 800f1a6:	fdc42783          	lw	a5,-36(s0)
 800f1aa:	2007f793          	andi	a5,a5,512
 800f1ae:	cf85                	beqz	a5,800f1e6 <get_thmts_bb_systime+0x9e>
    {
        int64_t systime = read_thmts_bb_reg( CHIP_THURDZ_SYSTIME_ADDR );
 800f1b0:	014007b7          	lui	a5,0x1400
 800f1b4:	02078513          	addi	a0,a5,32 # 1400020 <__HEAP_SIZE+0x13ff820>
 800f1b8:	ce1ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f1bc:	87aa                	mv	a5,a0
 800f1be:	fcf42823          	sw	a5,-48(s0)
 800f1c2:	fc042a23          	sw	zero,-44(s0)
        *t = ( int64_t )systime << ( CHIP_THURDZ_FULL_STAMP_BITS - CHIP_THURDZ_SHORT_STAMP_BITS );
 800f1c6:	fd042783          	lw	a5,-48(s0)
 800f1ca:	0177d993          	srli	s3,a5,0x17
 800f1ce:	fd042783          	lw	a5,-48(s0)
 800f1d2:	00979913          	slli	s2,a5,0x9
 800f1d6:	fbc42783          	lw	a5,-68(s0)
 800f1da:	0127a023          	sw	s2,0(a5)
 800f1de:	0137a223          	sw	s3,4(a5)
        return 1;
 800f1e2:	4785                	li	a5,1
 800f1e4:	a801                	j	800f1f4 <get_thmts_bb_systime+0xac>
    }
    else
    {
        *t = -1;
 800f1e6:	fbc42683          	lw	a3,-68(s0)
 800f1ea:	577d                	li	a4,-1
 800f1ec:	57fd                	li	a5,-1
 800f1ee:	c298                	sw	a4,0(a3)
 800f1f0:	c2dc                	sw	a5,4(a3)
        return 0;
 800f1f2:	4781                	li	a5,0
    }

}
 800f1f4:	853e                	mv	a0,a5
 800f1f6:	40b6                	lw	ra,76(sp)
 800f1f8:	4426                	lw	s0,72(sp)
 800f1fa:	4916                	lw	s2,68(sp)
 800f1fc:	4986                	lw	s3,64(sp)
 800f1fe:	5a72                	lw	s4,60(sp)
 800f200:	5ae2                	lw	s5,56(sp)
 800f202:	6161                	addi	sp,sp,80
 800f204:	8082                	ret

0800f206 <timestamp_add>:


int64_t timestamp_add( int64_t a, int64_t b )
{
 800f206:	7179                	addi	sp,sp,-48
 800f208:	d622                	sw	s0,44(sp)
 800f20a:	1800                	addi	s0,sp,48
 800f20c:	fca42c23          	sw	a0,-40(s0)
 800f210:	fcb42e23          	sw	a1,-36(s0)
 800f214:	fcc42823          	sw	a2,-48(s0)
 800f218:	fcd42a23          	sw	a3,-44(s0)
    int64_t c = a + b;
 800f21c:	fd842603          	lw	a2,-40(s0)
 800f220:	fdc42683          	lw	a3,-36(s0)
 800f224:	fd042503          	lw	a0,-48(s0)
 800f228:	fd442583          	lw	a1,-44(s0)
 800f22c:	00a60733          	add	a4,a2,a0
 800f230:	883a                	mv	a6,a4
 800f232:	00c83833          	sltu	a6,a6,a2
 800f236:	00b687b3          	add	a5,a3,a1
 800f23a:	00f806b3          	add	a3,a6,a5
 800f23e:	87b6                	mv	a5,a3
 800f240:	fee42423          	sw	a4,-24(s0)
 800f244:	fef42623          	sw	a5,-20(s0)
    if( c >= FULL_STAMP_MAX )
 800f248:	fec42703          	lw	a4,-20(s0)
 800f24c:	1ff00793          	li	a5,511
 800f250:	00e7c763          	blt	a5,a4,800f25e <timestamp_add+0x58>
    {
        c -= FULL_STAMP_MAX;
    }
    else if( c < 0 )
 800f254:	fec42783          	lw	a5,-20(s0)
 800f258:	0407de63          	bgez	a5,800f2b4 <timestamp_add+0xae>
 800f25c:	a03d                	j	800f28a <timestamp_add+0x84>
        c -= FULL_STAMP_MAX;
 800f25e:	fe842603          	lw	a2,-24(s0)
 800f262:	fec42683          	lw	a3,-20(s0)
 800f266:	4501                	li	a0,0
 800f268:	e0000593          	li	a1,-512
 800f26c:	00a60733          	add	a4,a2,a0
 800f270:	883a                	mv	a6,a4
 800f272:	00c83833          	sltu	a6,a6,a2
 800f276:	00b687b3          	add	a5,a3,a1
 800f27a:	00f806b3          	add	a3,a6,a5
 800f27e:	87b6                	mv	a5,a3
 800f280:	fee42423          	sw	a4,-24(s0)
 800f284:	fef42623          	sw	a5,-20(s0)
 800f288:	a035                	j	800f2b4 <timestamp_add+0xae>
    {
        c += FULL_STAMP_MAX;
 800f28a:	fe842603          	lw	a2,-24(s0)
 800f28e:	fec42683          	lw	a3,-20(s0)
 800f292:	4501                	li	a0,0
 800f294:	20000593          	li	a1,512
 800f298:	00a60733          	add	a4,a2,a0
 800f29c:	883a                	mv	a6,a4
 800f29e:	00c83833          	sltu	a6,a6,a2
 800f2a2:	00b687b3          	add	a5,a3,a1
 800f2a6:	00f806b3          	add	a3,a6,a5
 800f2aa:	87b6                	mv	a5,a3
 800f2ac:	fee42423          	sw	a4,-24(s0)
 800f2b0:	fef42623          	sw	a5,-20(s0)
    }
    return c;
 800f2b4:	fe842703          	lw	a4,-24(s0)
 800f2b8:	fec42783          	lw	a5,-20(s0)
}
 800f2bc:	853a                	mv	a0,a4
 800f2be:	85be                	mv	a1,a5
 800f2c0:	5432                	lw	s0,44(sp)
 800f2c2:	6145                	addi	sp,sp,48
 800f2c4:	8082                	ret

0800f2c6 <timestamp_minus>:

int64_t timestamp_minus( int64_t a, int64_t b )
{
 800f2c6:	7139                	addi	sp,sp,-64
 800f2c8:	de22                	sw	s0,60(sp)
 800f2ca:	0080                	addi	s0,sp,64
 800f2cc:	fca42423          	sw	a0,-56(s0)
 800f2d0:	fcb42623          	sw	a1,-52(s0)
 800f2d4:	fcc42023          	sw	a2,-64(s0)
 800f2d8:	fcd42223          	sw	a3,-60(s0)
    if( a > b )
 800f2dc:	fcc42703          	lw	a4,-52(s0)
 800f2e0:	fc442783          	lw	a5,-60(s0)
 800f2e4:	00e7ce63          	blt	a5,a4,800f300 <timestamp_minus+0x3a>
 800f2e8:	fcc42703          	lw	a4,-52(s0)
 800f2ec:	fc442783          	lw	a5,-60(s0)
 800f2f0:	0cf71b63          	bne	a4,a5,800f3c6 <timestamp_minus+0x100>
 800f2f4:	fc842703          	lw	a4,-56(s0)
 800f2f8:	fc042783          	lw	a5,-64(s0)
 800f2fc:	0ce7f563          	bgeu	a5,a4,800f3c6 <timestamp_minus+0x100>
    {
        int64_t c = a - b;
 800f300:	fc842603          	lw	a2,-56(s0)
 800f304:	fcc42683          	lw	a3,-52(s0)
 800f308:	fc042503          	lw	a0,-64(s0)
 800f30c:	fc442583          	lw	a1,-60(s0)
 800f310:	40a60733          	sub	a4,a2,a0
 800f314:	883a                	mv	a6,a4
 800f316:	01063833          	sltu	a6,a2,a6
 800f31a:	40b687b3          	sub	a5,a3,a1
 800f31e:	410786b3          	sub	a3,a5,a6
 800f322:	87b6                	mv	a5,a3
 800f324:	fce42c23          	sw	a4,-40(s0)
 800f328:	fcf42e23          	sw	a5,-36(s0)
        int64_t d = FULL_STAMP_MAX + b - a;
 800f32c:	fc042703          	lw	a4,-64(s0)
 800f330:	fc442783          	lw	a5,-60(s0)
 800f334:	4501                	li	a0,0
 800f336:	20000593          	li	a1,512
 800f33a:	00a70633          	add	a2,a4,a0
 800f33e:	8832                	mv	a6,a2
 800f340:	00e83833          	sltu	a6,a6,a4
 800f344:	00b786b3          	add	a3,a5,a1
 800f348:	00d807b3          	add	a5,a6,a3
 800f34c:	86be                	mv	a3,a5
 800f34e:	fc842503          	lw	a0,-56(s0)
 800f352:	fcc42583          	lw	a1,-52(s0)
 800f356:	40a60733          	sub	a4,a2,a0
 800f35a:	883a                	mv	a6,a4
 800f35c:	01063833          	sltu	a6,a2,a6
 800f360:	40b687b3          	sub	a5,a3,a1
 800f364:	410786b3          	sub	a3,a5,a6
 800f368:	87b6                	mv	a5,a3
 800f36a:	fce42823          	sw	a4,-48(s0)
 800f36e:	fcf42a23          	sw	a5,-44(s0)
        if( c < d ) return c;
 800f372:	fd442703          	lw	a4,-44(s0)
 800f376:	fdc42783          	lw	a5,-36(s0)
 800f37a:	00e7ce63          	blt	a5,a4,800f396 <timestamp_minus+0xd0>
 800f37e:	fd442703          	lw	a4,-44(s0)
 800f382:	fdc42783          	lw	a5,-36(s0)
 800f386:	00f71d63          	bne	a4,a5,800f3a0 <timestamp_minus+0xda>
 800f38a:	fd042703          	lw	a4,-48(s0)
 800f38e:	fd842783          	lw	a5,-40(s0)
 800f392:	00e7f763          	bgeu	a5,a4,800f3a0 <timestamp_minus+0xda>
 800f396:	fd842703          	lw	a4,-40(s0)
 800f39a:	fdc42783          	lw	a5,-36(s0)
 800f39e:	a0f5                	j	800f48a <timestamp_minus+0x1c4>
        else return -1 * d;
 800f3a0:	4701                	li	a4,0
 800f3a2:	4781                	li	a5,0
 800f3a4:	fd042503          	lw	a0,-48(s0)
 800f3a8:	fd442583          	lw	a1,-44(s0)
 800f3ac:	40a70633          	sub	a2,a4,a0
 800f3b0:	8832                	mv	a6,a2
 800f3b2:	01073833          	sltu	a6,a4,a6
 800f3b6:	40b786b3          	sub	a3,a5,a1
 800f3ba:	410687b3          	sub	a5,a3,a6
 800f3be:	86be                	mv	a3,a5
 800f3c0:	8732                	mv	a4,a2
 800f3c2:	87b6                	mv	a5,a3
 800f3c4:	a0d9                	j	800f48a <timestamp_minus+0x1c4>
    }
    else
    {
        int64_t c = b - a;
 800f3c6:	fc042603          	lw	a2,-64(s0)
 800f3ca:	fc442683          	lw	a3,-60(s0)
 800f3ce:	fc842503          	lw	a0,-56(s0)
 800f3d2:	fcc42583          	lw	a1,-52(s0)
 800f3d6:	40a60733          	sub	a4,a2,a0
 800f3da:	883a                	mv	a6,a4
 800f3dc:	01063833          	sltu	a6,a2,a6
 800f3e0:	40b687b3          	sub	a5,a3,a1
 800f3e4:	410786b3          	sub	a3,a5,a6
 800f3e8:	87b6                	mv	a5,a3
 800f3ea:	fee42423          	sw	a4,-24(s0)
 800f3ee:	fef42623          	sw	a5,-20(s0)
        int64_t d = FULL_STAMP_MAX + a - b;
 800f3f2:	fc842703          	lw	a4,-56(s0)
 800f3f6:	fcc42783          	lw	a5,-52(s0)
 800f3fa:	4501                	li	a0,0
 800f3fc:	20000593          	li	a1,512
 800f400:	00a70633          	add	a2,a4,a0
 800f404:	8832                	mv	a6,a2
 800f406:	00e83833          	sltu	a6,a6,a4
 800f40a:	00b786b3          	add	a3,a5,a1
 800f40e:	00d807b3          	add	a5,a6,a3
 800f412:	86be                	mv	a3,a5
 800f414:	fc042503          	lw	a0,-64(s0)
 800f418:	fc442583          	lw	a1,-60(s0)
 800f41c:	40a60733          	sub	a4,a2,a0
 800f420:	883a                	mv	a6,a4
 800f422:	01063833          	sltu	a6,a2,a6
 800f426:	40b687b3          	sub	a5,a3,a1
 800f42a:	410786b3          	sub	a3,a5,a6
 800f42e:	87b6                	mv	a5,a3
 800f430:	fee42023          	sw	a4,-32(s0)
 800f434:	fef42223          	sw	a5,-28(s0)
        if( c < d ) return -1 * c;
 800f438:	fe442703          	lw	a4,-28(s0)
 800f43c:	fec42783          	lw	a5,-20(s0)
 800f440:	00e7ce63          	blt	a5,a4,800f45c <timestamp_minus+0x196>
 800f444:	fe442703          	lw	a4,-28(s0)
 800f448:	fec42783          	lw	a5,-20(s0)
 800f44c:	02f71b63          	bne	a4,a5,800f482 <timestamp_minus+0x1bc>
 800f450:	fe042703          	lw	a4,-32(s0)
 800f454:	fe842783          	lw	a5,-24(s0)
 800f458:	02e7f563          	bgeu	a5,a4,800f482 <timestamp_minus+0x1bc>
 800f45c:	4701                	li	a4,0
 800f45e:	4781                	li	a5,0
 800f460:	fe842503          	lw	a0,-24(s0)
 800f464:	fec42583          	lw	a1,-20(s0)
 800f468:	40a70633          	sub	a2,a4,a0
 800f46c:	8832                	mv	a6,a2
 800f46e:	01073833          	sltu	a6,a4,a6
 800f472:	40b786b3          	sub	a3,a5,a1
 800f476:	410687b3          	sub	a5,a3,a6
 800f47a:	86be                	mv	a3,a5
 800f47c:	8732                	mv	a4,a2
 800f47e:	87b6                	mv	a5,a3
 800f480:	a029                	j	800f48a <timestamp_minus+0x1c4>
        else return d;
 800f482:	fe042703          	lw	a4,-32(s0)
 800f486:	fe442783          	lw	a5,-28(s0)
    }
}
 800f48a:	853a                	mv	a0,a4
 800f48c:	85be                	mv	a1,a5
 800f48e:	5472                	lw	s0,60(sp)
 800f490:	6121                	addi	sp,sp,64
 800f492:	8082                	ret

0800f494 <timestamp_substract>:

int64_t timestamp_substract( int64_t a, int64_t b )
{
 800f494:	1101                	addi	sp,sp,-32
 800f496:	ce22                	sw	s0,28(sp)
 800f498:	1000                	addi	s0,sp,32
 800f49a:	fea42423          	sw	a0,-24(s0)
 800f49e:	feb42623          	sw	a1,-20(s0)
 800f4a2:	fec42023          	sw	a2,-32(s0)
 800f4a6:	fed42223          	sw	a3,-28(s0)
    return ( ( a - b ) < 0 ) ? ( a + FULL_STAMP_MAX - b ) : ( a - b );
 800f4aa:	fe842703          	lw	a4,-24(s0)
 800f4ae:	fec42783          	lw	a5,-20(s0)
 800f4b2:	fe042503          	lw	a0,-32(s0)
 800f4b6:	fe442583          	lw	a1,-28(s0)
 800f4ba:	40a70633          	sub	a2,a4,a0
 800f4be:	8832                	mv	a6,a2
 800f4c0:	01073833          	sltu	a6,a4,a6
 800f4c4:	40b786b3          	sub	a3,a5,a1
 800f4c8:	410687b3          	sub	a5,a3,a6
 800f4cc:	86be                	mv	a3,a5
 800f4ce:	8732                	mv	a4,a2
 800f4d0:	87b6                	mv	a5,a3
 800f4d2:	0407d263          	bgez	a5,800f516 <timestamp_substract+0x82>
 800f4d6:	fe842703          	lw	a4,-24(s0)
 800f4da:	fec42783          	lw	a5,-20(s0)
 800f4de:	4501                	li	a0,0
 800f4e0:	20000593          	li	a1,512
 800f4e4:	00a70633          	add	a2,a4,a0
 800f4e8:	8832                	mv	a6,a2
 800f4ea:	00e83833          	sltu	a6,a6,a4
 800f4ee:	00b786b3          	add	a3,a5,a1
 800f4f2:	00d807b3          	add	a5,a6,a3
 800f4f6:	86be                	mv	a3,a5
 800f4f8:	fe042503          	lw	a0,-32(s0)
 800f4fc:	fe442583          	lw	a1,-28(s0)
 800f500:	40a60733          	sub	a4,a2,a0
 800f504:	883a                	mv	a6,a4
 800f506:	01063833          	sltu	a6,a2,a6
 800f50a:	40b687b3          	sub	a5,a3,a1
 800f50e:	410786b3          	sub	a3,a5,a6
 800f512:	87b6                	mv	a5,a3
 800f514:	a02d                	j	800f53e <timestamp_substract+0xaa>
 800f516:	fe842703          	lw	a4,-24(s0)
 800f51a:	fec42783          	lw	a5,-20(s0)
 800f51e:	fe042503          	lw	a0,-32(s0)
 800f522:	fe442583          	lw	a1,-28(s0)
 800f526:	40a70633          	sub	a2,a4,a0
 800f52a:	8832                	mv	a6,a2
 800f52c:	01073833          	sltu	a6,a4,a6
 800f530:	40b786b3          	sub	a3,a5,a1
 800f534:	410687b3          	sub	a5,a3,a6
 800f538:	86be                	mv	a3,a5
 800f53a:	8732                	mv	a4,a2
 800f53c:	87b6                	mv	a5,a3
}
 800f53e:	853a                	mv	a0,a4
 800f540:	85be                	mv	a1,a5
 800f542:	4472                	lw	s0,28(sp)
 800f544:	6105                	addi	sp,sp,32
 800f546:	8082                	ret

0800f548 <us2timestamp>:

int64_t us2timestamp( uint32_t us )
{
 800f548:	7179                	addi	sp,sp,-48
 800f54a:	d606                	sw	ra,44(sp)
 800f54c:	d422                	sw	s0,40(sp)
 800f54e:	1800                	addi	s0,sp,48
 800f550:	fca42e23          	sw	a0,-36(s0)
    int64_t stamp;
    stamp = us * CHIP_THURDZ_TICK_PER_SEC * 1e-6;
 800f554:	fdc42583          	lw	a1,-36(s0)
 800f558:	872e                	mv	a4,a1
 800f55a:	4781                	li	a5,0
 800f55c:	e09805b7          	lui	a1,0xe0980
 800f560:	02b78533          	mul	a0,a5,a1
 800f564:	45b9                	li	a1,14
 800f566:	02b705b3          	mul	a1,a4,a1
 800f56a:	952e                	add	a0,a0,a1
 800f56c:	e09805b7          	lui	a1,0xe0980
 800f570:	02b70833          	mul	a6,a4,a1
 800f574:	02b736b3          	mulhu	a3,a4,a1
 800f578:	8642                	mv	a2,a6
 800f57a:	00d507b3          	add	a5,a0,a3
 800f57e:	86be                	mv	a3,a5
 800f580:	8532                	mv	a0,a2
 800f582:	85b6                	mv	a1,a3
 800f584:	7bc060ef          	jal	ra,8015d40 <__floatdidf>
 800f588:	22a50753          	fmv.d	fa4,fa0
 800f58c:	2401b787          	fld	fa5,576(gp) # 8118230 <__global_pointer$+0x240>
 800f590:	12f777d3          	fmul.d	fa5,fa4,fa5
 800f594:	22f78553          	fmv.d	fa0,fa5
 800f598:	736060ef          	jal	ra,8015cce <__fixdfdi>
 800f59c:	872a                	mv	a4,a0
 800f59e:	87ae                	mv	a5,a1
 800f5a0:	fee42423          	sw	a4,-24(s0)
 800f5a4:	fef42623          	sw	a5,-20(s0)
    return stamp;
 800f5a8:	fe842703          	lw	a4,-24(s0)
 800f5ac:	fec42783          	lw	a5,-20(s0)
}
 800f5b0:	853a                	mv	a0,a4
 800f5b2:	85be                	mv	a1,a5
 800f5b4:	50b2                	lw	ra,44(sp)
 800f5b6:	5422                	lw	s0,40(sp)
 800f5b8:	6145                	addi	sp,sp,48
 800f5ba:	8082                	ret

0800f5bc <enable_thmts_bb_pwm>:

/**
 * Configure the pwm signal from urdz_timer.
 */
void enable_thmts_bb_pwm( uint32_t start_interval_us, uint32_t pwm_period, uint32_t pwm_on_period )
{
 800f5bc:	7179                	addi	sp,sp,-48
 800f5be:	d606                	sw	ra,44(sp)
 800f5c0:	d422                	sw	s0,40(sp)
 800f5c2:	d24a                	sw	s2,36(sp)
 800f5c4:	d04e                	sw	s3,32(sp)
 800f5c6:	1800                	addi	s0,sp,48
 800f5c8:	fca42e23          	sw	a0,-36(s0)
 800f5cc:	fcb42c23          	sw	a1,-40(s0)
 800f5d0:	fcc42a23          	sw	a2,-44(s0)
    int64_t curr_stamp = 0;
 800f5d4:	4781                	li	a5,0
 800f5d6:	4801                	li	a6,0
 800f5d8:	fef42023          	sw	a5,-32(s0)
 800f5dc:	ff042223          	sw	a6,-28(s0)
    get_thmts_bb_systime( &curr_stamp );
 800f5e0:	fe040793          	addi	a5,s0,-32
 800f5e4:	853e                	mv	a0,a5
 800f5e6:	b63ff0ef          	jal	ra,800f148 <get_thmts_bb_systime>

    int64_t next_stamp = timestamp_add( curr_stamp, us2timestamp( start_interval_us ) );
 800f5ea:	fe042903          	lw	s2,-32(s0)
 800f5ee:	fe442983          	lw	s3,-28(s0)
 800f5f2:	fdc42503          	lw	a0,-36(s0)
 800f5f6:	f53ff0ef          	jal	ra,800f548 <us2timestamp>
 800f5fa:	872a                	mv	a4,a0
 800f5fc:	87ae                	mv	a5,a1
 800f5fe:	863a                	mv	a2,a4
 800f600:	86be                	mv	a3,a5
 800f602:	854a                	mv	a0,s2
 800f604:	85ce                	mv	a1,s3
 800f606:	c01ff0ef          	jal	ra,800f206 <timestamp_add>
 800f60a:	fea42423          	sw	a0,-24(s0)
 800f60e:	feb42623          	sw	a1,-20(s0)
    next_stamp >>= 9;
 800f612:	fec42783          	lw	a5,-20(s0)
 800f616:	07de                	slli	a5,a5,0x17
 800f618:	fe842703          	lw	a4,-24(s0)
 800f61c:	8325                	srli	a4,a4,0x9
 800f61e:	8fd9                	or	a5,a5,a4
 800f620:	fef42423          	sw	a5,-24(s0)
 800f624:	fec42783          	lw	a5,-20(s0)
 800f628:	87a5                	srai	a5,a5,0x9
 800f62a:	fef42623          	sw	a5,-20(s0)

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PWM_OUT_ENA_ADDR, CHIP_THURDZ_TIMER_PWM_OUT_ENA_OFFSET, CHIP_THURDZ_TIMER_PWM_OUT_ENA_LENGTH, 1 );
 800f62e:	4685                	li	a3,1
 800f630:	4605                	li	a2,1
 800f632:	4591                	li	a1,4
 800f634:	01400537          	lui	a0,0x1400
 800f638:	87fff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_START_TIME_ADDR, next_stamp );
 800f63c:	fe842783          	lw	a5,-24(s0)
 800f640:	85be                	mv	a1,a5
 800f642:	014007b7          	lui	a5,0x1400
 800f646:	01478513          	addi	a0,a5,20 # 1400014 <__HEAP_SIZE+0x13ff814>
 800f64a:	fdcff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_PERIOD_ADDR, pwm_period );
 800f64e:	fd842583          	lw	a1,-40(s0)
 800f652:	014007b7          	lui	a5,0x1400
 800f656:	00c78513          	addi	a0,a5,12 # 140000c <__HEAP_SIZE+0x13ff80c>
 800f65a:	fccff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_ON_PERIOD_ADDR, pwm_on_period );
 800f65e:	fd442583          	lw	a1,-44(s0)
 800f662:	014007b7          	lui	a5,0x1400
 800f666:	01078513          	addi	a0,a5,16 # 1400010 <__HEAP_SIZE+0x13ff810>
 800f66a:	fbcff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PWM_ENA_ADDR, CHIP_THURDZ_TIMER_PWM_ENA_OFFSET, CHIP_THURDZ_TIMER_PWM_ENA_LENGTH, 1 );
 800f66e:	4685                	li	a3,1
 800f670:	4605                	li	a2,1
 800f672:	458d                	li	a1,3
 800f674:	01400537          	lui	a0,0x1400
 800f678:	83fff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

    return;
 800f67c:	0001                	nop
}
 800f67e:	50b2                	lw	ra,44(sp)
 800f680:	5422                	lw	s0,40(sp)
 800f682:	5912                	lw	s2,36(sp)
 800f684:	5982                	lw	s3,32(sp)
 800f686:	6145                	addi	sp,sp,48
 800f688:	8082                	ret

0800f68a <read_thmts_bb_rxbuff>:
    return;
}

// p_dataoffsetrxbuffbytelengthbyte
void read_thmts_bb_rxbuff(uint8_t *p_data, uint32_t offset, uint32_t length)
{
 800f68a:	1101                	addi	sp,sp,-32
 800f68c:	ce06                	sw	ra,28(sp)
 800f68e:	cc22                	sw	s0,24(sp)
 800f690:	1000                	addi	s0,sp,32
 800f692:	fea42623          	sw	a0,-20(s0)
 800f696:	feb42423          	sw	a1,-24(s0)
 800f69a:	fec42223          	sw	a2,-28(s0)
	memcpy(p_data , (uint8_t*)(THMTS_BB_BASE + CHIP_THURDZ_RX_DATA_ADDR + 0x5 + offset) , length);
 800f69e:	fe842703          	lw	a4,-24(s0)
 800f6a2:	101327b7          	lui	a5,0x10132
 800f6a6:	0795                	addi	a5,a5,5
 800f6a8:	97ba                	add	a5,a5,a4
 800f6aa:	fe442603          	lw	a2,-28(s0)
 800f6ae:	85be                	mv	a1,a5
 800f6b0:	fec42503          	lw	a0,-20(s0)
 800f6b4:	2bd060ef          	jal	ra,8016170 <memcpy>

	return;
 800f6b8:	0001                	nop
}
 800f6ba:	40f2                	lw	ra,28(sp)
 800f6bc:	4462                	lw	s0,24(sp)
 800f6be:	6105                	addi	sp,sp,32
 800f6c0:	8082                	ret

0800f6c2 <start_thmts_bb_tx>:


void start_thmts_bb_tx(THMTS_PhyParamConfig_t *p_phycfg, thmts_ranging_packet_t *p_txdata, uint32_t txdata_length)
{
 800f6c2:	7179                	addi	sp,sp,-48
 800f6c4:	d606                	sw	ra,44(sp)
 800f6c6:	d422                	sw	s0,40(sp)
 800f6c8:	1800                	addi	s0,sp,48
 800f6ca:	fca42e23          	sw	a0,-36(s0)
 800f6ce:	fcb42c23          	sw	a1,-40(s0)
 800f6d2:	fcc42a23          	sw	a2,-44(s0)
//    memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), p_txdata , txdata_length);
//	memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR + 0x2000), p_txdata , txdata_length);


   // 
   write_thmts_bb_reg(CHIP_THURDZ_TX_LENS_ADDR, p_phycfg->length_cfg_word);
 800f6d6:	fdc42783          	lw	a5,-36(s0)
 800f6da:	4fdc                	lw	a5,28(a5)
 800f6dc:	85be                	mv	a1,a5
 800f6de:	02fd07b7          	lui	a5,0x2fd0
 800f6e2:	08478513          	addi	a0,a5,132 # 2fd0084 <__HEAP_SIZE+0x2fcf884>
 800f6e6:	f40ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

   if ((p_phycfg->bit_rate != THMTS_BITRATE_850K) && (p_phycfg->bit_rate != THMTS_BITRATE_6M8))
 800f6ea:	fdc42783          	lw	a5,-36(s0)
 800f6ee:	0037c703          	lbu	a4,3(a5)
 800f6f2:	47a9                	li	a5,10
 800f6f4:	04f70563          	beq	a4,a5,800f73e <start_thmts_bb_tx+0x7c>
 800f6f8:	fdc42783          	lw	a5,-36(s0)
 800f6fc:	0037c703          	lbu	a4,3(a5)
 800f700:	47ad                	li	a5,11
 800f702:	02f70e63          	beq	a4,a5,800f73e <start_thmts_bb_tx+0x7c>
   {
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR, p_phycfg->phr_buff_word1 );
 800f706:	fdc42783          	lw	a5,-36(s0)
 800f70a:	53dc                	lw	a5,36(a5)
 800f70c:	85be                	mv	a1,a5
 800f70e:	02fd07b7          	lui	a5,0x2fd0
 800f712:	08c78513          	addi	a0,a5,140 # 2fd008c <__HEAP_SIZE+0x2fcf88c>
 800f716:	f10ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR + 0x04, p_phycfg->phr_buff_word2 );
 800f71a:	fdc42783          	lw	a5,-36(s0)
 800f71e:	579c                	lw	a5,40(a5)
 800f720:	85be                	mv	a1,a5
 800f722:	02fd07b7          	lui	a5,0x2fd0
 800f726:	09078513          	addi	a0,a5,144 # 2fd0090 <__HEAP_SIZE+0x2fcf890>
 800f72a:	efcff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR + 0x08, 0x55500000 );
 800f72e:	555005b7          	lui	a1,0x55500
 800f732:	02fd07b7          	lui	a5,0x2fd0
 800f736:	09478513          	addi	a0,a5,148 # 2fd0094 <__HEAP_SIZE+0x2fcf894>
 800f73a:	eecff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
   {

   }

   // 
   write_thmts_bb_reg(CHIP_THURDZ_TX_CONFIG_START_ADDR, 1);
 800f73e:	4585                	li	a1,1
 800f740:	02fd07b7          	lui	a5,0x2fd0
 800f744:	09878513          	addi	a0,a5,152 # 2fd0098 <__HEAP_SIZE+0x2fcf898>
 800f748:	edeff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

   write_thmts_bb_reg( CHIP_THURDZ_TX_CONFIG_START_ADDR + 0x04, p_phycfg->tx_config_word );
 800f74c:	fdc42783          	lw	a5,-36(s0)
 800f750:	57dc                	lw	a5,44(a5)
 800f752:	85be                	mv	a1,a5
 800f754:	02fd07b7          	lui	a5,0x2fd0
 800f758:	09c78513          	addi	a0,a5,156 # 2fd009c <__HEAP_SIZE+0x2fcf89c>
 800f75c:	ecaff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

   // 
   int32_t tx_freq_bias = 4000;
 800f760:	6785                	lui	a5,0x1
 800f762:	fa078793          	addi	a5,a5,-96 # fa0 <__HEAP_SIZE+0x7a0>
 800f766:	fef42623          	sw	a5,-20(s0)
   write_thmts_bb_reg(0x02FD00A8, (uint32_t)(tx_freq_bias));
 800f76a:	fec42783          	lw	a5,-20(s0)
 800f76e:	85be                	mv	a1,a5
 800f770:	02fd07b7          	lui	a5,0x2fd0
 800f774:	0a878513          	addi	a0,a5,168 # 2fd00a8 <__HEAP_SIZE+0x2fcf8a8>
 800f778:	eaeff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>



   // Release token and reset.
   // Trigger should be close enough w.r.t. ucore start, as ucore would read corresponding bits soon after enabled.
   write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x04 );
 800f77c:	4691                	li	a3,4
 800f77e:	4611                	li	a2,4
 800f780:	45a1                	li	a1,8
 800f782:	02000537          	lui	a0,0x2000
 800f786:	f30ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
   write_thmts_bb_reg_with_offset( CHIP_THURDZ_TX_TRIGGER_ADDR, CHIP_THURDZ_TX_TRIGGER_OFFSET, CHIP_THURDZ_TX_TRIGGER_LENGTH, 1 );  // Automatically reset on this bit.
 800f78a:	4685                	li	a3,1
 800f78c:	4605                	li	a2,1
 800f78e:	4585                	li	a1,1
 800f790:	02fd07b7          	lui	a5,0x2fd0
 800f794:	08078513          	addi	a0,a5,128 # 2fd0080 <__HEAP_SIZE+0x2fcf880>
 800f798:	f1eff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

   write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x00 );
 800f79c:	4681                	li	a3,0
 800f79e:	4611                	li	a2,4
 800f7a0:	45a1                	li	a1,8
 800f7a2:	02000537          	lui	a0,0x2000
 800f7a6:	f10ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

   return;
 800f7aa:	0001                	nop
}
 800f7ac:	50b2                	lw	ra,44(sp)
 800f7ae:	5422                	lw	s0,40(sp)
 800f7b0:	6145                	addi	sp,sp,48
 800f7b2:	8082                	ret

0800f7b4 <clean_thmts_bb_tx>:

void clean_thmts_bb_tx(void)
{
 800f7b4:	1141                	addi	sp,sp,-16
 800f7b6:	c606                	sw	ra,12(sp)
 800f7b8:	c422                	sw	s0,8(sp)
 800f7ba:	0800                	addi	s0,sp,16
    // Reset the ucore and acquire iram & dram token. MemBus is not reseted as some regs should be unchanged.
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x07 );
 800f7bc:	469d                	li	a3,7
 800f7be:	4611                	li	a2,4
 800f7c0:	45a1                	li	a1,8
 800f7c2:	02000537          	lui	a0,0x2000
 800f7c6:	ef0ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    // Clear delayed tx configuration if exists.
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR, 0x00 );
 800f7ca:	4581                	li	a1,0
 800f7cc:	02fd07b7          	lui	a5,0x2fd0
 800f7d0:	0a078513          	addi	a0,a5,160 # 2fd00a0 <__HEAP_SIZE+0x2fcf8a0>
 800f7d4:	e52ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR + 0x04, 0x00 );
 800f7d8:	4581                	li	a1,0
 800f7da:	02fd07b7          	lui	a5,0x2fd0
 800f7de:	0a478513          	addi	a0,a5,164 # 2fd00a4 <__HEAP_SIZE+0x2fcf8a4>
 800f7e2:	e44ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    return;
 800f7e6:	0001                	nop
}
 800f7e8:	40b2                	lw	ra,12(sp)
 800f7ea:	4422                	lw	s0,8(sp)
 800f7ec:	0141                	addi	sp,sp,16
 800f7ee:	8082                	ret

0800f7f0 <set_thmts_bb_delaytxtime>:

void set_thmts_bb_delaytxtime(THMTS_PhyParamConfig_t *p_phycfg, uint32_t tick )
{
 800f7f0:	1101                	addi	sp,sp,-32
 800f7f2:	ce06                	sw	ra,28(sp)
 800f7f4:	cc22                	sw	s0,24(sp)
 800f7f6:	1000                	addi	s0,sp,32
 800f7f8:	fea42623          	sw	a0,-20(s0)
 800f7fc:	feb42423          	sw	a1,-24(s0)
	tick = timestamp_substract(tick, p_phycfg->tx_delta_tick);
 800f800:	fe842583          	lw	a1,-24(s0)
 800f804:	872e                	mv	a4,a1
 800f806:	4781                	li	a5,0
 800f808:	fec42583          	lw	a1,-20(s0)
 800f80c:	59cc                	lw	a1,52(a1)
 800f80e:	862e                	mv	a2,a1
 800f810:	4681                	li	a3,0
 800f812:	853a                	mv	a0,a4
 800f814:	85be                	mv	a1,a5
 800f816:	c7fff0ef          	jal	ra,800f494 <timestamp_substract>
 800f81a:	872a                	mv	a4,a0
 800f81c:	87ae                	mv	a5,a1
 800f81e:	fee42423          	sw	a4,-24(s0)

    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR, tick );
 800f822:	fe842583          	lw	a1,-24(s0)
 800f826:	02fd07b7          	lui	a5,0x2fd0
 800f82a:	0a078513          	addi	a0,a5,160 # 2fd00a0 <__HEAP_SIZE+0x2fcf8a0>
 800f82e:	df8ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR + 0x04, 0x01 );
 800f832:	4585                	li	a1,1
 800f834:	02fd07b7          	lui	a5,0x2fd0
 800f838:	0a478513          	addi	a0,a5,164 # 2fd00a4 <__HEAP_SIZE+0x2fcf8a4>
 800f83c:	deaff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    return;
 800f840:	0001                	nop
}
 800f842:	40f2                	lw	ra,28(sp)
 800f844:	4462                	lw	s0,24(sp)
 800f846:	6105                	addi	sp,sp,32
 800f848:	8082                	ret

0800f84a <set_thmts_bb_rxtimeout>:

    return;
}

void set_thmts_bb_rxtimeout(uint32_t preamblesymbol_num)
{
 800f84a:	1101                	addi	sp,sp,-32
 800f84c:	ce06                	sw	ra,28(sp)
 800f84e:	cc22                	sw	s0,24(sp)
 800f850:	1000                	addi	s0,sp,32
 800f852:	fea42623          	sw	a0,-20(s0)
    // It is assumed that under div-ratio0, the preamble symbol is always nearly 1us, by switching the chip clock from rf & adda.

	write_thmts_bb_reg( CHIP_THURDZ_RX_TIMEOUT_SYMBOL_ADDR, preamblesymbol_num );
 800f856:	fec42583          	lw	a1,-20(s0)
 800f85a:	02fd07b7          	lui	a5,0x2fd0
 800f85e:	0c878513          	addi	a0,a5,200 # 2fd00c8 <__HEAP_SIZE+0x2fcf8c8>
 800f862:	dc4ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    return;
 800f866:	0001                	nop
}
 800f868:	40f2                	lw	ra,28(sp)
 800f86a:	4462                	lw	s0,24(sp)
 800f86c:	6105                	addi	sp,sp,32
 800f86e:	8082                	ret

0800f870 <start_thmts_bb_rx>:
// tpram
// rmarkcir


void start_thmts_bb_rx(THMTS_PhyParamConfig_t *p_phycfg, uint32_t rx_timeout)
{
 800f870:	7179                	addi	sp,sp,-48
 800f872:	d606                	sw	ra,44(sp)
 800f874:	d422                	sw	s0,40(sp)
 800f876:	1800                	addi	s0,sp,48
 800f878:	fca42e23          	sw	a0,-36(s0)
 800f87c:	fcb42c23          	sw	a1,-40(s0)
    set_thmts_bb_rxtimeout(rx_timeout);
 800f880:	fd842503          	lw	a0,-40(s0)
 800f884:	fc7ff0ef          	jal	ra,800f84a <set_thmts_bb_rxtimeout>


//	write_thmts_bb_reg(0x02fd00e0 , 0);

    // 0x10x11AOA
    if(p_phycfg->aoa_enable == 0)
 800f888:	fdc42783          	lw	a5,-36(s0)
 800f88c:	0167c783          	lbu	a5,22(a5)
 800f890:	eb89                	bnez	a5,800f8a2 <start_thmts_bb_rx+0x32>
    	write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR, 0x01 );
 800f892:	4585                	li	a1,1
 800f894:	02fd07b7          	lui	a5,0x2fd0
 800f898:	0c078513          	addi	a0,a5,192 # 2fd00c0 <__HEAP_SIZE+0x2fcf8c0>
 800f89c:	d8aff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 800f8a0:	a801                	j	800f8b0 <start_thmts_bb_rx+0x40>
    else
    	write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR, 0x11 );
 800f8a2:	45c5                	li	a1,17
 800f8a4:	02fd07b7          	lui	a5,0x2fd0
 800f8a8:	0c078513          	addi	a0,a5,192 # 2fd00c0 <__HEAP_SIZE+0x2fcf8c0>
 800f8ac:	d7aff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR + 0x04, p_phycfg->rx_config_word );
 800f8b0:	fdc42783          	lw	a5,-36(s0)
 800f8b4:	5b9c                	lw	a5,48(a5)
 800f8b6:	85be                	mv	a1,a5
 800f8b8:	02fd07b7          	lui	a5,0x2fd0
 800f8bc:	0c478513          	addi	a0,a5,196 # 2fd00c4 <__HEAP_SIZE+0x2fcf8c4>
 800f8c0:	d66ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

    // 
    int32_t rx_freq_bias = -4000;
 800f8c4:	77fd                	lui	a5,0xfffff
 800f8c6:	06078793          	addi	a5,a5,96 # fffff060 <_sp+0xf7ebf060>
 800f8ca:	fef42623          	sw	a5,-20(s0)
    write_thmts_bb_reg( 0x02FD00D4, (uint32_t)(rx_freq_bias));
 800f8ce:	fec42783          	lw	a5,-20(s0)
 800f8d2:	85be                	mv	a1,a5
 800f8d4:	02fd07b7          	lui	a5,0x2fd0
 800f8d8:	0d478513          	addi	a0,a5,212 # 2fd00d4 <__HEAP_SIZE+0x2fcf8d4>
 800f8dc:	d4aff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>


    /*
     * Trigger should be close enough with respect to ucore start.
     */
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x04 );
 800f8e0:	4691                	li	a3,4
 800f8e2:	4611                	li	a2,4
 800f8e4:	4581                	li	a1,0
 800f8e6:	02000537          	lui	a0,0x2000
 800f8ea:	dccff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_RX_TRIGGER_ADDR, CHIP_THURDZ_RX_TRIGGER_OFFSET, CHIP_THURDZ_RX_TRIGGER_LENGTH, 1 );  // Automatically reset on this bit.
 800f8ee:	4685                	li	a3,1
 800f8f0:	4605                	li	a2,1
 800f8f2:	4581                	li	a1,0
 800f8f4:	02fd07b7          	lui	a5,0x2fd0
 800f8f8:	08078513          	addi	a0,a5,128 # 2fd0080 <__HEAP_SIZE+0x2fcf880>
 800f8fc:	dbaff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x00 );
 800f900:	4681                	li	a3,0
 800f902:	4611                	li	a2,4
 800f904:	4581                	li	a1,0
 800f906:	02000537          	lui	a0,0x2000
 800f90a:	dacff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	return;
 800f90e:	0001                	nop
}
 800f910:	50b2                	lw	ra,44(sp)
 800f912:	5422                	lw	s0,40(sp)
 800f914:	6145                	addi	sp,sp,48
 800f916:	8082                	ret

0800f918 <clean_thmts_bb_rx>:

void clean_thmts_bb_rx(void)
{
 800f918:	1141                	addi	sp,sp,-16
 800f91a:	c606                	sw	ra,12(sp)
 800f91c:	c422                	sw	s0,8(sp)
 800f91e:	0800                	addi	s0,sp,16
    // Reset the ucore and acquire the memory token. MemBus is not reseted as some configurations inside should keep unchanged.

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x07 );
 800f920:	469d                	li	a3,7
 800f922:	4611                	li	a2,4
 800f924:	4581                	li	a1,0
 800f926:	02000537          	lui	a0,0x2000
 800f92a:	d8cff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

    set_thmts_bb_rxtimeout(0);
 800f92e:	4501                	li	a0,0
 800f930:	f1bff0ef          	jal	ra,800f84a <set_thmts_bb_rxtimeout>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_RX_STAMP_ADDR, 0 );  // Write 0 to delayed rx stamp.
 800f934:	4581                	li	a1,0
 800f936:	02fd07b7          	lui	a5,0x2fd0
 800f93a:	0cc78513          	addi	a0,a5,204 # 2fd00cc <__HEAP_SIZE+0x2fcf8cc>
 800f93e:	ce8ff0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
//    write_thmts_bb_reg( CHIP_THURDZ_DLY_RX_STAMP_ADDR + 4, 0 );  // Write 0 to disable delayed rx.

    write_thmts_bb_reg_with_offset(CHIP_THURDZ_DLY_RX_STAMP_ADDR + 4 , 0 , 4 , 0);
 800f942:	4681                	li	a3,0
 800f944:	4611                	li	a2,4
 800f946:	4581                	li	a1,0
 800f948:	02fd07b7          	lui	a5,0x2fd0
 800f94c:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 800f950:	d66ff0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
    return;
 800f954:	0001                	nop
}
 800f956:	40b2                	lw	ra,12(sp)
 800f958:	4422                	lw	s0,8(sp)
 800f95a:	0141                	addi	sp,sp,16
 800f95c:	8082                	ret

0800f95e <get_thmts_bb_rxstatus>:

uint32_t get_thmts_bb_rxstatus()
{
 800f95e:	1141                	addi	sp,sp,-16
 800f960:	c606                	sw	ra,12(sp)
 800f962:	c422                	sw	s0,8(sp)
 800f964:	0800                	addi	s0,sp,16
	return read_thmts_bb_reg(CHIP_THURDZ_RX_STATUS_ADDR);
 800f966:	02fd07b7          	lui	a5,0x2fd0
 800f96a:	03c78513          	addi	a0,a5,60 # 2fd003c <__HEAP_SIZE+0x2fcf83c>
 800f96e:	d2aff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f972:	87aa                	mv	a5,a0
}
 800f974:	853e                	mv	a0,a5
 800f976:	40b2                	lw	ra,12(sp)
 800f978:	4422                	lw	s0,8(sp)
 800f97a:	0141                	addi	sp,sp,16
 800f97c:	8082                	ret

0800f97e <get_thmts_bb_rxinfo>:

void get_thmts_bb_rxinfo(uint32_t* p_info)
{
 800f97e:	1101                	addi	sp,sp,-32
 800f980:	ce06                	sw	ra,28(sp)
 800f982:	cc22                	sw	s0,24(sp)
 800f984:	1000                	addi	s0,sp,32
 800f986:	fea42623          	sw	a0,-20(s0)
    memcpy(p_info, (uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_RX_ISR_FLAG_ADDR) , 10*4);
 800f98a:	02800613          	li	a2,40
 800f98e:	12fd05b7          	lui	a1,0x12fd0
 800f992:	fec42503          	lw	a0,-20(s0)
 800f996:	7da060ef          	jal	ra,8016170 <memcpy>
    return;
 800f99a:	0001                	nop
}
 800f99c:	40f2                	lw	ra,28(sp)
 800f99e:	4462                	lw	s0,24(sp)
 800f9a0:	6105                	addi	sp,sp,32
 800f9a2:	8082                	ret

0800f9a4 <get_thmts_bb_rxlength>:

// 2crc
uint32_t get_thmts_bb_rxlength(THMTS_PhyParamConfig_t *p_phycfg)
{
 800f9a4:	7179                	addi	sp,sp,-48
 800f9a6:	d606                	sw	ra,44(sp)
 800f9a8:	d422                	sw	s0,40(sp)
 800f9aa:	1800                	addi	s0,sp,48
 800f9ac:	fca42e23          	sw	a0,-36(s0)
	uint32_t rx_length;

	if (p_phycfg->bit_rate != THMTS_BITRATE_850K && p_phycfg->bit_rate != THMTS_BITRATE_6M8)
 800f9b0:	fdc42783          	lw	a5,-36(s0)
 800f9b4:	0037c703          	lbu	a4,3(a5)
 800f9b8:	47a9                	li	a5,10
 800f9ba:	02f70963          	beq	a4,a5,800f9ec <get_thmts_bb_rxlength+0x48>
 800f9be:	fdc42783          	lw	a5,-36(s0)
 800f9c2:	0037c703          	lbu	a4,3(a5)
 800f9c6:	47ad                	li	a5,11
 800f9c8:	02f70263          	beq	a4,a5,800f9ec <get_thmts_bb_rxlength+0x48>
	{
		rx_length = ( ( ( read_thmts_bb_reg( CHIP_THURDZ_RX_PHR_VALUE_TMP_ADDR ) & 0x3FFC0000 ) >> 18 ) - 2 );
 800f9cc:	02fd07b7          	lui	a5,0x2fd0
 800f9d0:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800f9d4:	cc4ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f9d8:	87aa                	mv	a5,a0
 800f9da:	0127d713          	srli	a4,a5,0x12
 800f9de:	6785                	lui	a5,0x1
 800f9e0:	17fd                	addi	a5,a5,-1
 800f9e2:	8ff9                	and	a5,a5,a4
 800f9e4:	17f9                	addi	a5,a5,-2
 800f9e6:	fef42623          	sw	a5,-20(s0)
 800f9ea:	a831                	j	800fa06 <get_thmts_bb_rxlength+0x62>
	}
	else
	{
		rx_length = ( ( ( read_thmts_bb_reg( CHIP_THURDZ_RX_PHR_VALUE_TMP_ADDR ) & 0x000007F0 ) >> 4 ) - 2 );
 800f9ec:	02fd07b7          	lui	a5,0x2fd0
 800f9f0:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800f9f4:	ca4ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800f9f8:	87aa                	mv	a5,a0
 800f9fa:	8391                	srli	a5,a5,0x4
 800f9fc:	07f7f793          	andi	a5,a5,127
 800fa00:	17f9                	addi	a5,a5,-2
 800fa02:	fef42623          	sw	a5,-20(s0)
	}

	return rx_length;
 800fa06:	fec42783          	lw	a5,-20(s0)
}
 800fa0a:	853e                	mv	a0,a5
 800fa0c:	50b2                	lw	ra,44(sp)
 800fa0e:	5422                	lw	s0,40(sp)
 800fa10:	6145                	addi	sp,sp,48
 800fa12:	8082                	ret

0800fa14 <read_thmts_bb_cir>:




void read_thmts_bb_cir(uint32_t rx_id, uint32_t* buf, uint32_t offset, uint32_t len)
{
 800fa14:	1101                	addi	sp,sp,-32
 800fa16:	ce06                	sw	ra,28(sp)
 800fa18:	cc22                	sw	s0,24(sp)
 800fa1a:	1000                	addi	s0,sp,32
 800fa1c:	fea42623          	sw	a0,-20(s0)
 800fa20:	feb42423          	sw	a1,-24(s0)
 800fa24:	fec42223          	sw	a2,-28(s0)
 800fa28:	fed42023          	sw	a3,-32(s0)
    memcpy(buf, (uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_CIR_BASE_ADDR + rx_id * CHIP_THURDZ_ACCUM_RES_STRIP + offset) , len*4);
 800fa2c:	fec42703          	lw	a4,-20(s0)
 800fa30:	67a1                	lui	a5,0x8
 800fa32:	03478793          	addi	a5,a5,52 # 8034 <__HEAP_SIZE+0x7834>
 800fa36:	97ba                	add	a5,a5,a4
 800fa38:	00d79713          	slli	a4,a5,0xd
 800fa3c:	fe442783          	lw	a5,-28(s0)
 800fa40:	97ba                	add	a5,a5,a4
 800fa42:	873e                	mv	a4,a5
 800fa44:	fe042783          	lw	a5,-32(s0)
 800fa48:	078a                	slli	a5,a5,0x2
 800fa4a:	863e                	mv	a2,a5
 800fa4c:	85ba                	mv	a1,a4
 800fa4e:	fe842503          	lw	a0,-24(s0)
 800fa52:	71e060ef          	jal	ra,8016170 <memcpy>
    return;
 800fa56:	0001                	nop
}
 800fa58:	40f2                	lw	ra,28(sp)
 800fa5a:	4462                	lw	s0,24(sp)
 800fa5c:	6105                	addi	sp,sp,32
 800fa5e:	8082                	ret

0800fa60 <get_thmts_bb_rmark>:

void get_thmts_bb_rmark(THMTS_PhyParamConfig_t *p_phycfg, int64_t* p)
{
 800fa60:	7175                	addi	sp,sp,-144
 800fa62:	c706                	sw	ra,140(sp)
 800fa64:	c522                	sw	s0,136(sp)
 800fa66:	c34a                	sw	s2,132(sp)
 800fa68:	c14e                	sw	s3,128(sp)
 800fa6a:	ded2                	sw	s4,124(sp)
 800fa6c:	dcd6                	sw	s5,120(sp)
 800fa6e:	dada                	sw	s6,116(sp)
 800fa70:	d8de                	sw	s7,112(sp)
 800fa72:	d6e2                	sw	s8,108(sp)
 800fa74:	d4e6                	sw	s9,104(sp)
 800fa76:	d2ea                	sw	s10,100(sp)
 800fa78:	d0ee                	sw	s11,96(sp)
 800fa7a:	0900                	addi	s0,sp,144
 800fa7c:	f8a42e23          	sw	a0,-100(s0)
 800fa80:	f8b42c23          	sw	a1,-104(s0)

	int64_t sys_timer = read_thmts_bb_reg( CHIP_THURDZ_RX_STAMP_HI_ADDR );
 800fa84:	02fd07b7          	lui	a5,0x2fd0
 800fa88:	00478513          	addi	a0,a5,4 # 2fd0004 <__HEAP_SIZE+0x2fcf804>
 800fa8c:	c0cff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800fa90:	87aa                	mv	a5,a0
 800fa92:	faf42c23          	sw	a5,-72(s0)
 800fa96:	fa042e23          	sw	zero,-68(s0)
	uint32_t buffer = read_thmts_bb_reg( CHIP_THURDZ_RX_STAMP_LO_ADDR );
 800fa9a:	02fd07b7          	lui	a5,0x2fd0
 800fa9e:	00878513          	addi	a0,a5,8 # 2fd0008 <__HEAP_SIZE+0x2fcf808>
 800faa2:	bf6ff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800faa6:	faa42a23          	sw	a0,-76(s0)
	int8_t delta_sample_num = buffer & 0x000000ff;
 800faaa:	fb442783          	lw	a5,-76(s0)
 800faae:	faf409a3          	sb	a5,-77(s0)
	int64_t last_index = (buffer & 0x0000ff00) >> 8;
 800fab2:	fb442783          	lw	a5,-76(s0)
 800fab6:	83a1                	srli	a5,a5,0x8
 800fab8:	f8f42423          	sw	a5,-120(s0)
 800fabc:	f8042623          	sw	zero,-116(s0)
 800fac0:	f8842683          	lw	a3,-120(s0)
 800fac4:	f8c42703          	lw	a4,-116(s0)
 800fac8:	87b6                	mv	a5,a3
 800faca:	0ff7f793          	zext.b	a5,a5
 800face:	faf42423          	sw	a5,-88(s0)
 800fad2:	87ba                	mv	a5,a4
 800fad4:	8b81                	andi	a5,a5,0
 800fad6:	faf42623          	sw	a5,-84(s0)
	int64_t mpf_index = (buffer & 0x00ff0000) >> 16;
 800fada:	fb442783          	lw	a5,-76(s0)
 800fade:	83c1                	srli	a5,a5,0x10
 800fae0:	f8f42023          	sw	a5,-128(s0)
 800fae4:	f8042223          	sw	zero,-124(s0)
 800fae8:	f8042683          	lw	a3,-128(s0)
 800faec:	f8442703          	lw	a4,-124(s0)
 800faf0:	87b6                	mv	a5,a3
 800faf2:	0ff7f793          	zext.b	a5,a5
 800faf6:	faf42023          	sw	a5,-96(s0)
 800fafa:	87ba                	mv	a5,a4
 800fafc:	8b81                	andi	a5,a5,0
 800fafe:	faf42223          	sw	a5,-92(s0)

	// Correction from LDE, unit is 1/64G.
	// 65408 = 1022 * 64, todo : peak may not on 1022 for someother signal params config.
	uint32_t lde_result = read_thmts_bb_reg( CHIP_THURDZ_RX_LDE_RES_ADDR );
 800fb02:	02fd07b7          	lui	a5,0x2fd0
 800fb06:	01c78513          	addi	a0,a5,28 # 2fd001c <__HEAP_SIZE+0x2fcf81c>
 800fb0a:	b8eff0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800fb0e:	fca42623          	sw	a0,-52(s0)

	if( p_phycfg->preamble_type == THMTS_PREAMBLE_DS )
 800fb12:	f9c42783          	lw	a5,-100(s0)
 800fb16:	0027c783          	lbu	a5,2(a5)
 800fb1a:	e3b1                	bnez	a5,800fb5e <get_thmts_bb_rmark+0xfe>
	{
		if( p_phycfg->rf_bandwidth == THMTS_RF_BANDWIDTH_500M )
 800fb1c:	f9c42783          	lw	a5,-100(s0)
 800fb20:	0017c783          	lbu	a5,1(a5)
 800fb24:	eb99                	bnez	a5,800fb3a <get_thmts_bb_rmark+0xda>
			lde_result = 65408 - lde_result;
 800fb26:	67c1                	lui	a5,0x10
 800fb28:	f8078713          	addi	a4,a5,-128 # ff80 <__HEAP_SIZE+0xf780>
 800fb2c:	fcc42783          	lw	a5,-52(s0)
 800fb30:	40f707b3          	sub	a5,a4,a5
 800fb34:	fcf42623          	sw	a5,-52(s0)
 800fb38:	a0a5                	j	800fba0 <get_thmts_bb_rmark+0x140>
	    else if( p_phycfg->rf_bandwidth  == THMTS_RF_BANDWIDTH_1G )
 800fb3a:	f9c42783          	lw	a5,-100(s0)
 800fb3e:	0017c703          	lbu	a4,1(a5)
 800fb42:	4785                	li	a5,1
 800fb44:	04f71e63          	bne	a4,a5,800fba0 <get_thmts_bb_rmark+0x140>
	    	lde_result = 130944 - lde_result;
 800fb48:	000207b7          	lui	a5,0x20
 800fb4c:	f8078713          	addi	a4,a5,-128 # 1ff80 <__HEAP_SIZE+0x1f780>
 800fb50:	fcc42783          	lw	a5,-52(s0)
 800fb54:	40f707b3          	sub	a5,a4,a5
 800fb58:	fcf42623          	sw	a5,-52(s0)
 800fb5c:	a091                	j	800fba0 <get_thmts_bb_rmark+0x140>
	}
	else if( p_phycfg->preamble_type == THMTS_PREAMBLE_HRP31 )
 800fb5e:	f9c42783          	lw	a5,-100(s0)
 800fb62:	0027c703          	lbu	a4,2(a5)
 800fb66:	4785                	li	a5,1
 800fb68:	00f71c63          	bne	a4,a5,800fb80 <get_thmts_bb_rmark+0x120>
	{
        lde_result = 63488 - lde_result;
 800fb6c:	67c1                	lui	a5,0x10
 800fb6e:	80078713          	addi	a4,a5,-2048 # f800 <__HEAP_SIZE+0xf000>
 800fb72:	fcc42783          	lw	a5,-52(s0)
 800fb76:	40f707b3          	sub	a5,a4,a5
 800fb7a:	fcf42623          	sw	a5,-52(s0)
 800fb7e:	a00d                	j	800fba0 <get_thmts_bb_rmark+0x140>
	}
    else if( p_phycfg->preamble_type == THMTS_PREAMBLE_HRP127 )
 800fb80:	f9c42783          	lw	a5,-100(s0)
 800fb84:	0027c703          	lbu	a4,2(a5)
 800fb88:	4789                	li	a5,2
 800fb8a:	00f71b63          	bne	a4,a5,800fba0 <get_thmts_bb_rmark+0x140>
    {
        lde_result = 65024 - lde_result;
 800fb8e:	67c1                	lui	a5,0x10
 800fb90:	e0078713          	addi	a4,a5,-512 # fe00 <__HEAP_SIZE+0xf600>
 800fb94:	fcc42783          	lw	a5,-52(s0)
 800fb98:	40f707b3          	sub	a5,a4,a5
 800fb9c:	fcf42623          	sw	a5,-52(s0)
    }

	int64_t curr_rx_stamp;
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800fba0:	fb842783          	lw	a5,-72(s0)
 800fba4:	83f5                	srli	a5,a5,0x1d
 800fba6:	fbc42703          	lw	a4,-68(s0)
 800fbaa:	00371d93          	slli	s11,a4,0x3
 800fbae:	01b7edb3          	or	s11,a5,s11
 800fbb2:	fb842783          	lw	a5,-72(s0)
 800fbb6:	00379d13          	slli	s10,a5,0x3
	                    ( (8 - (last_index)) << p_phycfg->div_ratio_sel ) -
 800fbba:	4721                	li	a4,8
 800fbbc:	4781                	li	a5,0
 800fbbe:	fa842503          	lw	a0,-88(s0)
 800fbc2:	fac42583          	lw	a1,-84(s0)
 800fbc6:	40a70633          	sub	a2,a4,a0
 800fbca:	8832                	mv	a6,a2
 800fbcc:	01073833          	sltu	a6,a4,a6
 800fbd0:	40b786b3          	sub	a3,a5,a1
 800fbd4:	410687b3          	sub	a5,a3,a6
 800fbd8:	86be                	mv	a3,a5
 800fbda:	8732                	mv	a4,a2
 800fbdc:	87b6                	mv	a5,a3
 800fbde:	f9c42683          	lw	a3,-100(s0)
 800fbe2:	0066c683          	lbu	a3,6(a3)
 800fbe6:	fe068613          	addi	a2,a3,-32
 800fbea:	00064663          	bltz	a2,800fbf6 <get_thmts_bb_rmark+0x196>
 800fbee:	00c71bb3          	sll	s7,a4,a2
 800fbf2:	4b01                	li	s6,0
 800fbf4:	a829                	j	800fc0e <get_thmts_bb_rmark+0x1ae>
 800fbf6:	00175593          	srli	a1,a4,0x1
 800fbfa:	467d                	li	a2,31
 800fbfc:	8e15                	sub	a2,a2,a3
 800fbfe:	00c5d633          	srl	a2,a1,a2
 800fc02:	00d79bb3          	sll	s7,a5,a3
 800fc06:	01766bb3          	or	s7,a2,s7
 800fc0a:	00d71b33          	sll	s6,a4,a3
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800fc0e:	416d0733          	sub	a4,s10,s6
 800fc12:	86ba                	mv	a3,a4
 800fc14:	00dd36b3          	sltu	a3,s10,a3
 800fc18:	417d87b3          	sub	a5,s11,s7
 800fc1c:	40d786b3          	sub	a3,a5,a3
 800fc20:	87b6                	mv	a5,a3
 800fc22:	863a                	mv	a2,a4
 800fc24:	86be                	mv	a3,a5
	                    ( ((int64_t)delta_sample_num) << p_phycfg->div_ratio_sel ) ) << 6 ) -
 800fc26:	fb344783          	lbu	a5,-77(s0)
 800fc2a:	07e2                	slli	a5,a5,0x18
 800fc2c:	87e1                	srai	a5,a5,0x18
 800fc2e:	f8f42823          	sw	a5,-112(s0)
 800fc32:	87fd                	srai	a5,a5,0x1f
 800fc34:	f8f42a23          	sw	a5,-108(s0)
 800fc38:	f9c42783          	lw	a5,-100(s0)
 800fc3c:	0067c783          	lbu	a5,6(a5)
 800fc40:	fe078713          	addi	a4,a5,-32
 800fc44:	00074863          	bltz	a4,800fc54 <get_thmts_bb_rmark+0x1f4>
 800fc48:	f9042783          	lw	a5,-112(s0)
 800fc4c:	00e79ab3          	sll	s5,a5,a4
 800fc50:	4a01                	li	s4,0
 800fc52:	a025                	j	800fc7a <get_thmts_bb_rmark+0x21a>
 800fc54:	f9042803          	lw	a6,-112(s0)
 800fc58:	f9442883          	lw	a7,-108(s0)
 800fc5c:	8742                	mv	a4,a6
 800fc5e:	00175593          	srli	a1,a4,0x1
 800fc62:	477d                	li	a4,31
 800fc64:	8f1d                	sub	a4,a4,a5
 800fc66:	00e5d733          	srl	a4,a1,a4
 800fc6a:	85c6                	mv	a1,a7
 800fc6c:	00f59ab3          	sll	s5,a1,a5
 800fc70:	01576ab3          	or	s5,a4,s5
 800fc74:	8742                	mv	a4,a6
 800fc76:	00f71a33          	sll	s4,a4,a5
	                    ( (8 - (last_index)) << p_phycfg->div_ratio_sel ) -
 800fc7a:	41460733          	sub	a4,a2,s4
 800fc7e:	85ba                	mv	a1,a4
 800fc80:	00b635b3          	sltu	a1,a2,a1
 800fc84:	415687b3          	sub	a5,a3,s5
 800fc88:	40b786b3          	sub	a3,a5,a1
 800fc8c:	87b6                	mv	a5,a3
	                    ( ((int64_t)delta_sample_num) << p_phycfg->div_ratio_sel ) ) << 6 ) -
 800fc8e:	01a75693          	srli	a3,a4,0x1a
 800fc92:	00679c93          	slli	s9,a5,0x6
 800fc96:	0196ecb3          	or	s9,a3,s9
 800fc9a:	00671c13          	slli	s8,a4,0x6
	                    ( (64 - mpf_index) << p_phycfg->div_ratio_sel );
 800fc9e:	04000713          	li	a4,64
 800fca2:	4781                	li	a5,0
 800fca4:	fa042503          	lw	a0,-96(s0)
 800fca8:	fa442583          	lw	a1,-92(s0)
 800fcac:	40a70633          	sub	a2,a4,a0
 800fcb0:	8832                	mv	a6,a2
 800fcb2:	01073833          	sltu	a6,a4,a6
 800fcb6:	40b786b3          	sub	a3,a5,a1
 800fcba:	410687b3          	sub	a5,a3,a6
 800fcbe:	86be                	mv	a3,a5
 800fcc0:	8732                	mv	a4,a2
 800fcc2:	87b6                	mv	a5,a3
 800fcc4:	f9c42683          	lw	a3,-100(s0)
 800fcc8:	0066c683          	lbu	a3,6(a3)
 800fccc:	fe068613          	addi	a2,a3,-32
 800fcd0:	00064663          	bltz	a2,800fcdc <get_thmts_bb_rmark+0x27c>
 800fcd4:	00c719b3          	sll	s3,a4,a2
 800fcd8:	4901                	li	s2,0
 800fcda:	a829                	j	800fcf4 <get_thmts_bb_rmark+0x294>
 800fcdc:	00175593          	srli	a1,a4,0x1
 800fce0:	467d                	li	a2,31
 800fce2:	8e15                	sub	a2,a2,a3
 800fce4:	00c5d633          	srl	a2,a1,a2
 800fce8:	00d799b3          	sll	s3,a5,a3
 800fcec:	013669b3          	or	s3,a2,s3
 800fcf0:	00d71933          	sll	s2,a4,a3
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800fcf4:	412c0733          	sub	a4,s8,s2
 800fcf8:	86ba                	mv	a3,a4
 800fcfa:	00dc36b3          	sltu	a3,s8,a3
 800fcfe:	413c87b3          	sub	a5,s9,s3
 800fd02:	40d786b3          	sub	a3,a5,a3
 800fd06:	87b6                	mv	a5,a3
 800fd08:	fce42023          	sw	a4,-64(s0)
 800fd0c:	fcf42223          	sw	a5,-60(s0)
	curr_rx_stamp = curr_rx_stamp - ( lde_result << p_phycfg->div_ratio_sel );
 800fd10:	f9c42783          	lw	a5,-100(s0)
 800fd14:	0067c783          	lbu	a5,6(a5)
 800fd18:	873e                	mv	a4,a5
 800fd1a:	fcc42783          	lw	a5,-52(s0)
 800fd1e:	00e797b3          	sll	a5,a5,a4
 800fd22:	f6f42c23          	sw	a5,-136(s0)
 800fd26:	f6042e23          	sw	zero,-132(s0)
 800fd2a:	fc042603          	lw	a2,-64(s0)
 800fd2e:	fc442683          	lw	a3,-60(s0)
 800fd32:	f7842803          	lw	a6,-136(s0)
 800fd36:	f7c42883          	lw	a7,-132(s0)
 800fd3a:	85c2                	mv	a1,a6
 800fd3c:	40b60733          	sub	a4,a2,a1
 800fd40:	85ba                	mv	a1,a4
 800fd42:	00b635b3          	sltu	a1,a2,a1
 800fd46:	8546                	mv	a0,a7
 800fd48:	40a687b3          	sub	a5,a3,a0
 800fd4c:	40b786b3          	sub	a3,a5,a1
 800fd50:	87b6                	mv	a5,a3
 800fd52:	fce42023          	sw	a4,-64(s0)
 800fd56:	fcf42223          	sw	a5,-60(s0)
	if( curr_rx_stamp < 0 ) curr_rx_stamp += FULL_STAMP_MAX;
 800fd5a:	fc442783          	lw	a5,-60(s0)
 800fd5e:	0207d763          	bgez	a5,800fd8c <get_thmts_bb_rmark+0x32c>
 800fd62:	fc042603          	lw	a2,-64(s0)
 800fd66:	fc442683          	lw	a3,-60(s0)
 800fd6a:	4501                	li	a0,0
 800fd6c:	20000593          	li	a1,512
 800fd70:	00a60733          	add	a4,a2,a0
 800fd74:	883a                	mv	a6,a4
 800fd76:	00c83833          	sltu	a6,a6,a2
 800fd7a:	00b687b3          	add	a5,a3,a1
 800fd7e:	00f806b3          	add	a3,a6,a5
 800fd82:	87b6                	mv	a5,a3
 800fd84:	fce42023          	sw	a4,-64(s0)
 800fd88:	fcf42223          	sw	a5,-60(s0)

	*p = curr_rx_stamp;
 800fd8c:	f9842683          	lw	a3,-104(s0)
 800fd90:	fc042703          	lw	a4,-64(s0)
 800fd94:	fc442783          	lw	a5,-60(s0)
 800fd98:	c298                	sw	a4,0(a3)
 800fd9a:	c2dc                	sw	a5,4(a3)

	return;
 800fd9c:	0001                	nop

}
 800fd9e:	40ba                	lw	ra,140(sp)
 800fda0:	442a                	lw	s0,136(sp)
 800fda2:	491a                	lw	s2,132(sp)
 800fda4:	498a                	lw	s3,128(sp)
 800fda6:	5a76                	lw	s4,124(sp)
 800fda8:	5ae6                	lw	s5,120(sp)
 800fdaa:	5b56                	lw	s6,116(sp)
 800fdac:	5bc6                	lw	s7,112(sp)
 800fdae:	5c36                	lw	s8,108(sp)
 800fdb0:	5ca6                	lw	s9,104(sp)
 800fdb2:	5d16                	lw	s10,100(sp)
 800fdb4:	5d86                	lw	s11,96(sp)
 800fdb6:	6149                	addi	sp,sp,144
 800fdb8:	8082                	ret

0800fdba <thmts_get_rx_content>:


//
// rx_complete
void thmts_get_rx_content(uint32_t cmd)
{
 800fdba:	7179                	addi	sp,sp,-48
 800fdbc:	d606                	sw	ra,44(sp)
 800fdbe:	d422                	sw	s0,40(sp)
 800fdc0:	1800                	addi	s0,sp,48
 800fdc2:	fca42e23          	sw	a0,-36(s0)

	uint32_t rx_status = get_thmts_bb_rxstatus();
 800fdc6:	b99ff0ef          	jal	ra,800f95e <get_thmts_bb_rxstatus>
 800fdca:	fea42623          	sw	a0,-20(s0)
	thmts_rx_content.rx_status = rx_status;
 800fdce:	081277b7          	lui	a5,0x8127
 800fdd2:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800fdd6:	fec42703          	lw	a4,-20(s0)
 800fdda:	c398                	sw	a4,0(a5)


	get_thmts_bb_rxinfo(thmts_rx_content.rx_info);
 800fddc:	081277b7          	lui	a5,0x8127
 800fde0:	6b478513          	addi	a0,a5,1716 # 81276b4 <thmts_rx_content+0x8>
 800fde4:	b9bff0ef          	jal	ra,800f97e <get_thmts_bb_rxinfo>

	uint32_t rx_length = 0;
 800fde8:	fe042423          	sw	zero,-24(s0)
	thmts_rx_content.CRC_OK = 0;
 800fdec:	081277b7          	lui	a5,0x8127
 800fdf0:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800fdf4:	0407a023          	sw	zero,64(a5)


    if((rx_status & 0xff) == 4)
 800fdf8:	fec42783          	lw	a5,-20(s0)
 800fdfc:	0ff7f713          	zext.b	a4,a5
 800fe00:	4791                	li	a5,4
 800fe02:	16f71063          	bne	a4,a5,800ff62 <thmts_get_rx_content+0x1a8>
    {
		rx_length = get_thmts_bb_rxlength(&thmts_phycfg);
 800fe06:	081137b7          	lui	a5,0x8113
 800fe0a:	d6478513          	addi	a0,a5,-668 # 8112d64 <thmts_phycfg>
 800fe0e:	b97ff0ef          	jal	ra,800f9a4 <get_thmts_bb_rxlength>
 800fe12:	fea42423          	sw	a0,-24(s0)


		if (rx_length == tx_flen)   // 
 800fe16:	8241a783          	lw	a5,-2012(gp) # 8117814 <tx_flen>
 800fe1a:	fe842703          	lw	a4,-24(s0)
 800fe1e:	14f71263          	bne	a4,a5,800ff62 <thmts_get_rx_content+0x1a8>
		{
			if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS )
 800fe22:	081137b7          	lui	a5,0x8113
 800fe26:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 800fe2a:	0027c783          	lbu	a5,2(a5)
 800fe2e:	12079a63          	bnez	a5,800ff62 <thmts_get_rx_content+0x1a8>
			{
			// For DS, phr is of 38bit length, there are 40bit's gap from the start of rx data.
				if( thmts_phycfg.bit_rate != THMTS_BITRATE_850K && thmts_phycfg.bit_rate != THMTS_BITRATE_6M8 )
 800fe32:	081137b7          	lui	a5,0x8113
 800fe36:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 800fe3a:	0037c703          	lbu	a4,3(a5)
 800fe3e:	47a9                	li	a5,10
 800fe40:	12f70163          	beq	a4,a5,800ff62 <thmts_get_rx_content+0x1a8>
 800fe44:	081137b7          	lui	a5,0x8113
 800fe48:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 800fe4c:	0037c703          	lbu	a4,3(a5)
 800fe50:	47ad                	li	a5,11
 800fe52:	10f70863          	beq	a4,a5,800ff62 <thmts_get_rx_content+0x1a8>
				{
					thmts_rx_content.rx_length = rx_length;
 800fe56:	fe842783          	lw	a5,-24(s0)
 800fe5a:	0807c733          	zext.h	a4,a5
 800fe5e:	081277b7          	lui	a5,0x8127
 800fe62:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800fe66:	04e79423          	sh	a4,72(a5)
					read_thmts_bb_rxbuff(&thmts_rx_frame ,0, rx_length);
 800fe6a:	fe842603          	lw	a2,-24(s0)
 800fe6e:	4581                	li	a1,0
 800fe70:	081277b7          	lui	a5,0x8127
 800fe74:	48878513          	addi	a0,a5,1160 # 8127488 <thmts_rx_frame>
 800fe78:	813ff0ef          	jal	ra,800f68a <read_thmts_bb_rxbuff>

					memcpy(&(thmts_rx_content.rx_frame_data) , &thmts_rx_frame , sizeof(thmts_rx_frame));
 800fe7c:	081277b7          	lui	a5,0x8127
 800fe80:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800fe84:	08127737          	lui	a4,0x8127
 800fe88:	48870713          	addi	a4,a4,1160 # 8127488 <thmts_rx_frame>
 800fe8c:	05078793          	addi	a5,a5,80
 800fe90:	86ba                	mv	a3,a4
 800fe92:	22200713          	li	a4,546
 800fe96:	863a                	mv	a2,a4
 800fe98:	85b6                	mv	a1,a3
 800fe9a:	853e                	mv	a0,a5
 800fe9c:	2d4060ef          	jal	ra,8016170 <memcpy>
//					uint32_t CRC_RX = 0;
//					memcpy(&CRC_RX , (uint32_t *)(0x10132000 + 5 + sizeof(thmts_ranging_frame_t) - 4) , 2);
//
//
//					if(crc_hi == (CRC_RX&0xFF) && crc_lo == ((CRC_RX>>8)&0xFF))
	    			uint32_t CRC_BB = read_thmts_bb_reg(0x02fd0024);
 800fea0:	02fd07b7          	lui	a5,0x2fd0
 800fea4:	02478513          	addi	a0,a5,36 # 2fd0024 <__HEAP_SIZE+0x2fcf824>
 800fea8:	ff1fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800feac:	fea42223          	sw	a0,-28(s0)
	    			uint16_t CRC_BB_HIGH16 = (uint16_t)(CRC_BB >> 16);
 800feb0:	fe442783          	lw	a5,-28(s0)
 800feb4:	83c1                	srli	a5,a5,0x10
 800feb6:	fef41123          	sh	a5,-30(s0)
	    			uint16_t CRC_BB_LOW16  = (uint16_t)(CRC_BB & 0xFFFF);
 800feba:	fe442783          	lw	a5,-28(s0)
 800febe:	fef41023          	sh	a5,-32(s0)

	    			if(CRC_BB_HIGH16 == CRC_BB_LOW16)
 800fec2:	fe245703          	lhu	a4,-30(s0)
 800fec6:	fe045783          	lhu	a5,-32(s0)
 800feca:	08f71c63          	bne	a4,a5,800ff62 <thmts_get_rx_content+0x1a8>
					{
						thmts_rx_content.CRC_OK = 1;
 800fece:	081277b7          	lui	a5,0x8127
 800fed2:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800fed6:	4705                	li	a4,1
 800fed8:	c3b8                	sw	a4,64(a5)
			    		get_thmts_bb_rmark(&thmts_phycfg ,  &node.ts_curr_rmark );
 800feda:	081287b7          	lui	a5,0x8128
 800fede:	e0078593          	addi	a1,a5,-512 # 8127e00 <node+0x430>
 800fee2:	081137b7          	lui	a5,0x8113
 800fee6:	d6478513          	addi	a0,a5,-668 # 8112d64 <thmts_phycfg>
 800feea:	b77ff0ef          	jal	ra,800fa60 <get_thmts_bb_rmark>
						thmts_rx_content.rmark = node.ts_curr_rmark;
 800feee:	081287b7          	lui	a5,0x8128
 800fef2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 800fef6:	4307a703          	lw	a4,1072(a5)
 800fefa:	4347a783          	lw	a5,1076(a5)
 800fefe:	081276b7          	lui	a3,0x8127
 800ff02:	6ac68693          	addi	a3,a3,1708 # 81276ac <thmts_rx_content>
 800ff06:	da98                	sw	a4,48(a3)
 800ff08:	dadc                	sw	a5,52(a3)




						// 
						firstPeakIdx = (uint16_t)((read_thmts_bb_reg(0x02FD001C) & 0xFFFFFFC0) >> 6);
 800ff0a:	02fd07b7          	lui	a5,0x2fd0
 800ff0e:	01c78513          	addi	a0,a5,28 # 2fd001c <__HEAP_SIZE+0x2fcf81c>
 800ff12:	f87fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800ff16:	87aa                	mv	a5,a0
 800ff18:	8399                	srli	a5,a5,0x6
 800ff1a:	0807c733          	zext.h	a4,a5
 800ff1e:	081197b7          	lui	a5,0x8119
 800ff22:	06e79823          	sh	a4,112(a5) # 8119070 <firstPeakIdx>
			    		// CRCCIR
			    		read_thmts_bb_cir(0, (uint32_t*)channel0_CIR, 0, 1022);
 800ff26:	3fe00693          	li	a3,1022
 800ff2a:	4601                	li	a2,0
 800ff2c:	081247b7          	lui	a5,0x8124
 800ff30:	27078593          	addi	a1,a5,624 # 8124270 <channel0_CIR>
 800ff34:	4501                	li	a0,0
 800ff36:	adfff0ef          	jal	ra,800fa14 <read_thmts_bb_cir>
			    		read_thmts_bb_cir(1, (uint32_t*)channel1_CIR, 0, 1022);
 800ff3a:	3fe00693          	li	a3,1022
 800ff3e:	4601                	li	a2,0
 800ff40:	081257b7          	lui	a5,0x8125
 800ff44:	26878593          	addi	a1,a5,616 # 8125268 <channel1_CIR>
 800ff48:	4505                	li	a0,1
 800ff4a:	acbff0ef          	jal	ra,800fa14 <read_thmts_bb_cir>
			    		read_thmts_bb_cir(2, (uint32_t*)channel2_CIR, 0, 1022);
 800ff4e:	3fe00693          	li	a3,1022
 800ff52:	4601                	li	a2,0
 800ff54:	081267b7          	lui	a5,0x8126
 800ff58:	26078593          	addi	a1,a5,608 # 8126260 <channel2_CIR>
 800ff5c:	4509                	li	a0,2
 800ff5e:	ab7ff0ef          	jal	ra,800fa14 <read_thmts_bb_cir>
				}
			}
		}
    }

	thmts_rx_content.BBCTRL = read_thmts_bb_reg(CHIP_THURDZ_BBEX_CTRL_ADDR);
 800ff62:	00fe0537          	lui	a0,0xfe0
 800ff66:	f33fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800ff6a:	872a                	mv	a4,a0
 800ff6c:	081277b7          	lui	a5,0x8127
 800ff70:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800ff74:	df98                	sw	a4,56(a5)
	thmts_rx_content.PHR_info = read_thmts_bb_reg(0x02fd000C);
 800ff76:	02fd07b7          	lui	a5,0x2fd0
 800ff7a:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800ff7e:	f1bfe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 800ff82:	872a                	mv	a4,a0
 800ff84:	081277b7          	lui	a5,0x8127
 800ff88:	6ac78793          	addi	a5,a5,1708 # 81276ac <thmts_rx_content>
 800ff8c:	dfd8                	sw	a4,60(a5)
}
 800ff8e:	0001                	nop
 800ff90:	50b2                	lw	ra,44(sp)
 800ff92:	5422                	lw	s0,40(sp)
 800ff94:	6145                	addi	sp,sp,48
 800ff96:	8082                	ret

0800ff98 <config_thmts_bb_rx_sw_lna_on>:



//RF
void config_thmts_bb_rx_sw_lna_on(uint8_t rf_chan_num)
{
 800ff98:	1101                	addi	sp,sp,-32
 800ff9a:	ce06                	sw	ra,28(sp)
 800ff9c:	cc22                	sw	s0,24(sp)
 800ff9e:	1000                	addi	s0,sp,32
 800ffa0:	87aa                	mv	a5,a0
 800ffa2:	fef407a3          	sb	a5,-17(s0)
	switch(rf_chan_num)
 800ffa6:	fef44783          	lbu	a5,-17(s0)
 800ffaa:	4711                	li	a4,4
 800ffac:	04e78b63          	beq	a5,a4,8010002 <config_thmts_bb_rx_sw_lna_on+0x6a>
 800ffb0:	4711                	li	a4,4
 800ffb2:	06f74763          	blt	a4,a5,8010020 <config_thmts_bb_rx_sw_lna_on+0x88>
 800ffb6:	4705                	li	a4,1
 800ffb8:	00e78663          	beq	a5,a4,800ffc4 <config_thmts_bb_rx_sw_lna_on+0x2c>
 800ffbc:	470d                	li	a4,3
 800ffbe:	02e78363          	beq	a5,a4,800ffe4 <config_thmts_bb_rx_sw_lna_on+0x4c>
 800ffc2:	a8b9                	j	8010020 <config_thmts_bb_rx_sw_lna_on+0x88>
	{
	case 1:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 0);
 800ffc4:	4681                	li	a3,0
 800ffc6:	4605                	li	a2,1
 800ffc8:	459d                	li	a1,7
 800ffca:	00fe0537          	lui	a0,0xfe0
 800ffce:	ee9fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xC5);
 800ffd2:	0c500693          	li	a3,197
 800ffd6:	4621                	li	a2,8
 800ffd8:	45c1                	li	a1,16
 800ffda:	00fe0537          	lui	a0,0xfe0
 800ffde:	ed9fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 800ffe2:	a8b9                	j	8010040 <config_thmts_bb_rx_sw_lna_on+0xa8>
	case 3:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 3, 0);
 800ffe4:	4681                	li	a3,0
 800ffe6:	460d                	li	a2,3
 800ffe8:	459d                	li	a1,7
 800ffea:	00fe0537          	lui	a0,0xfe0
 800ffee:	ec9fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0x05);
 800fff2:	4695                	li	a3,5
 800fff4:	4621                	li	a2,8
 800fff6:	45c1                	li	a1,16
 800fff8:	00fe0537          	lui	a0,0xfe0
 800fffc:	ebbfe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 8010000:	a081                	j	8010040 <config_thmts_bb_rx_sw_lna_on+0xa8>
	case 4:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 4, 0);
 8010002:	4681                	li	a3,0
 8010004:	4611                	li	a2,4
 8010006:	459d                	li	a1,7
 8010008:	00fe0537          	lui	a0,0xfe0
 801000c:	eabfe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0x01);
 8010010:	4685                	li	a3,1
 8010012:	4621                	li	a2,8
 8010014:	45c1                	li	a1,16
 8010016:	00fe0537          	lui	a0,0xfe0
 801001a:	e9dfe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 801001e:	a00d                	j	8010040 <config_thmts_bb_rx_sw_lna_on+0xa8>
	default:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 0);
 8010020:	4681                	li	a3,0
 8010022:	4605                	li	a2,1
 8010024:	459d                	li	a1,7
 8010026:	00fe0537          	lui	a0,0xfe0
 801002a:	e8dfe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xC5);
 801002e:	0c500693          	li	a3,197
 8010032:	4621                	li	a2,8
 8010034:	45c1                	li	a1,16
 8010036:	00fe0537          	lui	a0,0xfe0
 801003a:	e7dfe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 801003e:	0001                	nop
	}
	return;
 8010040:	0001                	nop
}
 8010042:	40f2                	lw	ra,28(sp)
 8010044:	4462                	lw	s0,24(sp)
 8010046:	6105                	addi	sp,sp,32
 8010048:	8082                	ret

0801004a <config_thmts_bb_rx_sw_lna_off>:



// RF
void config_thmts_bb_rx_sw_lna_off(uint8_t rf_chan_num)
{
 801004a:	1101                	addi	sp,sp,-32
 801004c:	ce06                	sw	ra,28(sp)
 801004e:	cc22                	sw	s0,24(sp)
 8010050:	1000                	addi	s0,sp,32
 8010052:	87aa                	mv	a5,a0
 8010054:	fef407a3          	sb	a5,-17(s0)
	switch(rf_chan_num)
 8010058:	fef44783          	lbu	a5,-17(s0)
 801005c:	4711                	li	a4,4
 801005e:	04e78c63          	beq	a5,a4,80100b6 <config_thmts_bb_rx_sw_lna_off+0x6c>
 8010062:	4711                	li	a4,4
 8010064:	06f74963          	blt	a4,a5,80100d6 <config_thmts_bb_rx_sw_lna_off+0x8c>
 8010068:	4705                	li	a4,1
 801006a:	00e78663          	beq	a5,a4,8010076 <config_thmts_bb_rx_sw_lna_off+0x2c>
 801006e:	470d                	li	a4,3
 8010070:	02e78363          	beq	a5,a4,8010096 <config_thmts_bb_rx_sw_lna_off+0x4c>
 8010074:	a08d                	j	80100d6 <config_thmts_bb_rx_sw_lna_off+0x8c>
	{
	case 1:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 1);
 8010076:	4685                	li	a3,1
 8010078:	4605                	li	a2,1
 801007a:	459d                	li	a1,7
 801007c:	00fe0537          	lui	a0,0xfe0
 8010080:	e37fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 8010084:	0e500693          	li	a3,229
 8010088:	4621                	li	a2,8
 801008a:	45c1                	li	a1,16
 801008c:	00fe0537          	lui	a0,0xfe0
 8010090:	e27fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 8010094:	a08d                	j	80100f6 <config_thmts_bb_rx_sw_lna_off+0xac>
	case 3:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 3, 7);
 8010096:	469d                	li	a3,7
 8010098:	460d                	li	a2,3
 801009a:	459d                	li	a1,7
 801009c:	00fe0537          	lui	a0,0xfe0
 80100a0:	e17fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 80100a4:	0e500693          	li	a3,229
 80100a8:	4621                	li	a2,8
 80100aa:	45c1                	li	a1,16
 80100ac:	00fe0537          	lui	a0,0xfe0
 80100b0:	e07fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 80100b4:	a089                	j	80100f6 <config_thmts_bb_rx_sw_lna_off+0xac>
	case 4:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 4, 15);
 80100b6:	46bd                	li	a3,15
 80100b8:	4611                	li	a2,4
 80100ba:	459d                	li	a1,7
 80100bc:	00fe0537          	lui	a0,0xfe0
 80100c0:	df7fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 80100c4:	0e500693          	li	a3,229
 80100c8:	4621                	li	a2,8
 80100ca:	45c1                	li	a1,16
 80100cc:	00fe0537          	lui	a0,0xfe0
 80100d0:	de7fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 80100d4:	a00d                	j	80100f6 <config_thmts_bb_rx_sw_lna_off+0xac>
	default:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 1);
 80100d6:	4685                	li	a3,1
 80100d8:	4605                	li	a2,1
 80100da:	459d                	li	a1,7
 80100dc:	00fe0537          	lui	a0,0xfe0
 80100e0:	dd7fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 80100e4:	0e500693          	li	a3,229
 80100e8:	4621                	li	a2,8
 80100ea:	45c1                	li	a1,16
 80100ec:	00fe0537          	lui	a0,0xfe0
 80100f0:	dc7fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		break;
 80100f4:	0001                	nop
	}
	return;
 80100f6:	0001                	nop
}
 80100f8:	40f2                	lw	ra,28(sp)
 80100fa:	4462                	lw	s0,24(sp)
 80100fc:	6105                	addi	sp,sp,32
 80100fe:	8082                	ret

08010100 <download_thmts_bb_ucore_fw>:




 uint32_t download_thmts_bb_ucore_fw()
 {
 8010100:	7179                	addi	sp,sp,-48
 8010102:	d606                	sw	ra,44(sp)
 8010104:	d422                	sw	s0,40(sp)
 8010106:	1800                	addi	s0,sp,48
 	uint32_t val;
 	uint32_t len;
 	uint8_t code_load_success;
 	uint32_t ctrl_val;

 	ctrl_val = read_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR);
 8010108:	02000537          	lui	a0,0x2000
 801010c:	d8dfe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 8010110:	fca42c23          	sw	a0,-40(s0)

 	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00000707);
 8010114:	70700593          	li	a1,1799
 8010118:	02000537          	lui	a0,0x2000
 801011c:	d0bfe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>

 	code_load_success = 1;
 8010120:	4785                	li	a5,1
 8010122:	fef407a3          	sb	a5,-17(s0)
 	len = sizeof(code_tx_local) / 2 / 4;
 8010126:	6785                	lui	a5,0x1
 8010128:	c7c78793          	addi	a5,a5,-900 # c7c <__HEAP_SIZE+0x47c>
 801012c:	fcf42a23          	sw	a5,-44(s0)
 	for( uint32_t tx_mem_i = 0; tx_mem_i < len; tx_mem_i++ )
 8010130:	fe042423          	sw	zero,-24(s0)
 8010134:	a0d5                	j	8010218 <download_thmts_bb_ucore_fw+0x118>
 	{
 		write_thmts_bb_reg( code_tx_local[ tx_mem_i ][ 0 ], code_tx_local[ tx_mem_i ][ 1 ] );
 8010136:	081007b7          	lui	a5,0x8100
 801013a:	03478713          	addi	a4,a5,52 # 8100034 <code_tx_local>
 801013e:	fe842783          	lw	a5,-24(s0)
 8010142:	078e                	slli	a5,a5,0x3
 8010144:	97ba                	add	a5,a5,a4
 8010146:	4394                	lw	a3,0(a5)
 8010148:	081007b7          	lui	a5,0x8100
 801014c:	03478713          	addi	a4,a5,52 # 8100034 <code_tx_local>
 8010150:	fe842783          	lw	a5,-24(s0)
 8010154:	078e                	slli	a5,a5,0x3
 8010156:	97ba                	add	a5,a5,a4
 8010158:	43dc                	lw	a5,4(a5)
 801015a:	85be                	mv	a1,a5
 801015c:	8536                	mv	a0,a3
 801015e:	cc9fe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 		val = read_thmts_bb_reg( code_tx_local[ tx_mem_i ][ 0 ] );
 8010162:	081007b7          	lui	a5,0x8100
 8010166:	03478713          	addi	a4,a5,52 # 8100034 <code_tx_local>
 801016a:	fe842783          	lw	a5,-24(s0)
 801016e:	078e                	slli	a5,a5,0x3
 8010170:	97ba                	add	a5,a5,a4
 8010172:	439c                	lw	a5,0(a5)
 8010174:	853e                	mv	a0,a5
 8010176:	d23fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 801017a:	fca42823          	sw	a0,-48(s0)
 		if( val != code_tx_local[ tx_mem_i ][ 1 ] )
 801017e:	081007b7          	lui	a5,0x8100
 8010182:	03478713          	addi	a4,a5,52 # 8100034 <code_tx_local>
 8010186:	fe842783          	lw	a5,-24(s0)
 801018a:	078e                	slli	a5,a5,0x3
 801018c:	97ba                	add	a5,a5,a4
 801018e:	43dc                	lw	a5,4(a5)
 8010190:	fd042703          	lw	a4,-48(s0)
 8010194:	00f70563          	beq	a4,a5,801019e <download_thmts_bb_ucore_fw+0x9e>
 		{
 			code_load_success = 0;
 8010198:	fe0407a3          	sb	zero,-17(s0)
 			break;
 801019c:	a061                	j	8010224 <download_thmts_bb_ucore_fw+0x124>
 		}

 		if( tx_mem_i != len - 1 )
 801019e:	fd442783          	lw	a5,-44(s0)
 80101a2:	17fd                	addi	a5,a5,-1
 80101a4:	fe842703          	lw	a4,-24(s0)
 80101a8:	06f70363          	beq	a4,a5,801020e <download_thmts_bb_ucore_fw+0x10e>
 		{
 			for( uint32_t tx_mem_addr = code_tx_local[ tx_mem_i ][ 0 ] + 4; tx_mem_addr < code_tx_local[ tx_mem_i + 1 ][ 0 ]; tx_mem_addr += 4 )    \
 80101ac:	081007b7          	lui	a5,0x8100
 80101b0:	03478713          	addi	a4,a5,52 # 8100034 <code_tx_local>
 80101b4:	fe842783          	lw	a5,-24(s0)
 80101b8:	078e                	slli	a5,a5,0x3
 80101ba:	97ba                	add	a5,a5,a4
 80101bc:	439c                	lw	a5,0(a5)
 80101be:	0791                	addi	a5,a5,4
 80101c0:	fef42223          	sw	a5,-28(s0)
 80101c4:	a03d                	j	80101f2 <download_thmts_bb_ucore_fw+0xf2>
 			{
 				write_thmts_bb_reg( tx_mem_addr, 0 );
 80101c6:	4581                	li	a1,0
 80101c8:	fe442503          	lw	a0,-28(s0)
 80101cc:	c5bfe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 				val = read_thmts_bb_reg( tx_mem_addr );
 80101d0:	fe442503          	lw	a0,-28(s0)
 80101d4:	cc5fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 80101d8:	fca42823          	sw	a0,-48(s0)
 				if( val != 0 )
 80101dc:	fd042783          	lw	a5,-48(s0)
 80101e0:	c781                	beqz	a5,80101e8 <download_thmts_bb_ucore_fw+0xe8>
 				{
 					code_load_success = 0;
 80101e2:	fe0407a3          	sb	zero,-17(s0)
 					break;
 80101e6:	a025                	j	801020e <download_thmts_bb_ucore_fw+0x10e>
 			for( uint32_t tx_mem_addr = code_tx_local[ tx_mem_i ][ 0 ] + 4; tx_mem_addr < code_tx_local[ tx_mem_i + 1 ][ 0 ]; tx_mem_addr += 4 )    \
 80101e8:	fe442783          	lw	a5,-28(s0)
 80101ec:	0791                	addi	a5,a5,4
 80101ee:	fef42223          	sw	a5,-28(s0)
 80101f2:	fe842783          	lw	a5,-24(s0)
 80101f6:	0785                	addi	a5,a5,1
 80101f8:	08100737          	lui	a4,0x8100
 80101fc:	03470713          	addi	a4,a4,52 # 8100034 <code_tx_local>
 8010200:	078e                	slli	a5,a5,0x3
 8010202:	97ba                	add	a5,a5,a4
 8010204:	439c                	lw	a5,0(a5)
 8010206:	fe442703          	lw	a4,-28(s0)
 801020a:	faf76ee3          	bltu	a4,a5,80101c6 <download_thmts_bb_ucore_fw+0xc6>
 	for( uint32_t tx_mem_i = 0; tx_mem_i < len; tx_mem_i++ )
 801020e:	fe842783          	lw	a5,-24(s0)
 8010212:	0785                	addi	a5,a5,1
 8010214:	fef42423          	sw	a5,-24(s0)
 8010218:	fe842703          	lw	a4,-24(s0)
 801021c:	fd442783          	lw	a5,-44(s0)
 8010220:	f0f76be3          	bltu	a4,a5,8010136 <download_thmts_bb_ucore_fw+0x36>
 				}
 			}
 		}
 	}

 	if( !code_load_success )
 8010224:	fef44783          	lbu	a5,-17(s0)
 8010228:	eb89                	bnez	a5,801023a <download_thmts_bb_ucore_fw+0x13a>
 	{
 		write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 801022a:	fd842583          	lw	a1,-40(s0)
 801022e:	02000537          	lui	a0,0x2000
 8010232:	bf5fe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 		return 0;
 8010236:	4781                	li	a5,0
 8010238:	a22d                	j	8010362 <download_thmts_bb_ucore_fw+0x262>
 	}


 	code_load_success = 1;
 801023a:	4785                	li	a5,1
 801023c:	fef407a3          	sb	a5,-17(s0)
 	len = sizeof( code_rx_local ) / 2 / 4;
 8010240:	6789                	lui	a5,0x2
 8010242:	92878793          	addi	a5,a5,-1752 # 1928 <__HEAP_SIZE+0x1128>
 8010246:	fcf42a23          	sw	a5,-44(s0)
 	for( uint32_t rx_mem_i = 0; rx_mem_i < len; rx_mem_i++ )
 801024a:	fe042023          	sw	zero,-32(s0)
 801024e:	a0d5                	j	8010332 <download_thmts_bb_ucore_fw+0x232>
 	{
 		write_thmts_bb_reg( code_rx_local[ rx_mem_i ][ 0 ], code_rx_local[ rx_mem_i ][ 1 ] );
 8010250:	081067b7          	lui	a5,0x8106
 8010254:	41478713          	addi	a4,a5,1044 # 8106414 <code_rx_local>
 8010258:	fe042783          	lw	a5,-32(s0)
 801025c:	078e                	slli	a5,a5,0x3
 801025e:	97ba                	add	a5,a5,a4
 8010260:	4394                	lw	a3,0(a5)
 8010262:	081067b7          	lui	a5,0x8106
 8010266:	41478713          	addi	a4,a5,1044 # 8106414 <code_rx_local>
 801026a:	fe042783          	lw	a5,-32(s0)
 801026e:	078e                	slli	a5,a5,0x3
 8010270:	97ba                	add	a5,a5,a4
 8010272:	43dc                	lw	a5,4(a5)
 8010274:	85be                	mv	a1,a5
 8010276:	8536                	mv	a0,a3
 8010278:	baffe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 		val = read_thmts_bb_reg( code_rx_local[ rx_mem_i ][ 0 ] );
 801027c:	081067b7          	lui	a5,0x8106
 8010280:	41478713          	addi	a4,a5,1044 # 8106414 <code_rx_local>
 8010284:	fe042783          	lw	a5,-32(s0)
 8010288:	078e                	slli	a5,a5,0x3
 801028a:	97ba                	add	a5,a5,a4
 801028c:	439c                	lw	a5,0(a5)
 801028e:	853e                	mv	a0,a5
 8010290:	c09fe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 8010294:	fca42823          	sw	a0,-48(s0)
 		if( val != code_rx_local[ rx_mem_i ][ 1 ] )
 8010298:	081067b7          	lui	a5,0x8106
 801029c:	41478713          	addi	a4,a5,1044 # 8106414 <code_rx_local>
 80102a0:	fe042783          	lw	a5,-32(s0)
 80102a4:	078e                	slli	a5,a5,0x3
 80102a6:	97ba                	add	a5,a5,a4
 80102a8:	43dc                	lw	a5,4(a5)
 80102aa:	fd042703          	lw	a4,-48(s0)
 80102ae:	00f70563          	beq	a4,a5,80102b8 <download_thmts_bb_ucore_fw+0x1b8>
 		{
 			code_load_success = 0;
 80102b2:	fe0407a3          	sb	zero,-17(s0)
 			break;
 80102b6:	a061                	j	801033e <download_thmts_bb_ucore_fw+0x23e>
 		}

 		if( rx_mem_i != len - 1 )
 80102b8:	fd442783          	lw	a5,-44(s0)
 80102bc:	17fd                	addi	a5,a5,-1
 80102be:	fe042703          	lw	a4,-32(s0)
 80102c2:	06f70363          	beq	a4,a5,8010328 <download_thmts_bb_ucore_fw+0x228>
 		{
 			for( uint32_t rx_mem_addr = code_rx_local[ rx_mem_i ][ 0 ] + 4; rx_mem_addr < code_rx_local[ rx_mem_i + 1 ][ 0 ]; rx_mem_addr += 4 )
 80102c6:	081067b7          	lui	a5,0x8106
 80102ca:	41478713          	addi	a4,a5,1044 # 8106414 <code_rx_local>
 80102ce:	fe042783          	lw	a5,-32(s0)
 80102d2:	078e                	slli	a5,a5,0x3
 80102d4:	97ba                	add	a5,a5,a4
 80102d6:	439c                	lw	a5,0(a5)
 80102d8:	0791                	addi	a5,a5,4
 80102da:	fcf42e23          	sw	a5,-36(s0)
 80102de:	a03d                	j	801030c <download_thmts_bb_ucore_fw+0x20c>
 			{
 				write_thmts_bb_reg( rx_mem_addr, 0 );
 80102e0:	4581                	li	a1,0
 80102e2:	fdc42503          	lw	a0,-36(s0)
 80102e6:	b41fe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 				val = read_thmts_bb_reg( rx_mem_addr );
 80102ea:	fdc42503          	lw	a0,-36(s0)
 80102ee:	babfe0ef          	jal	ra,800ee98 <read_thmts_bb_reg>
 80102f2:	fca42823          	sw	a0,-48(s0)
 				if( val != 0 )
 80102f6:	fd042783          	lw	a5,-48(s0)
 80102fa:	c781                	beqz	a5,8010302 <download_thmts_bb_ucore_fw+0x202>
 				{
 					code_load_success = 0;
 80102fc:	fe0407a3          	sb	zero,-17(s0)
 					break;
 8010300:	a025                	j	8010328 <download_thmts_bb_ucore_fw+0x228>
 			for( uint32_t rx_mem_addr = code_rx_local[ rx_mem_i ][ 0 ] + 4; rx_mem_addr < code_rx_local[ rx_mem_i + 1 ][ 0 ]; rx_mem_addr += 4 )
 8010302:	fdc42783          	lw	a5,-36(s0)
 8010306:	0791                	addi	a5,a5,4
 8010308:	fcf42e23          	sw	a5,-36(s0)
 801030c:	fe042783          	lw	a5,-32(s0)
 8010310:	0785                	addi	a5,a5,1
 8010312:	08106737          	lui	a4,0x8106
 8010316:	41470713          	addi	a4,a4,1044 # 8106414 <code_rx_local>
 801031a:	078e                	slli	a5,a5,0x3
 801031c:	97ba                	add	a5,a5,a4
 801031e:	439c                	lw	a5,0(a5)
 8010320:	fdc42703          	lw	a4,-36(s0)
 8010324:	faf76ee3          	bltu	a4,a5,80102e0 <download_thmts_bb_ucore_fw+0x1e0>
 	for( uint32_t rx_mem_i = 0; rx_mem_i < len; rx_mem_i++ )
 8010328:	fe042783          	lw	a5,-32(s0)
 801032c:	0785                	addi	a5,a5,1
 801032e:	fef42023          	sw	a5,-32(s0)
 8010332:	fe042703          	lw	a4,-32(s0)
 8010336:	fd442783          	lw	a5,-44(s0)
 801033a:	f0f76be3          	bltu	a4,a5,8010250 <download_thmts_bb_ucore_fw+0x150>
 				}
 			}
 		}
 	}
 	if( !code_load_success )
 801033e:	fef44783          	lbu	a5,-17(s0)
 8010342:	eb89                	bnez	a5,8010354 <download_thmts_bb_ucore_fw+0x254>
 	{
 		write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 8010344:	fd842583          	lw	a1,-40(s0)
 8010348:	02000537          	lui	a0,0x2000
 801034c:	adbfe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 		return 0;
 8010350:	4781                	li	a5,0
 8010352:	a801                	j	8010362 <download_thmts_bb_ucore_fw+0x262>
 	}

 	write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 8010354:	fd842583          	lw	a1,-40(s0)
 8010358:	02000537          	lui	a0,0x2000
 801035c:	acbfe0ef          	jal	ra,800ee26 <write_thmts_bb_reg>
 	return 1;
 8010360:	4785                	li	a5,1
 }
 8010362:	853e                	mv	a0,a5
 8010364:	50b2                	lw	ra,44(sp)
 8010366:	5422                	lw	s0,40(sp)
 8010368:	6145                	addi	sp,sp,48
 801036a:	8082                	ret

0801036c <DebugUart_Config>:
    .total_subfrm_num = 5,
    .p_subfrm_descs = subfrm_descs
};

void DebugUart_Config( void )
{
 801036c:	715d                	addi	sp,sp,-80
 801036e:	c686                	sw	ra,76(sp)
 8010370:	c4a2                	sw	s0,72(sp)
 8010372:	0880                	addi	s0,sp,80
    USART_InitTypeDef usart_init_t;
    USART_StructInit(&usart_init_t);
 8010374:	fb840793          	addi	a5,s0,-72
 8010378:	853e                	mv	a0,a5
 801037a:	f22f60ef          	jal	ra,8006a9c <USART_StructInit>
#if defined(USART_SETUP_BIT_LENGTH_8)
    usart_init_t.USART_BaudRate = 115200;
 801037e:	67f1                	lui	a5,0x1c
 8010380:	20078793          	addi	a5,a5,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 8010384:	faf42c23          	sw	a5,-72(s0)
    usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 8010388:	03000793          	li	a5,48
 801038c:	faf42e23          	sw	a5,-68(s0)
    usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 8010390:	4789                	li	a5,2
 8010392:	fcf42023          	sw	a5,-64(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 8010396:	4785                	li	a5,1
 8010398:	fcf42423          	sw	a5,-56(s0)
    usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 801039c:	4785                	li	a5,1
 801039e:	fcf42623          	sw	a5,-52(s0)
    usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 80103a2:	fc042223          	sw	zero,-60(s0)
    usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE |USART_SETUP_CTSE_DISABLE;
 80103a6:	fc042823          	sw	zero,-48(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_ENABLE;
    usart_init_t.USART_RX_CTL = USART_RXCTRL_ENABLE;
    usart_init_t.USART_Parity = USART_PARITY_DISABLE;
    usart_init_t.USART_HardwareFlowControl = USART_HardwareFlowControl_NONE;
#endif
    USART_Init(SOC_DEBUG_UART, &usart_init_t);
 80103aa:	fb840793          	addi	a5,s0,-72
 80103ae:	85be                	mv	a1,a5
 80103b0:	18000537          	lui	a0,0x18000
 80103b4:	c7af60ef          	jal	ra,800682e <USART_Init>
}
 80103b8:	0001                	nop
 80103ba:	40b6                	lw	ra,76(sp)
 80103bc:	4426                	lw	s0,72(sp)
 80103be:	6161                	addi	sp,sp,80
 80103c0:	8082                	ret

080103c2 <SPI1_Config>:

void SPI1_Config(void)
{
 80103c2:	715d                	addi	sp,sp,-80
 80103c4:	c686                	sw	ra,76(sp)
 80103c6:	c4a2                	sw	s0,72(sp)
 80103c8:	0880                	addi	s0,sp,80
    QSPI_InitTypeDef spi_init_struct;
    /* deinitilize SPI and the parameters */
    QSPI_StructInit(&spi_init_struct);
 80103ca:	fb840793          	addi	a5,s0,-72
 80103ce:	853e                	mv	a0,a5
 80103d0:	8a8f60ef          	jal	ra,8006478 <QSPI_StructInit>
    /* QSPI1 parameter config */  /*Adjust the init sequence to prevent the "x" state */
    spi_init_struct.ProtolMode = QSPI_FMT_PROTO_SINGLE;
 80103d4:	fe042023          	sw	zero,-32(s0)
    spi_init_struct.DataSize = QSPI_FMT_LEN_32B;
 80103d8:	002007b7          	lui	a5,0x200
 80103dc:	fef42423          	sw	a5,-24(s0)
    spi_init_struct.CPOL = QSPI_SCKMODE_CPOL_LOW;
 80103e0:	fc042223          	sw	zero,-60(s0)
    spi_init_struct.CPHA = QSPI_SCKMODE_CPHA_EDGE1;
 80103e4:	fc042423          	sw	zero,-56(s0)
    spi_init_struct.SCKDIV = QSPI_SCKDIV_PRESCALER_64;
 80103e8:	47fd                	li	a5,31
 80103ea:	faf42c23          	sw	a5,-72(s0)
    spi_init_struct.CSMode = QSPI_CSMODE_MODE_AUTO;
 80103ee:	fc042023          	sw	zero,-64(s0)
    spi_init_struct.Endian = QSPI_FMT_ENDIAN_MSB;
 80103f2:	fe042223          	sw	zero,-28(s0)
    spi_init_struct.SSM = QSPI_CR_SSM_HARD;
 80103f6:	fc042623          	sw	zero,-52(s0)
    spi_init_struct.DevMode = QSPI_CR_MODE_MASTER;
 80103fa:	4785                	li	a5,1
 80103fc:	faf42e23          	sw	a5,-68(s0)
    QSPI_Init(QSPI1, &spi_init_struct);
 8010400:	fb840793          	addi	a5,s0,-72
 8010404:	85be                	mv	a1,a5
 8010406:	14003537          	lui	a0,0x14003
 801040a:	f0ff50ef          	jal	ra,8006318 <QSPI_Init>
}
 801040e:	0001                	nop
 8010410:	40b6                	lw	ra,76(sp)
 8010412:	4426                	lw	s0,72(sp)
 8010414:	6161                	addi	sp,sp,80
 8010416:	8082                	ret

08010418 <SPI2_Config>:


void SPI2_Config(void)
{
 8010418:	715d                	addi	sp,sp,-80
 801041a:	c686                	sw	ra,76(sp)
 801041c:	c4a2                	sw	s0,72(sp)
 801041e:	0880                	addi	s0,sp,80
    QSPI_InitTypeDef spi_init_struct;
    /* deinitilize SPI and the parameters */
    QSPI_StructInit(&spi_init_struct);
 8010420:	fb840793          	addi	a5,s0,-72
 8010424:	853e                	mv	a0,a5
 8010426:	852f60ef          	jal	ra,8006478 <QSPI_StructInit>
    /* QSPI2 parameter config */  /*Adjust the init sequence to prevent the "x" state */
    spi_init_struct.ProtolMode = QSPI_FMT_PROTO_SINGLE;
 801042a:	fe042023          	sw	zero,-32(s0)
    spi_init_struct.DataSize = QSPI_FMT_LEN_16B;
 801042e:	001007b7          	lui	a5,0x100
 8010432:	fef42423          	sw	a5,-24(s0)
    spi_init_struct.CPOL = QSPI_SCKMODE_CPOL_HIGH;
 8010436:	4789                	li	a5,2
 8010438:	fcf42223          	sw	a5,-60(s0)
    spi_init_struct.CPHA = QSPI_SCKMODE_CPHA_EDGE2;
 801043c:	4785                	li	a5,1
 801043e:	fcf42423          	sw	a5,-56(s0)
    spi_init_struct.SCKDIV = QSPI_SCKDIV_PRESCALER_64;
 8010442:	47fd                	li	a5,31
 8010444:	faf42c23          	sw	a5,-72(s0)
    spi_init_struct.CSMode = QSPI_CSMODE_MODE_AUTO;
 8010448:	fc042023          	sw	zero,-64(s0)
    spi_init_struct.Endian = QSPI_FMT_ENDIAN_MSB;
 801044c:	fe042223          	sw	zero,-28(s0)
    spi_init_struct.SSM = QSPI_CR_SSM_HARD;
 8010450:	fc042623          	sw	zero,-52(s0)
    spi_init_struct.DevMode = QSPI_CR_MODE_MASTER; // | QSPI_CR_DMA_ENABLE;
 8010454:	4785                	li	a5,1
 8010456:	faf42e23          	sw	a5,-68(s0)
    // spi_init_struct.Tx_DMA = QSPI_CR_DMA_TX_ENABLE;
    // spi_init_struct.Rx_DMA = QSPI_CR_DMA_RX_ENABLE;
    QSPI_Init(QSPI2, &spi_init_struct);
 801045a:	fb840793          	addi	a5,s0,-72
 801045e:	85be                	mv	a1,a5
 8010460:	18004537          	lui	a0,0x18004
 8010464:	eb5f50ef          	jal	ra,8006318 <QSPI_Init>
}
 8010468:	0001                	nop
 801046a:	40b6                	lw	ra,76(sp)
 801046c:	4426                	lw	s0,72(sp)
 801046e:	6161                	addi	sp,sp,80
 8010470:	8082                	ret

08010472 <SPI2_Dma_Enable>:

void SPI2_Dma_Enable(QSPI_TypeDef* QSPIx, uint32_t CrDma, uint32_t TxDma, uint32_t RxDma)
{
 8010472:	7179                	addi	sp,sp,-48
 8010474:	d622                	sw	s0,44(sp)
 8010476:	1800                	addi	s0,sp,48
 8010478:	fca42e23          	sw	a0,-36(s0)
 801047c:	fcb42c23          	sw	a1,-40(s0)
 8010480:	fcc42a23          	sw	a2,-44(s0)
 8010484:	fcd42823          	sw	a3,-48(s0)
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_CR_DMA(CrDma));
    assert_param(IS_QSPI_SPI_CR_DMA_TX(TxDma));
    assert_param(IS_QSPI_SPI_CR_DMA_RX(RxDma));

    uint32_t reg_cr = 0U;
 8010488:	fe042623          	sw	zero,-20(s0)

    /* Configure QSPIxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPIx->CR;
 801048c:	fdc42783          	lw	a5,-36(s0)
 8010490:	0847a783          	lw	a5,132(a5) # 100084 <__HEAP_SIZE+0xff884>
 8010494:	fef42623          	sw	a5,-20(s0)
    reg_cr &= ~ (BITS(0,6));
 8010498:	fec42783          	lw	a5,-20(s0)
 801049c:	f807f793          	andi	a5,a5,-128
 80104a0:	fef42623          	sw	a5,-20(s0)
    reg_cr |= ((QSPI_CR_MODE_MASTER | CrDma) | QSPI_CR_SSM_HARD | QSPI_CR_CSOE_ENABLE | QSPI_CR_CSI_OFF);
 80104a4:	fd842703          	lw	a4,-40(s0)
 80104a8:	fec42783          	lw	a5,-20(s0)
 80104ac:	8fd9                	or	a5,a5,a4
 80104ae:	0197e793          	ori	a5,a5,25
 80104b2:	fef42623          	sw	a5,-20(s0)
    reg_cr |= (TxDma | RxDma);
 80104b6:	fd442703          	lw	a4,-44(s0)
 80104ba:	fd042783          	lw	a5,-48(s0)
 80104be:	8fd9                	or	a5,a5,a4
 80104c0:	fec42703          	lw	a4,-20(s0)
 80104c4:	8fd9                	or	a5,a5,a4
 80104c6:	fef42623          	sw	a5,-20(s0)
    QSPIx->CR = reg_cr;
 80104ca:	fdc42783          	lw	a5,-36(s0)
 80104ce:	fec42703          	lw	a4,-20(s0)
 80104d2:	08e7a223          	sw	a4,132(a5)
}
 80104d6:	0001                	nop
 80104d8:	5432                	lw	s0,44(sp)
 80104da:	6145                	addi	sp,sp,48
 80104dc:	8082                	ret

080104de <TIMER_Config>:

/**
  * \brief configure the TIMER peripheral
  */
void TIMER_Config(void)
{
 80104de:	1101                	addi	sp,sp,-32
 80104e0:	ce06                	sw	ra,28(sp)
 80104e2:	cc22                	sw	s0,24(sp)
 80104e4:	1000                	addi	s0,sp,32
    Basic_TIMER_Init_TypeDef timer_initpara;

    /* initialize TIMER init parameter struct */
    Basic_Timer_StructParaInit(&timer_initpara);
 80104e6:	fe840793          	addi	a5,s0,-24
 80104ea:	853e                	mv	a0,a5
 80104ec:	a48f50ef          	jal	ra,8005734 <Basic_Timer_StructParaInit>
    /* BASIC_TIMER0 configuration */

    timer_initpara.prescaler = TIMER_PRESCALER - 1;
 80104f0:	47bd                	li	a5,15
 80104f2:	fef42423          	sw	a5,-24(s0)
    timer_initpara.period = TIMER_AAR- 1;
 80104f6:	081197b7          	lui	a5,0x8119
 80104fa:	0807d783          	lhu	a5,128(a5) # 8119080 <TIMER_AAR>
 80104fe:	17fd                	addi	a5,a5,-1
 8010500:	fef42623          	sw	a5,-20(s0)

    Basic_Timer_Init(BASIC_TIMER0, &timer_initpara);
 8010504:	fe840793          	addi	a5,s0,-24
 8010508:	85be                	mv	a1,a5
 801050a:	18007537          	lui	a0,0x18007
 801050e:	a4af50ef          	jal	ra,8005758 <Basic_Timer_Init>

    Basic_Timer_InterruptEnable(BASIC_TIMER0, BASIC_TIMER_DIER_UIE);
 8010512:	4585                	li	a1,1
 8010514:	18007537          	lui	a0,0x18007
 8010518:	ac0f50ef          	jal	ra,80057d8 <Basic_Timer_InterruptEnable>
    Basic_Timer_Enable(BASIC_TIMER0);
 801051c:	18007537          	lui	a0,0x18007
 8010520:	a76f50ef          	jal	ra,8005796 <Basic_Timer_Enable>
}
 8010524:	0001                	nop
 8010526:	40f2                	lw	ra,28(sp)
 8010528:	4462                	lw	s0,24(sp)
 801052a:	6105                	addi	sp,sp,32
 801052c:	8082                	ret

0801052e <iomux_config>:


void iomux_config(void)
{
 801052e:	1141                	addi	sp,sp,-16
 8010530:	c606                	sw	ra,12(sp)
 8010532:	c422                	sw	s0,8(sp)
 8010534:	0800                	addi	s0,sp,16
	// for QSPI1
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_SCK_IOF_OVAL, QSPI1_SCK_PAD_SEL, QSPI1_SCK_HS_SEL, 0, 0);
 8010536:	4781                	li	a5,0
 8010538:	4701                	li	a4,0
 801053a:	4685                	li	a3,1
 801053c:	4601                	li	a2,0
 801053e:	4581                	li	a1,0
 8010540:	1c000537          	lui	a0,0x1c000
 8010544:	b20f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_CS_0_IOF_OVAL, QSPI1_CS_0_PAD_SEL, QSPI1_CS_0_HS_SEL, 0, 0);
 8010548:	4781                	li	a5,0
 801054a:	4701                	li	a4,0
 801054c:	4685                	li	a3,1
 801054e:	4605                	li	a2,1
 8010550:	4585                	li	a1,1
 8010552:	1c000537          	lui	a0,0x1c000
 8010556:	b0ef50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_0_IOF_IVAL, QSPI1_DQ_0_PAD_SEL, QSPI1_DQ_0_HS_SEL, 0, 0);
 801055a:	4781                	li	a5,0
 801055c:	4701                	li	a4,0
 801055e:	4685                	li	a3,1
 8010560:	4609                	li	a2,2
 8010562:	4589                	li	a1,2
 8010564:	1c000537          	lui	a0,0x1c000
 8010568:	be4f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_0_IOF_OVAL, QSPI1_DQ_0_PAD_SEL, QSPI1_DQ_0_HS_SEL, 0, 0);
 801056c:	4781                	li	a5,0
 801056e:	4701                	li	a4,0
 8010570:	4685                	li	a3,1
 8010572:	4609                	li	a2,2
 8010574:	4589                	li	a1,2
 8010576:	1c000537          	lui	a0,0x1c000
 801057a:	aeaf50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_1_IOF_IVAL, QSPI1_DQ_1_PAD_SEL, QSPI1_DQ_1_HS_SEL, 0, 0);
 801057e:	4781                	li	a5,0
 8010580:	4701                	li	a4,0
 8010582:	4685                	li	a3,1
 8010584:	460d                	li	a2,3
 8010586:	458d                	li	a1,3
 8010588:	1c000537          	lui	a0,0x1c000
 801058c:	bc0f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_1_IOF_OVAL, QSPI1_DQ_1_PAD_SEL, QSPI1_DQ_1_HS_SEL, 0, 0);
 8010590:	4781                	li	a5,0
 8010592:	4701                	li	a4,0
 8010594:	4685                	li	a3,1
 8010596:	460d                	li	a2,3
 8010598:	458d                	li	a1,3
 801059a:	1c000537          	lui	a0,0x1c000
 801059e:	ac6f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_2_IOF_IVAL, QSPI1_DQ_2_PAD_SEL, QSPI1_DQ_2_HS_SEL, 0, 0);
 80105a2:	4781                	li	a5,0
 80105a4:	4701                	li	a4,0
 80105a6:	4685                	li	a3,1
 80105a8:	4611                	li	a2,4
 80105aa:	4591                	li	a1,4
 80105ac:	1c000537          	lui	a0,0x1c000
 80105b0:	b9cf50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_2_IOF_OVAL, QSPI1_DQ_2_PAD_SEL, QSPI1_DQ_2_HS_SEL, 0, 0);
 80105b4:	4781                	li	a5,0
 80105b6:	4701                	li	a4,0
 80105b8:	4685                	li	a3,1
 80105ba:	4611                	li	a2,4
 80105bc:	4591                	li	a1,4
 80105be:	1c000537          	lui	a0,0x1c000
 80105c2:	aa2f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_3_IOF_IVAL, QSPI1_DQ_3_PAD_SEL, QSPI1_DQ_3_HS_SEL, 0, 0);
 80105c6:	4781                	li	a5,0
 80105c8:	4701                	li	a4,0
 80105ca:	4685                	li	a3,1
 80105cc:	4615                	li	a2,5
 80105ce:	4595                	li	a1,5
 80105d0:	1c000537          	lui	a0,0x1c000
 80105d4:	b78f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_3_IOF_OVAL, QSPI1_DQ_3_PAD_SEL, QSPI1_DQ_3_HS_SEL, 0, 0);
 80105d8:	4781                	li	a5,0
 80105da:	4701                	li	a4,0
 80105dc:	4685                	li	a3,1
 80105de:	4615                	li	a2,5
 80105e0:	4595                	li	a1,5
 80105e2:	1c000537          	lui	a0,0x1c000
 80105e6:	a7ef50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for QSPI2
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_SCK_IOF_OVAL, QSPI2_SCK_PAD_SEL, QSPI2_SCK_HS_SEL, 0, 0);
 80105ea:	4781                	li	a5,0
 80105ec:	4701                	li	a4,0
 80105ee:	4685                	li	a3,1
 80105f0:	4659                	li	a2,22
 80105f2:	45d9                	li	a1,22
 80105f4:	1c000537          	lui	a0,0x1c000
 80105f8:	a6cf50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>
    // iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_CS_0_IOF_IVAL, QSPI2_CS_0_PAD_SEL, QSPI2_CS_0_HS_SEL, 0, 0);
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_CS_0_IOF_OVAL, QSPI2_CS_0_PAD_SEL, QSPI2_CS_0_HS_SEL, 0, 0);
 80105fc:	4781                	li	a5,0
 80105fe:	4701                	li	a4,0
 8010600:	4685                	li	a3,1
 8010602:	465d                	li	a2,23
 8010604:	45dd                	li	a1,23
 8010606:	1c000537          	lui	a0,0x1c000
 801060a:	a5af50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_0_IOF_IVAL, QSPI2_DQ_0_PAD_SEL, QSPI2_DQ_0_HS_SEL, 0, 0);
 801060e:	4781                	li	a5,0
 8010610:	4701                	li	a4,0
 8010612:	4685                	li	a3,1
 8010614:	4661                	li	a2,24
 8010616:	45e1                	li	a1,24
 8010618:	1c000537          	lui	a0,0x1c000
 801061c:	b30f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_0_IOF_OVAL, QSPI2_DQ_0_PAD_SEL, QSPI2_DQ_0_HS_SEL, 0, 0);
 8010620:	4781                	li	a5,0
 8010622:	4701                	li	a4,0
 8010624:	4685                	li	a3,1
 8010626:	4661                	li	a2,24
 8010628:	45e1                	li	a1,24
 801062a:	1c000537          	lui	a0,0x1c000
 801062e:	a36f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_1_IOF_IVAL, QSPI2_DQ_1_PAD_SEL, QSPI2_DQ_1_HS_SEL, 0, 0);
 8010632:	4781                	li	a5,0
 8010634:	4701                	li	a4,0
 8010636:	4685                	li	a3,1
 8010638:	4665                	li	a2,25
 801063a:	45e5                	li	a1,25
 801063c:	1c000537          	lui	a0,0x1c000
 8010640:	b0cf50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_1_IOF_OVAL, QSPI2_DQ_1_PAD_SEL, QSPI2_DQ_1_HS_SEL, 0, 0);
 8010644:	4781                	li	a5,0
 8010646:	4701                	li	a4,0
 8010648:	4685                	li	a3,1
 801064a:	4665                	li	a2,25
 801064c:	45e5                	li	a1,25
 801064e:	1c000537          	lui	a0,0x1c000
 8010652:	a12f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_2_IOF_IVAL, QSPI2_DQ_2_PAD_SEL, QSPI2_DQ_2_HS_SEL, 0, 0);
 8010656:	4781                	li	a5,0
 8010658:	4701                	li	a4,0
 801065a:	4685                	li	a3,1
 801065c:	4669                	li	a2,26
 801065e:	45e9                	li	a1,26
 8010660:	1c000537          	lui	a0,0x1c000
 8010664:	ae8f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_2_IOF_OVAL, QSPI2_DQ_2_PAD_SEL, QSPI2_DQ_2_HS_SEL, 0, 0);
 8010668:	4781                	li	a5,0
 801066a:	4701                	li	a4,0
 801066c:	4685                	li	a3,1
 801066e:	4669                	li	a2,26
 8010670:	45e9                	li	a1,26
 8010672:	1c000537          	lui	a0,0x1c000
 8010676:	9eef50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_3_IOF_IVAL, QSPI2_DQ_3_PAD_SEL, QSPI2_DQ_3_HS_SEL, 0, 0);
 801067a:	4781                	li	a5,0
 801067c:	4701                	li	a4,0
 801067e:	4685                	li	a3,1
 8010680:	466d                	li	a2,27
 8010682:	45ed                	li	a1,27
 8010684:	1c000537          	lui	a0,0x1c000
 8010688:	ac4f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_3_IOF_OVAL, QSPI2_DQ_3_PAD_SEL, QSPI2_DQ_3_HS_SEL, 0, 0);
 801068c:	4781                	li	a5,0
 801068e:	4701                	li	a4,0
 8010690:	4685                	li	a3,1
 8010692:	466d                	li	a2,27
 8010694:	45ed                	li	a1,27
 8010696:	1c000537          	lui	a0,0x1c000
 801069a:	9caf50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for spi_cs of BMM
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_1_IOF_IVAL,LGPIO0_IO_PORT_PINS_1_PAD_SEL,LGPIO0_IO_PORT_PINS_1_HS_SEL,0,0);
 801069e:	4781                	li	a5,0
 80106a0:	4701                	li	a4,0
 80106a2:	4681                	li	a3,0
 80106a4:	462d                	li	a2,11
 80106a6:	45ad                	li	a1,11
 80106a8:	1c000537          	lui	a0,0x1c000
 80106ac:	aa0f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_1_IOF_OVAL,LGPIO0_IO_PORT_PINS_1_PAD_SEL,LGPIO0_IO_PORT_PINS_1_HS_SEL,0,0);
 80106b0:	4781                	li	a5,0
 80106b2:	4701                	li	a4,0
 80106b4:	4681                	li	a3,0
 80106b6:	462d                	li	a2,11
 80106b8:	45ad                	li	a1,11
 80106ba:	1c000537          	lui	a0,0x1c000
 80106be:	9a6f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for BMM DRY
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_2_IOF_IVAL,LGPIO0_IO_PORT_PINS_2_PAD_SEL,LGPIO0_IO_PORT_PINS_2_HS_SEL,0,0);
 80106c2:	4781                	li	a5,0
 80106c4:	4701                	li	a4,0
 80106c6:	4681                	li	a3,0
 80106c8:	4631                	li	a2,12
 80106ca:	45b1                	li	a1,12
 80106cc:	1c000537          	lui	a0,0x1c000
 80106d0:	a7cf50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_2_IOF_OVAL,LGPIO0_IO_PORT_PINS_2_PAD_SEL,LGPIO0_IO_PORT_PINS_2_HS_SEL,0,0);
 80106d4:	4781                	li	a5,0
 80106d6:	4701                	li	a4,0
 80106d8:	4681                	li	a3,0
 80106da:	4631                	li	a2,12
 80106dc:	45b1                	li	a1,12
 80106de:	1c000537          	lui	a0,0x1c000
 80106e2:	982f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for spi_cs of BMP
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_4_IOF_IVAL,LGPIO0_IO_PORT_PINS_4_PAD_SEL,LGPIO0_IO_PORT_PINS_4_HS_SEL,0,0);
 80106e6:	4781                	li	a5,0
 80106e8:	4701                	li	a4,0
 80106ea:	4681                	li	a3,0
 80106ec:	4639                	li	a2,14
 80106ee:	45b9                	li	a1,14
 80106f0:	1c000537          	lui	a0,0x1c000
 80106f4:	a58f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_4_IOF_OVAL,LGPIO0_IO_PORT_PINS_4_PAD_SEL,LGPIO0_IO_PORT_PINS_4_HS_SEL,0,0);
 80106f8:	4781                	li	a5,0
 80106fa:	4701                	li	a4,0
 80106fc:	4681                	li	a3,0
 80106fe:	4639                	li	a2,14
 8010700:	45b9                	li	a1,14
 8010702:	1c000537          	lui	a0,0x1c000
 8010706:	95ef50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for spi_cs of IMU
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_5_IOF_IVAL,LGPIO0_IO_PORT_PINS_5_PAD_SEL,LGPIO0_IO_PORT_PINS_5_HS_SEL,0,0);
 801070a:	4781                	li	a5,0
 801070c:	4701                	li	a4,0
 801070e:	4681                	li	a3,0
 8010710:	463d                	li	a2,15
 8010712:	45bd                	li	a1,15
 8010714:	1c000537          	lui	a0,0x1c000
 8010718:	a34f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_5_IOF_OVAL,LGPIO0_IO_PORT_PINS_5_PAD_SEL,LGPIO0_IO_PORT_PINS_5_HS_SEL,0,0);
 801071c:	4781                	li	a5,0
 801071e:	4701                	li	a4,0
 8010720:	4681                	li	a3,0
 8010722:	463d                	li	a2,15
 8010724:	45bd                	li	a1,15
 8010726:	1c000537          	lui	a0,0x1c000
 801072a:	93af50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for IMU RST
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_7_IOF_IVAL,LGPIO0_IO_PORT_PINS_7_PAD_SEL,LGPIO0_IO_PORT_PINS_7_HS_SEL,0,0);
 801072e:	4781                	li	a5,0
 8010730:	4701                	li	a4,0
 8010732:	4681                	li	a3,0
 8010734:	4645                	li	a2,17
 8010736:	45c5                	li	a1,17
 8010738:	1c000537          	lui	a0,0x1c000
 801073c:	a10f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_7_IOF_OVAL,LGPIO0_IO_PORT_PINS_7_PAD_SEL,LGPIO0_IO_PORT_PINS_7_HS_SEL,0,0);
 8010740:	4781                	li	a5,0
 8010742:	4701                	li	a4,0
 8010744:	4681                	li	a3,0
 8010746:	4645                	li	a2,17
 8010748:	45c5                	li	a1,17
 801074a:	1c000537          	lui	a0,0x1c000
 801074e:	916f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>

    // for IMU DRDY
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_6_IOF_IVAL,LGPIO0_IO_PORT_PINS_6_PAD_SEL,LGPIO0_IO_PORT_PINS_6_HS_SEL,0,0);
 8010752:	4781                	li	a5,0
 8010754:	4701                	li	a4,0
 8010756:	4681                	li	a3,0
 8010758:	4641                	li	a2,16
 801075a:	45c1                	li	a1,16
 801075c:	1c000537          	lui	a0,0x1c000
 8010760:	9ecf50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>


    // for USART1
    iomux_ls_iof_oval_cfg(IOMUX_BASE,USART1_TX_IOF_OVAL,USART1_TX_PAD_SEL,USART1_TX_HS_SEL,0,0);
 8010764:	4781                	li	a5,0
 8010766:	4701                	li	a4,0
 8010768:	4685                	li	a3,1
 801076a:	461d                	li	a2,7
 801076c:	459d                	li	a1,7
 801076e:	1c000537          	lui	a0,0x1c000
 8010772:	8f2f50ef          	jal	ra,8005864 <iomux_ls_iof_oval_cfg>
    iomux_ls_iof_ival_cfg(IOMUX_BASE,USART1_RX_IOF_IVAL,USART1_RX_PAD_SEL,USART1_RX_HS_SEL,0,0);
 8010776:	4781                	li	a5,0
 8010778:	4701                	li	a4,0
 801077a:	4685                	li	a3,1
 801077c:	4619                	li	a2,6
 801077e:	4599                	li	a1,6
 8010780:	1c000537          	lui	a0,0x1c000
 8010784:	9c8f50ef          	jal	ra,800594c <iomux_ls_iof_ival_cfg>
}
 8010788:	0001                	nop
 801078a:	40b2                	lw	ra,12(sp)
 801078c:	4422                	lw	s0,8(sp)
 801078e:	0141                	addi	sp,sp,16
 8010790:	8082                	ret

08010792 <USART1_config>:





void USART1_config(void){
 8010792:	715d                	addi	sp,sp,-80
 8010794:	c686                	sw	ra,76(sp)
 8010796:	c4a2                	sw	s0,72(sp)
 8010798:	0880                	addi	s0,sp,80
    USART_InitTypeDef usart_init_t = {0};
 801079a:	fa042c23          	sw	zero,-72(s0)
 801079e:	fa042e23          	sw	zero,-68(s0)
 80107a2:	fc042023          	sw	zero,-64(s0)
 80107a6:	fc042223          	sw	zero,-60(s0)
 80107aa:	fc042423          	sw	zero,-56(s0)
 80107ae:	fc042623          	sw	zero,-52(s0)
 80107b2:	fc042823          	sw	zero,-48(s0)
 80107b6:	fc042a23          	sw	zero,-44(s0)
 80107ba:	fc042c23          	sw	zero,-40(s0)
 80107be:	fc042e23          	sw	zero,-36(s0)
 80107c2:	fe042023          	sw	zero,-32(s0)
 80107c6:	fe042223          	sw	zero,-28(s0)
 80107ca:	fe042423          	sw	zero,-24(s0)
 80107ce:	fe042623          	sw	zero,-20(s0)
    USART_StructInit(&usart_init_t);
 80107d2:	fb840793          	addi	a5,s0,-72
 80107d6:	853e                	mv	a0,a5
 80107d8:	ac4f60ef          	jal	ra,8006a9c <USART_StructInit>
    usart_init_t.USART_BaudRate = 921600;//921600;//115200;
 80107dc:	000e17b7          	lui	a5,0xe1
 80107e0:	faf42c23          	sw	a5,-72(s0)
    usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 80107e4:	03000793          	li	a5,48
 80107e8:	faf42e23          	sw	a5,-68(s0)
    usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 80107ec:	4789                	li	a5,2
 80107ee:	fcf42023          	sw	a5,-64(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;   // DMA
 80107f2:	4785                	li	a5,1
 80107f4:	fcf42423          	sw	a5,-56(s0)
    usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;   //
 80107f8:	4785                	li	a5,1
 80107fa:	fcf42623          	sw	a5,-52(s0)
    usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 80107fe:	fc042223          	sw	zero,-60(s0)
    usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE | USART_SETUP_CTSE_DISABLE;
 8010802:	fc042823          	sw	zero,-48(s0)
    usart_init_t.USART_RX_IDLE_Timeout = 0xFF;
 8010806:	0ff00793          	li	a5,255
 801080a:	fcf42a23          	sw	a5,-44(s0)
    usart_init_t.USART_RX_WM_Timeout = 0xFF;
 801080e:	0ff00793          	li	a5,255
 8010812:	fcf42c23          	sw	a5,-40(s0)
    usart_init_t.USART_TX_Data_Size = USART_TX_DATASIZE_NUM_BYTE;
 8010816:	fc042e23          	sw	zero,-36(s0)
    usart_init_t.USART_RX_Data_Size = USART_RX_DATASIZE_NUM_BYTE;
 801081a:	fe042023          	sw	zero,-32(s0)
    usart_init_t.USART_DMA_EN = USART_SETUP_DMA_EN_ENABLE;
 801081e:	67a1                	lui	a5,0x8
 8010820:	fef42223          	sw	a5,-28(s0)
    usart_init_t.USART_RX_DMA_EN = USART_SETUP_RX_DMA_EN_ENABLE;
 8010824:	001007b7          	lui	a5,0x100
 8010828:	fef42423          	sw	a5,-24(s0)
    USART_Init(USART1, &usart_init_t);
 801082c:	fb840793          	addi	a5,s0,-72
 8010830:	85be                	mv	a1,a5
 8010832:	18001537          	lui	a0,0x18001
 8010836:	ff9f50ef          	jal	ra,800682e <USART_Init>
}
 801083a:	0001                	nop
 801083c:	40b6                	lw	ra,76(sp)
 801083e:	4426                	lw	s0,72(sp)
 8010840:	6161                	addi	sp,sp,80
 8010842:	8082                	ret

08010844 <UDMA_USART1_TX>:
//    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
//    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_TX;
//    UDMA_PAM2M_Init(USART1_USART_DMA_TX_DMA_CH, &UDMA_PAM2MStruct);
//}

void UDMA_USART1_TX(uint32_t size, uint8_t *addr){
 8010844:	1101                	addi	sp,sp,-32
 8010846:	ce06                	sw	ra,28(sp)
 8010848:	cc22                	sw	s0,24(sp)
 801084a:	1000                	addi	s0,sp,32
 801084c:	fea42623          	sw	a0,-20(s0)
 8010850:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_ENABLE;
 8010854:	081287b7          	lui	a5,0x8128
 8010858:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 801085c:	4705                	li	a4,1
 801085e:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct.UDMA_DstBaseAddr = ADDR32(&(USART1->TXDATA));
 8010860:	081287b7          	lui	a5,0x8128
 8010864:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010868:	18001737          	lui	a4,0x18001
 801086c:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct.UDMA_SrcBaseAddr = ADDR32(addr);
 801086e:	fe842703          	lw	a4,-24(s0)
 8010872:	081287b7          	lui	a5,0x8128
 8010876:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 801087a:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct.UDMA_BufferSize = size;
 801087c:	081287b7          	lui	a5,0x8128
 8010880:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010884:	fec42703          	lw	a4,-20(s0)
 8010888:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct.UDMA_DstInc = PA2M_MDNA_DISABLE;
 801088a:	081287b7          	lui	a5,0x8128
 801088e:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010892:	6705                	lui	a4,0x1
 8010894:	cbd8                	sw	a4,20(a5)
    UDMA_PAM2MStruct.UDMA_SrcInc = PA2M_MSNA_ENABLE;
 8010896:	081287b7          	lui	a5,0x8128
 801089a:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 801089e:	0007ac23          	sw	zero,24(a5)
    UDMA_PAM2MStruct.UDMA_Width = PA2M_MDWIDTH_8BIT;
 80108a2:	081287b7          	lui	a5,0x8128
 80108a6:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80108aa:	0007ae23          	sw	zero,28(a5)
    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
 80108ae:	081287b7          	lui	a5,0x8128
 80108b2:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80108b6:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_TX;
 80108ba:	081287b7          	lui	a5,0x8128
 80108be:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80108c2:	4709                	li	a4,2
 80108c4:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(USART1_USART_DMA_TX_DMA_CH, &UDMA_PAM2MStruct);
 80108c6:	081287b7          	lui	a5,0x8128
 80108ca:	92078593          	addi	a1,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80108ce:	180207b7          	lui	a5,0x18020
 80108d2:	41878513          	addi	a0,a5,1048 # 18020418 <_sp+0xfee0418>
 80108d6:	901f50ef          	jal	ra,80061d6 <UDMA_PAM2M_Init>
}
 80108da:	0001                	nop
 80108dc:	40f2                	lw	ra,28(sp)
 80108de:	4462                	lw	s0,24(sp)
 80108e0:	6105                	addi	sp,sp,32
 80108e2:	8082                	ret

080108e4 <UDMA_USART1_RX>:
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
    UDMA_PAM2M_Init(USART1_USART_DMA_RX_DMA_CH, &UDMA_PAM2MStruct);
}

void UDMA_USART1_RX( uint8_t *addr )
{
 80108e4:	1101                	addi	sp,sp,-32
 80108e6:	ce06                	sw	ra,28(sp)
 80108e8:	cc22                	sw	s0,24(sp)
 80108ea:	1000                	addi	s0,sp,32
 80108ec:	fea42623          	sw	a0,-20(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_ENABLE;
 80108f0:	081287b7          	lui	a5,0x8128
 80108f4:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80108f8:	4705                	li	a4,1
 80108fa:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct.UDMA_DstBaseAddr = ADDR32(addr);
 80108fc:	fec42703          	lw	a4,-20(s0)
 8010900:	081287b7          	lui	a5,0x8128
 8010904:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010908:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct.UDMA_SrcBaseAddr = ADDR32(&(USART1->RXDATA));
 801090a:	081287b7          	lui	a5,0x8128
 801090e:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010912:	18001737          	lui	a4,0x18001
 8010916:	0711                	addi	a4,a4,4
 8010918:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct.UDMA_BufferSize = UART_RX_DMA_BUFF_SIZE;
 801091a:	081287b7          	lui	a5,0x8128
 801091e:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010922:	20000713          	li	a4,512
 8010926:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct.UDMA_DstInc = PA2M_MDNA_ENABLE;
 8010928:	081287b7          	lui	a5,0x8128
 801092c:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010930:	0007aa23          	sw	zero,20(a5)
    UDMA_PAM2MStruct.UDMA_SrcInc = PA2M_MSNA_DISABLE;
 8010934:	081287b7          	lui	a5,0x8128
 8010938:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 801093c:	6709                	lui	a4,0x2
 801093e:	cf98                	sw	a4,24(a5)
    UDMA_PAM2MStruct.UDMA_Width = PA2M_MDWIDTH_8BIT;
 8010940:	081287b7          	lui	a5,0x8128
 8010944:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010948:	0007ae23          	sw	zero,28(a5)
    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
 801094c:	081287b7          	lui	a5,0x8128
 8010950:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010954:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
 8010958:	081287b7          	lui	a5,0x8128
 801095c:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010960:	4709                	li	a4,2
 8010962:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(USART1_USART_DMA_RX_DMA_CH, &UDMA_PAM2MStruct);
 8010964:	081287b7          	lui	a5,0x8128
 8010968:	92078593          	addi	a1,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 801096c:	180207b7          	lui	a5,0x18020
 8010970:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 8010974:	863f50ef          	jal	ra,80061d6 <UDMA_PAM2M_Init>
}
 8010978:	0001                	nop
 801097a:	40f2                	lw	ra,28(sp)
 801097c:	4462                	lw	s0,24(sp)
 801097e:	6105                	addi	sp,sp,32
 8010980:	8082                	ret

08010982 <DMA_Stop>:


void DMA_Stop(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx)
{
 8010982:	1101                	addi	sp,sp,-32
 8010984:	ce06                	sw	ra,28(sp)
 8010986:	cc22                	sw	s0,24(sp)
 8010988:	1000                	addi	s0,sp,32
 801098a:	fea42623          	sw	a0,-20(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_DISABLE;
 801098e:	081287b7          	lui	a5,0x8128
 8010992:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 8010996:	0007a023          	sw	zero,0(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
 801099a:	081287b7          	lui	a5,0x8128
 801099e:	92078793          	addi	a5,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80109a2:	4709                	li	a4,2
 80109a4:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(UDMAy_CHannelx, &UDMA_PAM2MStruct);
 80109a6:	081287b7          	lui	a5,0x8128
 80109aa:	92078593          	addi	a1,a5,-1760 # 8127920 <UDMA_PAM2MStruct>
 80109ae:	fec42503          	lw	a0,-20(s0)
 80109b2:	825f50ef          	jal	ra,80061d6 <UDMA_PAM2M_Init>
}
 80109b6:	0001                	nop
 80109b8:	40f2                	lw	ra,28(sp)
 80109ba:	4462                	lw	s0,24(sp)
 80109bc:	6105                	addi	sp,sp,32
 80109be:	8082                	ret

080109c0 <DMA_Get_Counter>:




uint32_t DMA_Get_Counter(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx)
{
 80109c0:	1101                	addi	sp,sp,-32
 80109c2:	ce22                	sw	s0,28(sp)
 80109c4:	1000                	addi	s0,sp,32
 80109c6:	fea42623          	sw	a0,-20(s0)
    return UDMAy_CHannelx->MSIZE;
 80109ca:	fec42783          	lw	a5,-20(s0)
 80109ce:	47dc                	lw	a5,12(a5)
}
 80109d0:	853e                	mv	a0,a5
 80109d2:	4472                	lw	s0,28(sp)
 80109d4:	6105                	addi	sp,sp,32
 80109d6:	8082                	ret

080109d8 <UDMA_QSPI2_TX>:



void UDMA_QSPI2_TX(uint32_t size, uint16_t *addr)
{
 80109d8:	1101                	addi	sp,sp,-32
 80109da:	ce06                	sw	ra,28(sp)
 80109dc:	cc22                	sw	s0,24(sp)
 80109de:	1000                	addi	s0,sp,32
 80109e0:	fea42623          	sw	a0,-20(s0)
 80109e4:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_TransEn = PA2M_TRANS_ENABLE;
 80109e8:	081287b7          	lui	a5,0x8128
 80109ec:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 80109f0:	4705                	li	a4,1
 80109f2:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_DstBaseAddr = ADDR32(&(QSPI2->TXDATA));
 80109f4:	081287b7          	lui	a5,0x8128
 80109f8:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 80109fc:	18004737          	lui	a4,0x18004
 8010a00:	04870713          	addi	a4,a4,72 # 18004048 <_sp+0xfec4048>
 8010a04:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_SrcBaseAddr = ADDR32(addr);
 8010a06:	fe842703          	lw	a4,-24(s0)
 8010a0a:	081287b7          	lui	a5,0x8128
 8010a0e:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a12:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_BufferSize = size * 2;
 8010a14:	fec42783          	lw	a5,-20(s0)
 8010a18:	00179713          	slli	a4,a5,0x1
 8010a1c:	081287b7          	lui	a5,0x8128
 8010a20:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a24:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_DstInc = PA2M_MDNA_DISABLE;
 8010a26:	081287b7          	lui	a5,0x8128
 8010a2a:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a2e:	6705                	lui	a4,0x1
 8010a30:	cbd8                	sw	a4,20(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_SrcInc = PA2M_MSNA_ENABLE;
 8010a32:	081287b7          	lui	a5,0x8128
 8010a36:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a3a:	0007ac23          	sw	zero,24(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_Width = PA2M_MDWIDTH_16BIT;
 8010a3e:	081287b7          	lui	a5,0x8128
 8010a42:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a46:	6741                	lui	a4,0x10
 8010a48:	cfd8                	sw	a4,28(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_Mode = PA2M_MODE_NORMAL;
 8010a4a:	081287b7          	lui	a5,0x8128
 8010a4e:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a52:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_PER_SEL = UDMA_SEL_QSPI2_TX_DMA;
 8010a56:	081287b7          	lui	a5,0x8128
 8010a5a:	94c78793          	addi	a5,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a5e:	0007a623          	sw	zero,12(a5)
    UDMA_PAM2M_Init(QSPI2_TX_DMA_DMA_CH, &UDMA_PAM2MStruct_QSPI2_Tx);
 8010a62:	081287b7          	lui	a5,0x8128
 8010a66:	94c78593          	addi	a1,a5,-1716 # 812794c <UDMA_PAM2MStruct_QSPI2_Tx>
 8010a6a:	180207b7          	lui	a5,0x18020
 8010a6e:	4a878513          	addi	a0,a5,1192 # 180204a8 <_sp+0xfee04a8>
 8010a72:	f64f50ef          	jal	ra,80061d6 <UDMA_PAM2M_Init>
}
 8010a76:	0001                	nop
 8010a78:	40f2                	lw	ra,28(sp)
 8010a7a:	4462                	lw	s0,24(sp)
 8010a7c:	6105                	addi	sp,sp,32
 8010a7e:	8082                	ret

08010a80 <UDMA_QSPI2_RX>:

void UDMA_QSPI2_RX(uint32_t size, uint16_t *addr)
{
 8010a80:	1101                	addi	sp,sp,-32
 8010a82:	ce06                	sw	ra,28(sp)
 8010a84:	cc22                	sw	s0,24(sp)
 8010a86:	1000                	addi	s0,sp,32
 8010a88:	fea42623          	sw	a0,-20(s0)
 8010a8c:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_TransEn = PA2M_TRANS_ENABLE;
 8010a90:	081287b7          	lui	a5,0x8128
 8010a94:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010a98:	4705                	li	a4,1
 8010a9a:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_DstBaseAddr = ADDR32(addr);
 8010a9c:	fe842703          	lw	a4,-24(s0)
 8010aa0:	081287b7          	lui	a5,0x8128
 8010aa4:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010aa8:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_SrcBaseAddr = ADDR32(&(QSPI2->RXDATA));
 8010aaa:	081287b7          	lui	a5,0x8128
 8010aae:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010ab2:	18004737          	lui	a4,0x18004
 8010ab6:	04c70713          	addi	a4,a4,76 # 1800404c <_sp+0xfec404c>
 8010aba:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_BufferSize = size * 2;
 8010abc:	fec42783          	lw	a5,-20(s0)
 8010ac0:	00179713          	slli	a4,a5,0x1
 8010ac4:	081287b7          	lui	a5,0x8128
 8010ac8:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010acc:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_DstInc = PA2M_MDNA_ENABLE;
 8010ace:	081287b7          	lui	a5,0x8128
 8010ad2:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010ad6:	0007aa23          	sw	zero,20(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_SrcInc = PA2M_MSNA_DISABLE;
 8010ada:	081287b7          	lui	a5,0x8128
 8010ade:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010ae2:	6709                	lui	a4,0x2
 8010ae4:	cf98                	sw	a4,24(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_Width = PA2M_MDWIDTH_16BIT;
 8010ae6:	081287b7          	lui	a5,0x8128
 8010aea:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010aee:	6741                	lui	a4,0x10
 8010af0:	cfd8                	sw	a4,28(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_Mode = PA2M_MODE_NORMAL;
 8010af2:	081287b7          	lui	a5,0x8128
 8010af6:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010afa:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_PER_SEL = UDMA_SEL_QSPI2_RX_DMA;
 8010afe:	081287b7          	lui	a5,0x8128
 8010b02:	97878793          	addi	a5,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010b06:	0007a623          	sw	zero,12(a5)
    UDMA_PAM2M_Init(QSPI2_RX_DMA_DMA_CH, &UDMA_PAM2MStruct_QSPI2_Rx);
 8010b0a:	081287b7          	lui	a5,0x8128
 8010b0e:	97878593          	addi	a1,a5,-1672 # 8127978 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010b12:	180207b7          	lui	a5,0x18020
 8010b16:	4c078513          	addi	a0,a5,1216 # 180204c0 <_sp+0xfee04c0>
 8010b1a:	ebcf50ef          	jal	ra,80061d6 <UDMA_PAM2M_Init>
}
 8010b1e:	0001                	nop
 8010b20:	40f2                	lw	ra,28(sp)
 8010b22:	4462                	lw	s0,24(sp)
 8010b24:	6105                	addi	sp,sp,32
 8010b26:	8082                	ret

08010b28 <prvSetupHardware>:




void prvSetupHardware(void)
{
 8010b28:	1101                	addi	sp,sp,-32
 8010b2a:	ce06                	sw	ra,28(sp)
 8010b2c:	cc22                	sw	s0,24(sp)
 8010b2e:	1000                	addi	s0,sp,32

	iomux_config();
 8010b30:	9ffff0ef          	jal	ra,801052e <iomux_config>

	/* Init QSPI1 for RF & ADC & DAC configuration. */
	#ifdef MISC_HAS_QSPI1_HAS_CLK
	qspi1_clk_en(ENABLE);
 8010b34:	4505                	li	a0,1
 8010b36:	d78f50ef          	jal	ra,80060ae <qspi1_clk_en>
	#endif
	#ifdef MISC_HAS_QSPI1_RST
	qspi1_set_rst(DISABLE);
 8010b3a:	4501                	li	a0,0
 8010b3c:	bf4f50ef          	jal	ra,8005f30 <qspi1_set_rst>
	qspi1_set_rst(ENABLE);
 8010b40:	4505                	li	a0,1
 8010b42:	beef50ef          	jal	ra,8005f30 <qspi1_set_rst>
	#endif

	// step1 : clk_plllo_pll
	// 19.2MJTAG Debug124.8M
	SystemCoreClock = get_cpu_freq();
 8010b46:	e02f60ef          	jal	ra,8007148 <get_cpu_freq>
 8010b4a:	872a                	mv	a4,a0
 8010b4c:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
	DebugUart_Config();
 8010b50:	81dff0ef          	jal	ra,801036c <DebugUart_Config>
	printf("First config SystemCoreClock is %d Hz \r\n", SystemCoreClock);
 8010b54:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 8010b58:	85be                	mv	a1,a5
 8010b5a:	24818513          	addi	a0,gp,584 # 8118238 <__global_pointer$+0x248>
 8010b5e:	117050ef          	jal	ra,8016474 <iprintf>

	// 124.8MHzqspi119.2M
	if(SystemCoreClock > 2*38400000)
 8010b62:	80c1a703          	lw	a4,-2036(gp) # 81177fc <SystemCoreClock>
 8010b66:	0493e7b7          	lui	a5,0x493e
 8010b6a:	00e7fc63          	bgeu	a5,a4,8010b82 <prvSetupHardware+0x5a>
	{
		qspi1_cfg_clk_div( 96 );
 8010b6e:	06000513          	li	a0,96
 8010b72:	e34f50ef          	jal	ra,80061a6 <qspi1_cfg_clk_div>
		SPI1_Config();
 8010b76:	84dff0ef          	jal	ra,80103c2 <SPI1_Config>
    	config_thmts_rf_clkmode(0, 0); // 19.2M
 8010b7a:	4581                	li	a1,0
 8010b7c:	4501                	li	a0,0
 8010b7e:	7e0030ef          	jal	ra,801435e <config_thmts_rf_clkmode>
	}

	SystemCoreClock = get_cpu_freq();
 8010b82:	dc6f60ef          	jal	ra,8007148 <get_cpu_freq>
 8010b86:	872a                	mv	a4,a0
 8010b88:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
	DebugUart_Config();
 8010b8c:	fe0ff0ef          	jal	ra,801036c <DebugUart_Config>
	//19.2M
	printf("SystemCoreClock before RF config = %d Hz\r\n", SystemCoreClock);
 8010b90:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 8010b94:	85be                	mv	a1,a5
 8010b96:	27418513          	addi	a0,gp,628 # 8118264 <__global_pointer$+0x274>
 8010b9a:	0db050ef          	jal	ra,8016474 <iprintf>

	// 19.2MHzSPI
	qspi1_cfg_clk_div( 24 );
 8010b9e:	4561                	li	a0,24
 8010ba0:	e06f50ef          	jal	ra,80061a6 <qspi1_cfg_clk_div>
    SPI1_Config();
 8010ba4:	81fff0ef          	jal	ra,80103c2 <SPI1_Config>


    int delta_SysClock = 100000;
 8010ba8:	67e1                	lui	a5,0x18
 8010baa:	6a078793          	addi	a5,a5,1696 # 186a0 <__HEAP_SIZE+0x17ea0>
 8010bae:	fef42623          	sw	a5,-20(s0)
    uint8_t epoch = 0;
 8010bb2:	fe0405a3          	sb	zero,-21(s0)
    while(delta_SysClock > 24960)  // 200ppm124.8M
 8010bb6:	a079                	j	8010c44 <prvSetupHardware+0x11c>
    {
    	epoch++;
 8010bb8:	feb44783          	lbu	a5,-21(s0)
 8010bbc:	0785                	addi	a5,a5,1
 8010bbe:	fef405a3          	sb	a5,-21(s0)
    	printf("---------Epoch %d config RF \r\n" , epoch);
 8010bc2:	feb44783          	lbu	a5,-21(s0)
 8010bc6:	85be                	mv	a1,a5
 8010bc8:	2a018513          	addi	a0,gp,672 # 8118290 <__global_pointer$+0x2a0>
 8010bcc:	0a9050ef          	jal	ra,8016474 <iprintf>
        // PLLLO PLLCLK PLLDAC
		config_thmts_rf_pll_mfc();
 8010bd0:	04f030ef          	jal	ra,801441e <config_thmts_rf_pll_mfc>

		// 124.8MHz
	    config_thmts_rf_clkmode(0, 1);
 8010bd4:	4585                	li	a1,1
 8010bd6:	4501                	li	a0,0
 8010bd8:	786030ef          	jal	ra,801435e <config_thmts_rf_clkmode>

		// 
		SystemCoreClock =  get_cpu_freq();
 8010bdc:	d6cf60ef          	jal	ra,8007148 <get_cpu_freq>
 8010be0:	872a                	mv	a4,a0
 8010be2:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
		DebugUart_Config();
 8010be6:	f86ff0ef          	jal	ra,801036c <DebugUart_Config>
		delta_SysClock = abs(SystemCoreClock - 124800000);
 8010bea:	80c1a703          	lw	a4,-2036(gp) # 81177fc <SystemCoreClock>
 8010bee:	f88fb7b7          	lui	a5,0xf88fb
 8010bf2:	40078793          	addi	a5,a5,1024 # f88fb400 <_sp+0xf07bb400>
 8010bf6:	97ba                	add	a5,a5,a4
 8010bf8:	40f00733          	neg	a4,a5
 8010bfc:	0ae7e7b3          	max	a5,a5,a4
 8010c00:	fef42623          	sw	a5,-20(s0)

		printf("SystemCoreClock after  RF config = %d Hz , delta_SysClock = %d Hz\r\n",
 8010c04:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 8010c08:	fec42603          	lw	a2,-20(s0)
 8010c0c:	85be                	mv	a1,a5
 8010c0e:	2c018513          	addi	a0,gp,704 # 81182b0 <__global_pointer$+0x2c0>
 8010c12:	063050ef          	jal	ra,8016474 <iprintf>
				SystemCoreClock,
				delta_SysClock);

		// 124.8MHzqspi1
		// 
		if(delta_SysClock <= 24960)  //
 8010c16:	fec42703          	lw	a4,-20(s0)
 8010c1a:	6799                	lui	a5,0x6
 8010c1c:	18078793          	addi	a5,a5,384 # 6180 <__HEAP_SIZE+0x5980>
 8010c20:	00e7c963          	blt	a5,a4,8010c32 <prvSetupHardware+0x10a>
		{
			qspi1_cfg_clk_div( 96 );
 8010c24:	06000513          	li	a0,96
 8010c28:	d7ef50ef          	jal	ra,80061a6 <qspi1_cfg_clk_div>
	        SPI1_Config();
 8010c2c:	f96ff0ef          	jal	ra,80103c2 <SPI1_Config>
	        break;
 8010c30:	a00d                	j	8010c52 <prvSetupHardware+0x12a>
		}
		else
		{
	    	config_thmts_rf_clkmode(0, 0); // 19.2Mclk_pll19.2M
 8010c32:	4581                	li	a1,0
 8010c34:	4501                	li	a0,0
 8010c36:	728030ef          	jal	ra,801435e <config_thmts_rf_clkmode>
	    	qspi1_cfg_clk_div( 24 );
 8010c3a:	4561                	li	a0,24
 8010c3c:	d6af50ef          	jal	ra,80061a6 <qspi1_cfg_clk_div>
	        SPI1_Config();
 8010c40:	f82ff0ef          	jal	ra,80103c2 <SPI1_Config>
    while(delta_SysClock > 24960)  // 200ppm124.8M
 8010c44:	fec42703          	lw	a4,-20(s0)
 8010c48:	6799                	lui	a5,0x6
 8010c4a:	18078793          	addi	a5,a5,384 # 6180 <__HEAP_SIZE+0x5980>
 8010c4e:	f6e7c5e3          	blt	a5,a4,8010bb8 <prvSetupHardware+0x90>


    // step2: flashnodephymac
    // init flash
	#ifdef MISC_HAS_QSPI_XIP0_HAS_CLK
    qspi_xip0_clk_en(ENABLE);
 8010c52:	4505                	li	a0,1
 8010c54:	c82f50ef          	jal	ra,80060d6 <qspi_xip0_clk_en>
	#endif
	#ifdef MISC_HAS_QSPI_XIP0_CLK_DIV
    qspi_xip0_clk_div(0);
	#endif
	#ifdef MISC_HAS_QSPI_XIP0_RST
    qspi_xip0_set_rst(DISABLE);
 8010c58:	4501                	li	a0,0
 8010c5a:	afcf50ef          	jal	ra,8005f56 <qspi_xip0_set_rst>
    qspi_xip0_set_rst(ENABLE);
 8010c5e:	4505                	li	a0,1
 8010c60:	af6f50ef          	jal	ra,8005f56 <qspi_xip0_set_rst>
	#endif
	#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT == 1
    DisableDCache();
	#endif

    SPI_Init();
 8010c64:	f58f70ef          	jal	ra,80083bc <SPI_Init>
    SPI_ReadJEDEC();
 8010c68:	883f70ef          	jal	ra,80084ea <SPI_ReadJEDEC>
//    node_config.role = NODE_ROLE_ANCHOR_MASTER;          //
//    node_config.dev_id = 0;
//    node_config.group_id = 0;

//    // nodeflash
    node_config.role = NODE_ROLE_ANCHOR_SLAVE_NORMAL;          //
 8010c6c:	081197b7          	lui	a5,0x8119
 8010c70:	00c78793          	addi	a5,a5,12 # 811900c <node_config>
 8010c74:	4705                	li	a4,1
 8010c76:	00e78123          	sb	a4,2(a5)
    node_config.dev_id = 1;
 8010c7a:	081197b7          	lui	a5,0x8119
 8010c7e:	4705                	li	a4,1
 8010c80:	00e78623          	sb	a4,12(a5) # 811900c <node_config>
    node_config.group_id = 0;
 8010c84:	081197b7          	lui	a5,0x8119
 8010c88:	00c78793          	addi	a5,a5,12 # 811900c <node_config>
 8010c8c:	000780a3          	sb	zero,1(a5)


    write_flash_node_config();
 8010c90:	b1bf70ef          	jal	ra,80087aa <write_flash_node_config>

    // macflash
    mac_config.TIMER_AAR=7800;
 8010c94:	081197b7          	lui	a5,0x8119
 8010c98:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8010c9c:	0007c703          	lbu	a4,0(a5)
 8010ca0:	8b01                	andi	a4,a4,0
 8010ca2:	07876713          	ori	a4,a4,120
 8010ca6:	00e78023          	sb	a4,0(a5)
 8010caa:	0017c703          	lbu	a4,1(a5)
 8010cae:	8b01                	andi	a4,a4,0
 8010cb0:	01e76713          	ori	a4,a4,30
 8010cb4:	00e780a3          	sb	a4,1(a5)
    mac_config.TickPerSlot=5;
 8010cb8:	081197b7          	lui	a5,0x8119
 8010cbc:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8010cc0:	0027c703          	lbu	a4,2(a5)
 8010cc4:	8b01                	andi	a4,a4,0
 8010cc6:	00576713          	ori	a4,a4,5
 8010cca:	00e78123          	sb	a4,2(a5)
 8010cce:	0037c703          	lbu	a4,3(a5)
 8010cd2:	8b01                	andi	a4,a4,0
 8010cd4:	00e781a3          	sb	a4,3(a5)
    mac_config.MAC_SCHEME_ID=1;
 8010cd8:	081197b7          	lui	a5,0x8119
 8010cdc:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8010ce0:	0047c703          	lbu	a4,4(a5)
 8010ce4:	8b01                	andi	a4,a4,0
 8010ce6:	00176713          	ori	a4,a4,1
 8010cea:	00e78223          	sb	a4,4(a5)
 8010cee:	0057c703          	lbu	a4,5(a5)
 8010cf2:	8b01                	andi	a4,a4,0
 8010cf4:	00e782a3          	sb	a4,5(a5)
    write_flash_mac_config();
 8010cf8:	b57f70ef          	jal	ra,800884e <write_flash_mac_config>

    // phyflash
	phy_config.bit_rate = 3;              // bit_rate8M
 8010cfc:	081197b7          	lui	a5,0x8119
 8010d00:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d04:	470d                	li	a4,3
 8010d06:	00e78023          	sb	a4,0(a5)
	phy_config.preamble_length = 128;     // 128
 8010d0a:	081197b7          	lui	a5,0x8119
 8010d0e:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d12:	f8000713          	li	a4,-128
 8010d16:	00e780a3          	sb	a4,1(a5)
	phy_config.freq_grid = 0;             // 
 8010d1a:	081197b7          	lui	a5,0x8119
 8010d1e:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d22:	00078123          	sb	zero,2(a5)
//	phy_config.rf_chan_num = 1;           // RF1
//	phy_config.AOA_enable = 0;            // AOA

	phy_config.rf_chan_num = 4;           // RF3
 8010d26:	081197b7          	lui	a5,0x8119
 8010d2a:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d2e:	4711                	li	a4,4
 8010d30:	00e781a3          	sb	a4,3(a5)
	phy_config.AOA_enable = 1;            // AOA
 8010d34:	081197b7          	lui	a5,0x8119
 8010d38:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d3c:	4705                	li	a4,1
 8010d3e:	00e78223          	sb	a4,4(a5)

	phy_config.gain_mode = 1;             // AGC
 8010d42:	081197b7          	lui	a5,0x8119
 8010d46:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d4a:	4705                	li	a4,1
 8010d4c:	00e782a3          	sb	a4,5(a5)
	phy_config.gain_value = 44;           // 
 8010d50:	081197b7          	lui	a5,0x8119
 8010d54:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010d58:	02c00713          	li	a4,44
 8010d5c:	00e78323          	sb	a4,6(a5)

    write_flash_phy_config();
 8010d60:	a9bf70ef          	jal	ra,80087fa <write_flash_phy_config>
    write_flash_mac_config();
 8010d64:	aebf70ef          	jal	ra,800884e <write_flash_mac_config>
    write_flash_node_config();
 8010d68:	a43f70ef          	jal	ra,80087aa <write_flash_node_config>
#endif
    // flash
    read_flash_node_config();
 8010d6c:	b2ff70ef          	jal	ra,800889a <read_flash_node_config>
    read_flash_phy_config();
 8010d70:	b6ff70ef          	jal	ra,80088de <read_flash_phy_config>
    read_flash_mac_config();
 8010d74:	bb3f70ef          	jal	ra,8008926 <read_flash_mac_config>

    //node
    init_node();
 8010d78:	1d3000ef          	jal	ra,801174a <init_node>

	//mac
	TIMER_AAR = mac_config.TIMER_AAR;
 8010d7c:	081197b7          	lui	a5,0x8119
 8010d80:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8010d84:	0007c703          	lbu	a4,0(a5)
 8010d88:	0017c783          	lbu	a5,1(a5)
 8010d8c:	07a2                	slli	a5,a5,0x8
 8010d8e:	8fd9                	or	a5,a5,a4
 8010d90:	0807c733          	zext.h	a4,a5
 8010d94:	081197b7          	lui	a5,0x8119
 8010d98:	08e79023          	sh	a4,128(a5) # 8119080 <TIMER_AAR>
    TickPerSlot = mac_config.TickPerSlot;
 8010d9c:	081197b7          	lui	a5,0x8119
 8010da0:	01878793          	addi	a5,a5,24 # 8119018 <mac_config>
 8010da4:	0027c703          	lbu	a4,2(a5)
 8010da8:	0037c783          	lbu	a5,3(a5)
 8010dac:	07a2                	slli	a5,a5,0x8
 8010dae:	8fd9                	or	a5,a5,a4
 8010db0:	0807c733          	zext.h	a4,a5
 8010db4:	081197b7          	lui	a5,0x8119
 8010db8:	08e79123          	sh	a4,130(a5) # 8119082 <TickPerSlot>
    MAC_SCHEME_ID=1;
 8010dbc:	081197b7          	lui	a5,0x8119
 8010dc0:	4705                	li	a4,1
 8010dc2:	08e79223          	sh	a4,132(a5) # 8119084 <MAC_SCHEME_ID>
    switch (MAC_SCHEME_ID)
 8010dc6:	081197b7          	lui	a5,0x8119
 8010dca:	0847d783          	lhu	a5,132(a5) # 8119084 <MAC_SCHEME_ID>
 8010dce:	4705                	li	a4,1
 8010dd0:	00e78663          	beq	a5,a4,8010ddc <prvSetupHardware+0x2b4>
 8010dd4:	4709                	li	a4,2
 8010dd6:	00e78b63          	beq	a5,a4,8010dec <prvSetupHardware+0x2c4>
    }
    case 2:
        // MAC2
        break;
    default:
        break;
 8010dda:	a811                	j	8010dee <prvSetupHardware+0x2c6>
        node.p_supfrm_desc = &supfrm_desc;
 8010ddc:	081287b7          	lui	a5,0x8128
 8010de0:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8010de4:	82818713          	addi	a4,gp,-2008 # 8117818 <supfrm_desc>
 8010de8:	c3d8                	sw	a4,4(a5)
        break;
 8010dea:	a011                	j	8010dee <prvSetupHardware+0x2c6>
        break;
 8010dec:	0001                	nop
    }

	//phy
	thmts_phycfg.aoa_enable  = phy_config.AOA_enable;
 8010dee:	081197b7          	lui	a5,0x8119
 8010df2:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010df6:	0047c703          	lbu	a4,4(a5)
 8010dfa:	081137b7          	lui	a5,0x8113
 8010dfe:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8010e02:	00e78b23          	sb	a4,22(a5)
	thmts_phycfg.rf_chan_num = phy_config.rf_chan_num;
 8010e06:	081197b7          	lui	a5,0x8119
 8010e0a:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010e0e:	0037c703          	lbu	a4,3(a5)
 8010e12:	081137b7          	lui	a5,0x8113
 8010e16:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8010e1a:	00e78a23          	sb	a4,20(a5)
    uint32_t case_idx = phy_config.bit_rate;
 8010e1e:	081197b7          	lui	a5,0x8119
 8010e22:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010e26:	0007c783          	lbu	a5,0(a5)
 8010e2a:	fef42223          	sw	a5,-28(s0)
	case_idx = 0x3;
 8010e2e:	478d                	li	a5,3
 8010e30:	fef42223          	sw	a5,-28(s0)
	thmts_phycfg.preamble_length = 128;
 8010e34:	081137b7          	lui	a5,0x8113
 8010e38:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8010e3c:	08000713          	li	a4,128
 8010e40:	c798                	sw	a4,8(a5)
    Set_Channel_Config_By_Case( case_idx );
 8010e42:	fe442503          	lw	a0,-28(s0)
 8010e46:	531000ef          	jal	ra,8011b76 <Set_Channel_Config_By_Case>

	// step 3: RFtxrxadc
	config_thmts_rf_allinone(thmts_phycfg.rf_chan_num);
 8010e4a:	081137b7          	lui	a5,0x8113
 8010e4e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8010e52:	0147c783          	lbu	a5,20(a5)
 8010e56:	853e                	mv	a0,a5
 8010e58:	640030ef          	jal	ra,8014498 <config_thmts_rf_allinone>

	// step 4: uwb-bb
	apb_slv0_async_fifo_clk_en( ENABLE );
 8010e5c:	4505                	li	a0,1
 8010e5e:	9b6f50ef          	jal	ra,8006014 <apb_slv0_async_fifo_clk_en>
    apb_slv0_clk_div( 0 );
 8010e62:	4501                	li	a0,0
 8010e64:	b12f50ef          	jal	ra,8006176 <apb_slv0_clk_div>

    // init uwb-bb and download firmware
	init_thmts_bb();
 8010e68:	a14fe0ef          	jal	ra,800f07c <init_thmts_bb>
   	enable_thmts_bb_pwm(1000000, 65536, 32768);
 8010e6c:	6621                	lui	a2,0x8
 8010e6e:	65c1                	lui	a1,0x10
 8010e70:	000f47b7          	lui	a5,0xf4
 8010e74:	24078513          	addi	a0,a5,576 # f4240 <__HEAP_SIZE+0xf3a40>
 8010e78:	f44fe0ef          	jal	ra,800f5bc <enable_thmts_bb_pwm>
//	BB_TX_MODULE_POWER_DOWN;
//
//	BB_RX_MODULE_POWER_ON;
//	BB_RX_MODULE_POWER_DOWN;

   	if (node.role == NODE_ROLE_SELFTESTER_IN)
 8010e7c:	081287b7          	lui	a5,0x8128
 8010e80:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8010e84:	0027c703          	lbu	a4,2(a5)
 8010e88:	4791                	li	a5,4
 8010e8a:	00f71c63          	bne	a4,a5,8010ea2 <prvSetupHardware+0x37a>
   		ENABLE_BB_LOOPBACK;
 8010e8e:	4685                	li	a3,1
 8010e90:	4605                	li	a2,1
 8010e92:	4581                	li	a1,0
 8010e94:	00fb07b7          	lui	a5,0xfb0
 8010e98:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 8010e9c:	81afe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
 8010ea0:	a811                	j	8010eb4 <prvSetupHardware+0x38c>
   	else
   		DISABLE_BB_LOOPBACK;
 8010ea2:	4681                	li	a3,0
 8010ea4:	4605                	li	a2,1
 8010ea6:	4581                	li	a1,0
 8010ea8:	00fb07b7          	lui	a5,0xfb0
 8010eac:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 8010eb0:	806fe0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	// 
	RF_TX_POWER_DOWN;
 8010eb4:	4685                	li	a3,1
 8010eb6:	4605                	li	a2,1
 8010eb8:	4599                	li	a1,6
 8010eba:	00fe0537          	lui	a0,0xfe0
 8010ebe:	ff9fd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	// 
	config_thmts_bb_rx_sw_lna_off(4);
 8010ec2:	4511                	li	a0,4
 8010ec4:	986ff0ef          	jal	ra,801004a <config_thmts_bb_rx_sw_lna_off>

	if(phy_config.gain_mode == 1)  //AGC
 8010ec8:	081197b7          	lui	a5,0x8119
 8010ecc:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010ed0:	0057c703          	lbu	a4,5(a5)
 8010ed4:	4785                	li	a5,1
 8010ed6:	00f71c63          	bne	a4,a5,8010eee <prvSetupHardware+0x3c6>
	{
		DAGC_ENABLE;
 8010eda:	4685                	li	a3,1
 8010edc:	4611                	li	a2,4
 8010ede:	4591                	li	a1,4
 8010ee0:	02fd07b7          	lui	a5,0x2fd0
 8010ee4:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 8010ee8:	fcffd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
 8010eec:	a03d                	j	8010f1a <prvSetupHardware+0x3f2>
	}
	else  //
	{
		DAGC_DISABLE;
 8010eee:	4681                	li	a3,0
 8010ef0:	4611                	li	a2,4
 8010ef2:	4591                	li	a1,4
 8010ef4:	02fd07b7          	lui	a5,0x2fd0
 8010ef8:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 8010efc:	fbbfd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		SET_FIX_GAIN(phy_config.gain_value);
 8010f00:	081197b7          	lui	a5,0x8119
 8010f04:	01078793          	addi	a5,a5,16 # 8119010 <phy_config>
 8010f08:	0067c783          	lbu	a5,6(a5)
 8010f0c:	86be                	mv	a3,a5
 8010f0e:	4619                	li	a2,6
 8010f10:	4581                	li	a1,0
 8010f12:	00fe0537          	lui	a0,0xfe0
 8010f16:	fa1fd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	}

	// step 5: 
	#ifdef MISC_HAS_USART1_HAS_CLK
	usart1_clk_en(ENABLE);
 8010f1a:	4505                	li	a0,1
 8010f1c:	9e2f50ef          	jal	ra,80060fe <usart1_clk_en>
	#endif
	#ifdef MISC_HAS_USART1_RST
	usart1_set_rst(DISABLE);
 8010f20:	4501                	li	a0,0
 8010f22:	85af50ef          	jal	ra,8005f7c <usart1_set_rst>
	usart1_set_rst(ENABLE);
 8010f26:	4505                	li	a0,1
 8010f28:	854f50ef          	jal	ra,8005f7c <usart1_set_rst>
	#endif
	// config UART1 and DMA
	USART1_config();
 8010f2c:	867ff0ef          	jal	ra,8010792 <USART1_config>



    /* Init LGPIO configuration.*/
    #ifdef MISC_HAS_LGPIO0_HAS_CLK
    lgpio0_clk_en(ENABLE);
 8010f30:	4505                	li	a0,1
 8010f32:	908f50ef          	jal	ra,800603a <lgpio0_clk_en>
    #endif
    #ifdef MISC_HAS_LGPIO0_RST
    lgpio0_set_rst(DISABLE);
 8010f36:	4501                	li	a0,0
 8010f38:	f87f40ef          	jal	ra,8005ebe <lgpio0_set_rst>
    lgpio0_set_rst(ENABLE);
 8010f3c:	4505                	li	a0,1
 8010f3e:	f81f40ef          	jal	ra,8005ebe <lgpio0_set_rst>
    #endif

    /* Init QSPI2 for IMU configuration. */
    #ifdef MISC_HAS_QSPI2_HAS_CLK
    qspi2_clk_en(ENABLE);
 8010f42:	4505                	li	a0,1
 8010f44:	942f50ef          	jal	ra,8006086 <qspi2_clk_en>
    #endif
    #ifdef MISC_HAS_QSPI2_RST
    qspi2_set_rst(DISABLE);
 8010f48:	4501                	li	a0,0
 8010f4a:	fc1f40ef          	jal	ra,8005f0a <qspi2_set_rst>
    qspi2_set_rst(ENABLE);
 8010f4e:	4505                	li	a0,1
 8010f50:	fbbf40ef          	jal	ra,8005f0a <qspi2_set_rst>
    #endif

    SPI2_Config();
 8010f54:	cc4ff0ef          	jal	ra,8010418 <SPI2_Config>

    /* addition cs gpio for bmm, bmp and imu*/
    LGPIO_Mode(LGPIO0, LGPIO_PinSource1, PP);
 8010f58:	4605                	li	a2,1
 8010f5a:	4589                	li	a1,2
 8010f5c:	18008537          	lui	a0,0x18008
 8010f60:	b09f40ef          	jal	ra,8005a68 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource1, 1);
 8010f64:	4605                	li	a2,1
 8010f66:	4589                	li	a1,2
 8010f68:	18008537          	lui	a0,0x18008
 8010f6c:	ab3f40ef          	jal	ra,8005a1e <LGPIO_WriteBit>

    LGPIO_Mode(LGPIO0, LGPIO_PinSource4, PP);
 8010f70:	4605                	li	a2,1
 8010f72:	45c1                	li	a1,16
 8010f74:	18008537          	lui	a0,0x18008
 8010f78:	af1f40ef          	jal	ra,8005a68 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource4, 1);
 8010f7c:	4605                	li	a2,1
 8010f7e:	45c1                	li	a1,16
 8010f80:	18008537          	lui	a0,0x18008
 8010f84:	a9bf40ef          	jal	ra,8005a1e <LGPIO_WriteBit>

    LGPIO_Mode(LGPIO0, LGPIO_PinSource5, PP);
 8010f88:	4605                	li	a2,1
 8010f8a:	02000593          	li	a1,32
 8010f8e:	18008537          	lui	a0,0x18008
 8010f92:	ad7f40ef          	jal	ra,8005a68 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource5, 1);
 8010f96:	4605                	li	a2,1
 8010f98:	02000593          	li	a1,32
 8010f9c:	18008537          	lui	a0,0x18008
 8010fa0:	a7ff40ef          	jal	ra,8005a1e <LGPIO_WriteBit>

    /* rst gpio for imu*/
    LGPIO_Mode(LGPIO0, LGPIO_PinSource7, PP);
 8010fa4:	4605                	li	a2,1
 8010fa6:	08000593          	li	a1,128
 8010faa:	18008537          	lui	a0,0x18008
 8010fae:	abbf40ef          	jal	ra,8005a68 <LGPIO_Mode>



	#ifdef MISC_HAS_UDMA0_HAS_CLK
	udma0_clk_en(ENABLE);
 8010fb2:	4505                	li	a0,1
 8010fb4:	99af50ef          	jal	ra,800614e <udma0_clk_en>
	#endif
	#ifdef MISC_HAS_UDMA0_RST
	udma0_set_rst(DISABLE);
 8010fb8:	4501                	li	a0,0
 8010fba:	fe9f40ef          	jal	ra,8005fa2 <udma0_set_rst>
	udma0_set_rst(ENABLE);
 8010fbe:	4505                	li	a0,1
 8010fc0:	fe3f40ef          	jal	ra,8005fa2 <udma0_set_rst>
	#endif
    UDMA_USART1_RX(p_UartRxDma_Buff);
 8010fc4:	81c1a783          	lw	a5,-2020(gp) # 811780c <p_UartRxDma_Buff>
 8010fc8:	853e                	mv	a0,a5
 8010fca:	91bff0ef          	jal	ra,80108e4 <UDMA_USART1_RX>

	#ifdef MISC_HAS_BASIC_TIMER0_HAS_CLK
    basic_timer0_clk_en(ENABLE);
 8010fce:	4505                	li	a0,1
 8010fd0:	890f50ef          	jal	ra,8006060 <basic_timer0_clk_en>
	#endif
	#ifdef MISC_HAS_BASIC_TIMER0_RST
    basic_timer0_set_rst(DISABLE);
 8010fd4:	4501                	li	a0,0
 8010fd6:	f0ff40ef          	jal	ra,8005ee4 <basic_timer0_set_rst>
    basic_timer0_set_rst(ENABLE);
 8010fda:	4505                	li	a0,1
 8010fdc:	f09f40ef          	jal	ra,8005ee4 <basic_timer0_set_rst>
	#endif
    TIMER_Config();
 8010fe0:	cfeff0ef          	jal	ra,80104de <TIMER_Config>
    __RV_CSR_SET(CSR_MSTATUS, MSTATUS_MIE);
 8010fe4:	47a1                	li	a5,8
 8010fe6:	fef42023          	sw	a5,-32(s0)
 8010fea:	fe042783          	lw	a5,-32(s0)
 8010fee:	3007a073          	csrs	mstatus,a5
}
 8010ff2:	0001                	nop
    __enable_irq();

//    // Init USART0 for data inout.  UART0 is exactly Debug UART.
//	USART_ITConfig( USART0, USART_INT_EN_RXIE, ENABLE );

    ECLIC_Register_IRQ(UDMA0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8010ff4:	080097b7          	lui	a5,0x8009
 8010ff8:	d2878793          	addi	a5,a5,-728 # 8008d28 <UDMA_IRQHandler>
 8010ffc:	4705                	li	a4,1
 8010ffe:	4685                	li	a3,1
 8011000:	4601                	li	a2,0
 8011002:	4581                	li	a1,0
 8011004:	4551                	li	a0,20
 8011006:	d0cf60ef          	jal	ra,8007512 <ECLIC_Register_IRQ>
        ECLIC_LEVEL_TRIGGER, 1, 1,
        UDMA_IRQHandler);
    UDMA_PA2M_ITConfig(USART1_USART_DMA_TX_DMA_IRQ, PA2M_FTRANS_IRQ_EN, ENABLE);
 801100a:	4605                	li	a2,1
 801100c:	4585                	li	a1,1
 801100e:	180217b7          	lui	a5,0x18021
 8011012:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8011016:	ab8f50ef          	jal	ra,80062ce <UDMA_PA2M_ITConfig>
    UDMA_PA2M_ITConfig(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_EN, ENABLE);
 801101a:	4605                	li	a2,1
 801101c:	4585                	li	a1,1
 801101e:	180217b7          	lui	a5,0x18021
 8011022:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8011026:	aa8f50ef          	jal	ra,80062ce <UDMA_PA2M_ITConfig>

    /* register interrupt BASIC_TIMER0_IRQn */
    ECLIC_Register_IRQ(BASIC_TIMER0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 801102a:	080097b7          	lui	a5,0x8009
 801102e:	9d878793          	addi	a5,a5,-1576 # 80089d8 <BASIC_TIMER0_IRQHandler>
 8011032:	4701                	li	a4,0
 8011034:	4685                	li	a3,1
 8011036:	4601                	li	a2,0
 8011038:	4581                	li	a1,0
 801103a:	4579                	li	a0,30
 801103c:	cd6f60ef          	jal	ra,8007512 <ECLIC_Register_IRQ>
                                    ECLIC_LEVEL_TRIGGER, 1, 0,
                                    BASIC_TIMER0_IRQHandler);

    /* register interrupt THURDZ_BB_IRQn */
	ECLIC_Register_IRQ( THURDZ_BB_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8011040:	080097b7          	lui	a5,0x8009
 8011044:	be278793          	addi	a5,a5,-1054 # 8008be2 <THURDZ_BB_IRQHandler>
 8011048:	470d                	li	a4,3
 801104a:	4685                	li	a3,1
 801104c:	4605                	li	a2,1
 801104e:	4581                	li	a1,0
 8011050:	02100513          	li	a0,33
 8011054:	cbef60ef          	jal	ra,8007512 <ECLIC_Register_IRQ>
                        ECLIC_POSTIVE_EDGE_TRIGGER, 1, 3,
						THURDZ_BB_IRQHandler );


   /* register interrupt LGPIO0_IMU_IRQHandler */
	ECLIC_Register_IRQ(LGPIO0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8011058:	080097b7          	lui	a5,0x8009
 801105c:	e8678793          	addi	a5,a5,-378 # 8008e86 <LGPIO0_IMU_IRQHandler>
 8011060:	4709                	li	a4,2
 8011062:	4685                	li	a3,1
 8011064:	4605                	li	a2,1
 8011066:	4581                	li	a1,0
 8011068:	02000513          	li	a0,32
 801106c:	ca6f60ef          	jal	ra,8007512 <ECLIC_Register_IRQ>
									ECLIC_POSTIVE_EDGE_TRIGGER, 1, 2,
									LGPIO0_IMU_IRQHandler);
	// IMU

	return;
 8011070:	0001                	nop
}
 8011072:	40f2                	lw	ra,28(sp)
 8011074:	4462                	lw	s0,24(sp)
 8011076:	6105                	addi	sp,sp,32
 8011078:	8082                	ret

0801107a <thmts_ctrl_cmd_proc_init>:
#include <stdio.h>

thmts_ctrl_cmd_proc_t thmts_ctrl_cmd_proc;

bool thmts_ctrl_cmd_proc_init( thmts_ctrl_cmd_proc_t* p )
{
 801107a:	7179                	addi	sp,sp,-48
 801107c:	d606                	sw	ra,44(sp)
 801107e:	d422                	sw	s0,40(sp)
 8011080:	1800                	addi	s0,sp,48
 8011082:	fca42e23          	sw	a0,-36(s0)
    void* serial_cmd_buf_ptr = malloc( THMTS_CTRL_SERIAL_BUF_SIZE );
 8011086:	08000513          	li	a0,128
 801108a:	0d6050ef          	jal	ra,8016160 <malloc>
 801108e:	87aa                	mv	a5,a0
 8011090:	fef42623          	sw	a5,-20(s0)
    if( serial_cmd_buf_ptr )
 8011094:	fec42783          	lw	a5,-20(s0)
 8011098:	cfad                	beqz	a5,8011112 <thmts_ctrl_cmd_proc_init+0x98>
    {
        if( ring_buf_init( &p->cmd_ringbuf, serial_cmd_buf_ptr, THMTS_CTRL_SERIAL_BUF_SIZE )  )
 801109a:	fdc42783          	lw	a5,-36(s0)
 801109e:	08000613          	li	a2,128
 80110a2:	fec42583          	lw	a1,-20(s0)
 80110a6:	853e                	mv	a0,a5
 80110a8:	c49fd0ef          	jal	ra,800ecf0 <ring_buf_init>
 80110ac:	87aa                	mv	a5,a0
 80110ae:	cfa1                	beqz	a5,8011106 <thmts_ctrl_cmd_proc_init+0x8c>
        {
            p->curr_msg_buf_ptr = NULL;
 80110b0:	fdc42783          	lw	a5,-36(s0)
 80110b4:	0007ae23          	sw	zero,28(a5)
            p->curr_msg_byte_num = 0;
 80110b8:	fdc42783          	lw	a5,-36(s0)
 80110bc:	00079a23          	sh	zero,20(a5)
            p->curr_msg_crc = 0;
 80110c0:	fdc42783          	lw	a5,-36(s0)
 80110c4:	00078b23          	sb	zero,22(a5)
            p->curr_msg_id = 0;
 80110c8:	fdc42783          	lw	a5,-36(s0)
 80110cc:	000789a3          	sb	zero,19(a5)
            p->curr_msg_length = 0xffff;
 80110d0:	fdc42783          	lw	a5,-36(s0)
 80110d4:	577d                	li	a4,-1
 80110d6:	00e79c23          	sh	a4,24(a5)
            p->curr_msg_node_cnt = 0;
 80110da:	fdc42783          	lw	a5,-36(s0)
 80110de:	00078823          	sb	zero,16(a5)
            p->curr_msg_status = 0;
 80110e2:	fdc42783          	lw	a5,-36(s0)
 80110e6:	00078923          	sb	zero,18(a5)
            p->curr_msg_type = 0;
 80110ea:	fdc42783          	lw	a5,-36(s0)
 80110ee:	000788a3          	sb	zero,17(a5)
            p->msg_node_list_head = NULL;
 80110f2:	fdc42783          	lw	a5,-36(s0)
 80110f6:	0207a023          	sw	zero,32(a5)
            p->msg_node_list_tail = NULL;
 80110fa:	fdc42783          	lw	a5,-36(s0)
 80110fe:	0207a223          	sw	zero,36(a5)
            return true;
 8011102:	4785                	li	a5,1
 8011104:	a801                	j	8011114 <thmts_ctrl_cmd_proc_init+0x9a>
        }
        else
        {
            free( serial_cmd_buf_ptr );
 8011106:	fec42503          	lw	a0,-20(s0)
 801110a:	05e050ef          	jal	ra,8016168 <free>
            return false;
 801110e:	4781                	li	a5,0
 8011110:	a011                	j	8011114 <thmts_ctrl_cmd_proc_init+0x9a>
        }
    }
    else return false;
 8011112:	4781                	li	a5,0
}
 8011114:	853e                	mv	a0,a5
 8011116:	50b2                	lw	ra,44(sp)
 8011118:	5422                	lw	s0,40(sp)
 801111a:	6145                	addi	sp,sp,48
 801111c:	8082                	ret

0801111e <thmts_ctrl_cmd_proc_insert_rx_bytes>:

inline void thmts_ctrl_cmd_proc_insert_rx_bytes( thmts_ctrl_cmd_proc_t* p, uint8_t* buf, uint32_t len )
{
 801111e:	1101                	addi	sp,sp,-32
 8011120:	ce06                	sw	ra,28(sp)
 8011122:	cc22                	sw	s0,24(sp)
 8011124:	1000                	addi	s0,sp,32
 8011126:	fea42623          	sw	a0,-20(s0)
 801112a:	feb42423          	sw	a1,-24(s0)
 801112e:	fec42223          	sw	a2,-28(s0)
    ring_buf_put( &( p->cmd_ringbuf ), buf, len );
 8011132:	fec42783          	lw	a5,-20(s0)
 8011136:	fe442603          	lw	a2,-28(s0)
 801113a:	fe842583          	lw	a1,-24(s0)
 801113e:	853e                	mv	a0,a5
 8011140:	c15fd0ef          	jal	ra,800ed54 <ring_buf_put>
}
 8011144:	0001                	nop
 8011146:	40f2                	lw	ra,28(sp)
 8011148:	4462                	lw	s0,24(sp)
 801114a:	6105                	addi	sp,sp,32
 801114c:	8082                	ret

0801114e <thmts_ctrl_cmd_proc_per_byte>:

static inline void thmts_ctrl_cmd_proc_per_byte( thmts_ctrl_cmd_proc_t* p, uint8_t msg_byte )
{
 801114e:	7179                	addi	sp,sp,-48
 8011150:	d606                	sw	ra,44(sp)
 8011152:	d422                	sw	s0,40(sp)
 8011154:	1800                	addi	s0,sp,48
 8011156:	fca42e23          	sw	a0,-36(s0)
 801115a:	87ae                	mv	a5,a1
 801115c:	fcf40da3          	sb	a5,-37(s0)
    if( p->curr_msg_byte_num <THMTS_CTRL_SERIAL_CMD_HEAD_LEN )
 8011160:	fdc42783          	lw	a5,-36(s0)
 8011164:	0147d703          	lhu	a4,20(a5)
 8011168:	4785                	li	a5,1
 801116a:	04e7e363          	bltu	a5,a4,80111b0 <thmts_ctrl_cmd_proc_per_byte+0x62>
    {
        if( msg_byte == THMTS_CTRL_SERIAL_CMD_HEAD_BYTE( p->curr_msg_byte_num ) )
 801116e:	fdb44703          	lbu	a4,-37(s0)
 8011172:	fdc42783          	lw	a5,-36(s0)
 8011176:	0147d783          	lhu	a5,20(a5)
 801117a:	078e                	slli	a5,a5,0x3
 801117c:	66a5                	lui	a3,0x9
 801117e:	0eb68693          	addi	a3,a3,235 # 90eb <__HEAP_SIZE+0x88eb>
 8011182:	40f6d7b3          	sra	a5,a3,a5
 8011186:	0ff7f793          	zext.b	a5,a5
 801118a:	00f71e63          	bne	a4,a5,80111a6 <thmts_ctrl_cmd_proc_per_byte+0x58>
        p->curr_msg_byte_num++;
 801118e:	fdc42783          	lw	a5,-36(s0)
 8011192:	0147d783          	lhu	a5,20(a5)
 8011196:	0785                	addi	a5,a5,1
 8011198:	0807c733          	zext.h	a4,a5
 801119c:	fdc42783          	lw	a5,-36(s0)
 80111a0:	00e79a23          	sh	a4,20(a5)
        p->curr_msg_type = 0;
        p->curr_msg_status = 0;
        p->curr_msg_id = 0;
        p->curr_msg_buf_ptr = NULL;
    }
}
 80111a4:	a6cd                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
        p->curr_msg_byte_num = 0;
 80111a6:	fdc42783          	lw	a5,-36(s0)
 80111aa:	00079a23          	sh	zero,20(a5)
}
 80111ae:	aee1                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN )
 80111b0:	fdc42783          	lw	a5,-36(s0)
 80111b4:	0147d703          	lhu	a4,20(a5)
 80111b8:	4789                	li	a5,2
 80111ba:	04f71363          	bne	a4,a5,8011200 <thmts_ctrl_cmd_proc_per_byte+0xb2>
        p->curr_msg_length = msg_byte;
 80111be:	fdb44783          	lbu	a5,-37(s0)
 80111c2:	0807c733          	zext.h	a4,a5
 80111c6:	fdc42783          	lw	a5,-36(s0)
 80111ca:	00e79c23          	sh	a4,24(a5)
        p->curr_msg_crc += msg_byte;
 80111ce:	fdc42783          	lw	a5,-36(s0)
 80111d2:	0167c703          	lbu	a4,22(a5)
 80111d6:	fdb44783          	lbu	a5,-37(s0)
 80111da:	97ba                	add	a5,a5,a4
 80111dc:	0ff7f713          	zext.b	a4,a5
 80111e0:	fdc42783          	lw	a5,-36(s0)
 80111e4:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 80111e8:	fdc42783          	lw	a5,-36(s0)
 80111ec:	0147d783          	lhu	a5,20(a5)
 80111f0:	0785                	addi	a5,a5,1
 80111f2:	0807c733          	zext.h	a4,a5
 80111f6:	fdc42783          	lw	a5,-36(s0)
 80111fa:	00e79a23          	sh	a4,20(a5)
}
 80111fe:	a661                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 )
 8011200:	fdc42783          	lw	a5,-36(s0)
 8011204:	0147d703          	lhu	a4,20(a5)
 8011208:	478d                	li	a5,3
 801120a:	0cf71763          	bne	a4,a5,80112d8 <thmts_ctrl_cmd_proc_per_byte+0x18a>
        p->curr_msg_length |= ( msg_byte << 8 );
 801120e:	fdc42783          	lw	a5,-36(s0)
 8011212:	0187d783          	lhu	a5,24(a5)
 8011216:	01079713          	slli	a4,a5,0x10
 801121a:	8741                	srai	a4,a4,0x10
 801121c:	fdb44783          	lbu	a5,-37(s0)
 8011220:	07a2                	slli	a5,a5,0x8
 8011222:	07c2                	slli	a5,a5,0x10
 8011224:	87c1                	srai	a5,a5,0x10
 8011226:	8fd9                	or	a5,a5,a4
 8011228:	07c2                	slli	a5,a5,0x10
 801122a:	87c1                	srai	a5,a5,0x10
 801122c:	0807c733          	zext.h	a4,a5
 8011230:	fdc42783          	lw	a5,-36(s0)
 8011234:	00e79c23          	sh	a4,24(a5)
        p->curr_msg_crc += msg_byte;
 8011238:	fdc42783          	lw	a5,-36(s0)
 801123c:	0167c703          	lbu	a4,22(a5)
 8011240:	fdb44783          	lbu	a5,-37(s0)
 8011244:	97ba                	add	a5,a5,a4
 8011246:	0ff7f713          	zext.b	a4,a5
 801124a:	fdc42783          	lw	a5,-36(s0)
 801124e:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8011252:	fdc42783          	lw	a5,-36(s0)
 8011256:	0147d783          	lhu	a5,20(a5)
 801125a:	0785                	addi	a5,a5,1
 801125c:	0807c733          	zext.h	a4,a5
 8011260:	fdc42783          	lw	a5,-36(s0)
 8011264:	00e79a23          	sh	a4,20(a5)
        if( p->curr_msg_length >= 2048 || ( p->curr_msg_buf_ptr = ( void* )malloc( p->curr_msg_length - 4 ) ) == NULL )
 8011268:	fdc42783          	lw	a5,-36(s0)
 801126c:	0187d703          	lhu	a4,24(a5)
 8011270:	7ff00793          	li	a5,2047
 8011274:	02e7e463          	bltu	a5,a4,801129c <thmts_ctrl_cmd_proc_per_byte+0x14e>
 8011278:	fdc42783          	lw	a5,-36(s0)
 801127c:	0187d783          	lhu	a5,24(a5)
 8011280:	17f1                	addi	a5,a5,-4
 8011282:	853e                	mv	a0,a5
 8011284:	6dd040ef          	jal	ra,8016160 <malloc>
 8011288:	87aa                	mv	a5,a0
 801128a:	873e                	mv	a4,a5
 801128c:	fdc42783          	lw	a5,-36(s0)
 8011290:	cfd8                	sw	a4,28(a5)
 8011292:	fdc42783          	lw	a5,-36(s0)
 8011296:	4fdc                	lw	a5,28(a5)
 8011298:	2e079763          	bnez	a5,8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
            p->curr_msg_byte_num = 0;
 801129c:	fdc42783          	lw	a5,-36(s0)
 80112a0:	00079a23          	sh	zero,20(a5)
            p->curr_msg_crc = 0;
 80112a4:	fdc42783          	lw	a5,-36(s0)
 80112a8:	00078b23          	sb	zero,22(a5)
            p->curr_msg_length = 0xffff;    // Set to max value.
 80112ac:	fdc42783          	lw	a5,-36(s0)
 80112b0:	577d                	li	a4,-1
 80112b2:	00e79c23          	sh	a4,24(a5)
            p->curr_msg_type = 0;
 80112b6:	fdc42783          	lw	a5,-36(s0)
 80112ba:	000788a3          	sb	zero,17(a5)
            p->curr_msg_status = 0;
 80112be:	fdc42783          	lw	a5,-36(s0)
 80112c2:	00078923          	sb	zero,18(a5)
            p->curr_msg_id = 0;
 80112c6:	fdc42783          	lw	a5,-36(s0)
 80112ca:	000789a3          	sb	zero,19(a5)
            p->curr_msg_buf_ptr = NULL;
 80112ce:	fdc42783          	lw	a5,-36(s0)
 80112d2:	0007ae23          	sw	zero,28(a5)
}
 80112d6:	ac45                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num <= THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 )
 80112d8:	fdc42783          	lw	a5,-36(s0)
 80112dc:	0187d703          	lhu	a4,24(a5)
 80112e0:	fdc42783          	lw	a5,-36(s0)
 80112e4:	0147d783          	lhu	a5,20(a5)
 80112e8:	04e7f863          	bgeu	a5,a4,8011338 <thmts_ctrl_cmd_proc_per_byte+0x1ea>
        p->curr_msg_crc += msg_byte;
 80112ec:	fdc42783          	lw	a5,-36(s0)
 80112f0:	0167c703          	lbu	a4,22(a5)
 80112f4:	fdb44783          	lbu	a5,-37(s0)
 80112f8:	97ba                	add	a5,a5,a4
 80112fa:	0ff7f713          	zext.b	a4,a5
 80112fe:	fdc42783          	lw	a5,-36(s0)
 8011302:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_buf_ptr[ p->curr_msg_byte_num - THMTS_CTRL_SERIAL_CMD_HEAD_LEN - 2 ] = msg_byte;
 8011306:	fdc42783          	lw	a5,-36(s0)
 801130a:	4fd8                	lw	a4,28(a5)
 801130c:	fdc42783          	lw	a5,-36(s0)
 8011310:	0147d783          	lhu	a5,20(a5)
 8011314:	17f1                	addi	a5,a5,-4
 8011316:	97ba                	add	a5,a5,a4
 8011318:	fdb44703          	lbu	a4,-37(s0)
 801131c:	00e78023          	sb	a4,0(a5)
        p->curr_msg_byte_num++;
 8011320:	fdc42783          	lw	a5,-36(s0)
 8011324:	0147d783          	lhu	a5,20(a5)
 8011328:	0785                	addi	a5,a5,1
 801132a:	0807c733          	zext.h	a4,a5
 801132e:	fdc42783          	lw	a5,-36(s0)
 8011332:	00e79a23          	sh	a4,20(a5)
}
 8011336:	ac81                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 1 )
 8011338:	fdc42783          	lw	a5,-36(s0)
 801133c:	0147d703          	lhu	a4,20(a5)
 8011340:	fdc42783          	lw	a5,-36(s0)
 8011344:	0187d783          	lhu	a5,24(a5)
 8011348:	04f71163          	bne	a4,a5,801138a <thmts_ctrl_cmd_proc_per_byte+0x23c>
        p->curr_msg_type = msg_byte;
 801134c:	fdc42783          	lw	a5,-36(s0)
 8011350:	fdb44703          	lbu	a4,-37(s0)
 8011354:	00e788a3          	sb	a4,17(a5)
        p->curr_msg_crc += msg_byte;
 8011358:	fdc42783          	lw	a5,-36(s0)
 801135c:	0167c703          	lbu	a4,22(a5)
 8011360:	fdb44783          	lbu	a5,-37(s0)
 8011364:	97ba                	add	a5,a5,a4
 8011366:	0ff7f713          	zext.b	a4,a5
 801136a:	fdc42783          	lw	a5,-36(s0)
 801136e:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8011372:	fdc42783          	lw	a5,-36(s0)
 8011376:	0147d783          	lhu	a5,20(a5)
 801137a:	0785                	addi	a5,a5,1
 801137c:	0807c733          	zext.h	a4,a5
 8011380:	fdc42783          	lw	a5,-36(s0)
 8011384:	00e79a23          	sh	a4,20(a5)
}
 8011388:	aafd                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 2 )
 801138a:	fdc42783          	lw	a5,-36(s0)
 801138e:	0147d783          	lhu	a5,20(a5)
 8011392:	873e                	mv	a4,a5
 8011394:	fdc42783          	lw	a5,-36(s0)
 8011398:	0187d783          	lhu	a5,24(a5)
 801139c:	0785                	addi	a5,a5,1
 801139e:	04f71163          	bne	a4,a5,80113e0 <thmts_ctrl_cmd_proc_per_byte+0x292>
        p->curr_msg_status = msg_byte;
 80113a2:	fdc42783          	lw	a5,-36(s0)
 80113a6:	fdb44703          	lbu	a4,-37(s0)
 80113aa:	00e78923          	sb	a4,18(a5)
        p->curr_msg_crc += msg_byte;
 80113ae:	fdc42783          	lw	a5,-36(s0)
 80113b2:	0167c703          	lbu	a4,22(a5)
 80113b6:	fdb44783          	lbu	a5,-37(s0)
 80113ba:	97ba                	add	a5,a5,a4
 80113bc:	0ff7f713          	zext.b	a4,a5
 80113c0:	fdc42783          	lw	a5,-36(s0)
 80113c4:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 80113c8:	fdc42783          	lw	a5,-36(s0)
 80113cc:	0147d783          	lhu	a5,20(a5)
 80113d0:	0785                	addi	a5,a5,1
 80113d2:	0807c733          	zext.h	a4,a5
 80113d6:	fdc42783          	lw	a5,-36(s0)
 80113da:	00e79a23          	sh	a4,20(a5)
}
 80113de:	a265                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 3 )
 80113e0:	fdc42783          	lw	a5,-36(s0)
 80113e4:	0147d783          	lhu	a5,20(a5)
 80113e8:	873e                	mv	a4,a5
 80113ea:	fdc42783          	lw	a5,-36(s0)
 80113ee:	0187d783          	lhu	a5,24(a5)
 80113f2:	0789                	addi	a5,a5,2
 80113f4:	04f71163          	bne	a4,a5,8011436 <thmts_ctrl_cmd_proc_per_byte+0x2e8>
        p->curr_msg_id = msg_byte;
 80113f8:	fdc42783          	lw	a5,-36(s0)
 80113fc:	fdb44703          	lbu	a4,-37(s0)
 8011400:	00e789a3          	sb	a4,19(a5)
        p->curr_msg_crc += msg_byte;
 8011404:	fdc42783          	lw	a5,-36(s0)
 8011408:	0167c703          	lbu	a4,22(a5)
 801140c:	fdb44783          	lbu	a5,-37(s0)
 8011410:	97ba                	add	a5,a5,a4
 8011412:	0ff7f713          	zext.b	a4,a5
 8011416:	fdc42783          	lw	a5,-36(s0)
 801141a:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 801141e:	fdc42783          	lw	a5,-36(s0)
 8011422:	0147d783          	lhu	a5,20(a5)
 8011426:	0785                	addi	a5,a5,1
 8011428:	0807c733          	zext.h	a4,a5
 801142c:	fdc42783          	lw	a5,-36(s0)
 8011430:	00e79a23          	sh	a4,20(a5)
}
 8011434:	aa89                	j	8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 4 )
 8011436:	fdc42783          	lw	a5,-36(s0)
 801143a:	0147d783          	lhu	a5,20(a5)
 801143e:	873e                	mv	a4,a5
 8011440:	fdc42783          	lw	a5,-36(s0)
 8011444:	0187d783          	lhu	a5,24(a5)
 8011448:	078d                	addi	a5,a5,3
 801144a:	12f71e63          	bne	a4,a5,8011586 <thmts_ctrl_cmd_proc_per_byte+0x438>
        if( p->curr_msg_crc == msg_byte )
 801144e:	fdc42783          	lw	a5,-36(s0)
 8011452:	0167c783          	lbu	a5,22(a5)
 8011456:	fdb44703          	lbu	a4,-37(s0)
 801145a:	0ef71463          	bne	a4,a5,8011542 <thmts_ctrl_cmd_proc_per_byte+0x3f4>
            thmts_ctrl_cmd_proc_msg_t* p_msg_node = ( thmts_ctrl_cmd_proc_msg_t* )malloc( sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 801145e:	4551                	li	a0,20
 8011460:	501040ef          	jal	ra,8016160 <malloc>
 8011464:	87aa                	mv	a5,a0
 8011466:	fef42623          	sw	a5,-20(s0)
            if( p_msg_node )
 801146a:	fec42783          	lw	a5,-20(s0)
 801146e:	c3f9                	beqz	a5,8011534 <thmts_ctrl_cmd_proc_per_byte+0x3e6>
                p_msg_node->msg_buf_ptr = p->curr_msg_buf_ptr;
 8011470:	fdc42783          	lw	a5,-36(s0)
 8011474:	4fd8                	lw	a4,28(a5)
 8011476:	fec42783          	lw	a5,-20(s0)
 801147a:	c7d8                	sw	a4,12(a5)
                p_msg_node->msg_id = p->curr_msg_id;
 801147c:	fdc42783          	lw	a5,-36(s0)
 8011480:	0137c703          	lbu	a4,19(a5)
 8011484:	fec42783          	lw	a5,-20(s0)
 8011488:	00e78123          	sb	a4,2(a5)
                p_msg_node->msg_length = p->curr_msg_length - 4;
 801148c:	fdc42783          	lw	a5,-36(s0)
 8011490:	0187d783          	lhu	a5,24(a5)
 8011494:	17f1                	addi	a5,a5,-4
 8011496:	0807c733          	zext.h	a4,a5
 801149a:	fec42783          	lw	a5,-20(s0)
 801149e:	00e79323          	sh	a4,6(a5)
                p_msg_node->msg_status = p->curr_msg_status;
 80114a2:	fdc42783          	lw	a5,-36(s0)
 80114a6:	0127c703          	lbu	a4,18(a5)
 80114aa:	fec42783          	lw	a5,-20(s0)
 80114ae:	00e780a3          	sb	a4,1(a5)
                p_msg_node->msg_type = p->curr_msg_type;
 80114b2:	fdc42783          	lw	a5,-36(s0)
 80114b6:	0117c703          	lbu	a4,17(a5)
 80114ba:	fec42783          	lw	a5,-20(s0)
 80114be:	00e78023          	sb	a4,0(a5)
                p_msg_node->CRC = msg_byte;
 80114c2:	fdb44703          	lbu	a4,-37(s0)
 80114c6:	fec42783          	lw	a5,-20(s0)
 80114ca:	c798                	sw	a4,8(a5)
                p_msg_node->next_msg_ptr = NULL;
 80114cc:	fec42783          	lw	a5,-20(s0)
 80114d0:	0007a823          	sw	zero,16(a5)
                printf("p_msg_node->msg_type = %d , \r\n" , p_msg_node->msg_type);
 80114d4:	fec42783          	lw	a5,-20(s0)
 80114d8:	0007c783          	lbu	a5,0(a5)
 80114dc:	85be                	mv	a1,a5
 80114de:	30418513          	addi	a0,gp,772 # 81182f4 <__global_pointer$+0x304>
 80114e2:	793040ef          	jal	ra,8016474 <iprintf>
                if( p->msg_node_list_tail ) 
 80114e6:	fdc42783          	lw	a5,-36(s0)
 80114ea:	53dc                	lw	a5,36(a5)
 80114ec:	cf89                	beqz	a5,8011506 <thmts_ctrl_cmd_proc_per_byte+0x3b8>
                    p->msg_node_list_tail->next_msg_ptr = p_msg_node;
 80114ee:	fdc42783          	lw	a5,-36(s0)
 80114f2:	53dc                	lw	a5,36(a5)
 80114f4:	fec42703          	lw	a4,-20(s0)
 80114f8:	cb98                	sw	a4,16(a5)
                    p->msg_node_list_tail = p_msg_node;
 80114fa:	fdc42783          	lw	a5,-36(s0)
 80114fe:	fec42703          	lw	a4,-20(s0)
 8011502:	d3d8                	sw	a4,36(a5)
 8011504:	a821                	j	801151c <thmts_ctrl_cmd_proc_per_byte+0x3ce>
                else p->msg_node_list_head = p->msg_node_list_tail = p_msg_node;
 8011506:	fdc42783          	lw	a5,-36(s0)
 801150a:	fec42703          	lw	a4,-20(s0)
 801150e:	d3d8                	sw	a4,36(a5)
 8011510:	fdc42783          	lw	a5,-36(s0)
 8011514:	53d8                	lw	a4,36(a5)
 8011516:	fdc42783          	lw	a5,-36(s0)
 801151a:	d398                	sw	a4,32(a5)
                p->curr_msg_node_cnt++;
 801151c:	fdc42783          	lw	a5,-36(s0)
 8011520:	0107c783          	lbu	a5,16(a5)
 8011524:	0785                	addi	a5,a5,1
 8011526:	0ff7f713          	zext.b	a4,a5
 801152a:	fdc42783          	lw	a5,-36(s0)
 801152e:	00e78823          	sb	a4,16(a5)
 8011532:	a831                	j	801154e <thmts_ctrl_cmd_proc_per_byte+0x400>
                free( p->curr_msg_buf_ptr );
 8011534:	fdc42783          	lw	a5,-36(s0)
 8011538:	4fdc                	lw	a5,28(a5)
 801153a:	853e                	mv	a0,a5
 801153c:	42d040ef          	jal	ra,8016168 <free>
 8011540:	a039                	j	801154e <thmts_ctrl_cmd_proc_per_byte+0x400>
            free( p->curr_msg_buf_ptr );
 8011542:	fdc42783          	lw	a5,-36(s0)
 8011546:	4fdc                	lw	a5,28(a5)
 8011548:	853e                	mv	a0,a5
 801154a:	41f040ef          	jal	ra,8016168 <free>
        p->curr_msg_byte_num = 0;
 801154e:	fdc42783          	lw	a5,-36(s0)
 8011552:	00079a23          	sh	zero,20(a5)
        p->curr_msg_crc = 0;
 8011556:	fdc42783          	lw	a5,-36(s0)
 801155a:	00078b23          	sb	zero,22(a5)
        p->curr_msg_length = 0;
 801155e:	fdc42783          	lw	a5,-36(s0)
 8011562:	00079c23          	sh	zero,24(a5)
        p->curr_msg_type = 0;
 8011566:	fdc42783          	lw	a5,-36(s0)
 801156a:	000788a3          	sb	zero,17(a5)
        p->curr_msg_status = 0;
 801156e:	fdc42783          	lw	a5,-36(s0)
 8011572:	00078923          	sb	zero,18(a5)
        p->curr_msg_id = 0;
 8011576:	fdc42783          	lw	a5,-36(s0)
 801157a:	000789a3          	sb	zero,19(a5)
        p->curr_msg_buf_ptr = NULL;
 801157e:	fdc42783          	lw	a5,-36(s0)
 8011582:	0007ae23          	sw	zero,28(a5)
}
 8011586:	0001                	nop
 8011588:	50b2                	lw	ra,44(sp)
 801158a:	5422                	lw	s0,40(sp)
 801158c:	6145                	addi	sp,sp,48
 801158e:	8082                	ret

08011590 <thmts_ctrl_cmd_proc_exec>:

void thmts_ctrl_cmd_proc_exec( thmts_ctrl_cmd_proc_t* p )
{
 8011590:	7179                	addi	sp,sp,-48
 8011592:	d606                	sw	ra,44(sp)
 8011594:	d422                	sw	s0,40(sp)
 8011596:	1800                	addi	s0,sp,48
 8011598:	fca42e23          	sw	a0,-36(s0)
    if( p->cmd_ringbuf.front != p->cmd_ringbuf.rear )
 801159c:	fdc42783          	lw	a5,-36(s0)
 80115a0:	4798                	lw	a4,8(a5)
 80115a2:	fdc42783          	lw	a5,-36(s0)
 80115a6:	47dc                	lw	a5,12(a5)
 80115a8:	0cf70b63          	beq	a4,a5,801167e <thmts_ctrl_cmd_proc_exec+0xee>
    {
        unsigned int left = p->cmd_ringbuf.rear - p->cmd_ringbuf.front;
 80115ac:	fdc42783          	lw	a5,-36(s0)
 80115b0:	47d8                	lw	a4,12(a5)
 80115b2:	fdc42783          	lw	a5,-36(s0)
 80115b6:	479c                	lw	a5,8(a5)
 80115b8:	40f707b3          	sub	a5,a4,a5
 80115bc:	fef42223          	sw	a5,-28(s0)
        unsigned int left_unwrap = ( left < ( p->cmd_ringbuf.size - ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1 ) ) ? left : 
 80115c0:	fdc42783          	lw	a5,-36(s0)
 80115c4:	43d8                	lw	a4,4(a5)
 80115c6:	fdc42783          	lw	a5,-36(s0)
 80115ca:	4794                	lw	a3,8(a5)
 80115cc:	fdc42783          	lw	a5,-36(s0)
 80115d0:	43dc                	lw	a5,4(a5)
 80115d2:	17fd                	addi	a5,a5,-1
 80115d4:	8ff5                	and	a5,a5,a3
 80115d6:	40f707b3          	sub	a5,a4,a5
 80115da:	fe442703          	lw	a4,-28(s0)
 80115de:	0af757b3          	minu	a5,a4,a5
 80115e2:	fef42023          	sw	a5,-32(s0)
                                    ( p->cmd_ringbuf.size - ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1 ) ) );

        for( uint32_t i = 0; i < left_unwrap; i++ )
 80115e6:	fe042623          	sw	zero,-20(s0)
 80115ea:	a825                	j	8011622 <thmts_ctrl_cmd_proc_exec+0x92>
        {
            thmts_ctrl_cmd_proc_per_byte( p, p->cmd_ringbuf.buf[ ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1) + i ] );
 80115ec:	fdc42783          	lw	a5,-36(s0)
 80115f0:	4398                	lw	a4,0(a5)
 80115f2:	fdc42783          	lw	a5,-36(s0)
 80115f6:	4794                	lw	a3,8(a5)
 80115f8:	fdc42783          	lw	a5,-36(s0)
 80115fc:	43dc                	lw	a5,4(a5)
 80115fe:	17fd                	addi	a5,a5,-1
 8011600:	8efd                	and	a3,a3,a5
 8011602:	fec42783          	lw	a5,-20(s0)
 8011606:	97b6                	add	a5,a5,a3
 8011608:	97ba                	add	a5,a5,a4
 801160a:	0007c783          	lbu	a5,0(a5)
 801160e:	85be                	mv	a1,a5
 8011610:	fdc42503          	lw	a0,-36(s0)
 8011614:	b3bff0ef          	jal	ra,801114e <thmts_ctrl_cmd_proc_per_byte>
        for( uint32_t i = 0; i < left_unwrap; i++ )
 8011618:	fec42783          	lw	a5,-20(s0)
 801161c:	0785                	addi	a5,a5,1
 801161e:	fef42623          	sw	a5,-20(s0)
 8011622:	fec42703          	lw	a4,-20(s0)
 8011626:	fe042783          	lw	a5,-32(s0)
 801162a:	fcf761e3          	bltu	a4,a5,80115ec <thmts_ctrl_cmd_proc_exec+0x5c>
        }

        for( uint32_t i = 0; i < ( left - left_unwrap ); i++ )
 801162e:	fe042423          	sw	zero,-24(s0)
 8011632:	a01d                	j	8011658 <thmts_ctrl_cmd_proc_exec+0xc8>
        {
            thmts_ctrl_cmd_proc_per_byte( p, p->cmd_ringbuf.buf[ i ] );
 8011634:	fdc42783          	lw	a5,-36(s0)
 8011638:	4398                	lw	a4,0(a5)
 801163a:	fe842783          	lw	a5,-24(s0)
 801163e:	97ba                	add	a5,a5,a4
 8011640:	0007c783          	lbu	a5,0(a5)
 8011644:	85be                	mv	a1,a5
 8011646:	fdc42503          	lw	a0,-36(s0)
 801164a:	b05ff0ef          	jal	ra,801114e <thmts_ctrl_cmd_proc_per_byte>
        for( uint32_t i = 0; i < ( left - left_unwrap ); i++ )
 801164e:	fe842783          	lw	a5,-24(s0)
 8011652:	0785                	addi	a5,a5,1
 8011654:	fef42423          	sw	a5,-24(s0)
 8011658:	fe442703          	lw	a4,-28(s0)
 801165c:	fe042783          	lw	a5,-32(s0)
 8011660:	40f707b3          	sub	a5,a4,a5
 8011664:	fe842703          	lw	a4,-24(s0)
 8011668:	fcf766e3          	bltu	a4,a5,8011634 <thmts_ctrl_cmd_proc_exec+0xa4>
        }

        p->cmd_ringbuf.front += left;
 801166c:	fdc42783          	lw	a5,-36(s0)
 8011670:	4798                	lw	a4,8(a5)
 8011672:	fe442783          	lw	a5,-28(s0)
 8011676:	973e                	add	a4,a4,a5
 8011678:	fdc42783          	lw	a5,-36(s0)
 801167c:	c798                	sw	a4,8(a5)
    }
}
 801167e:	0001                	nop
 8011680:	50b2                	lw	ra,44(sp)
 8011682:	5422                	lw	s0,40(sp)
 8011684:	6145                	addi	sp,sp,48
 8011686:	8082                	ret

08011688 <thmts_ctrl_cmd_proc_get_rx_msg>:

void thmts_ctrl_cmd_proc_get_rx_msg( thmts_ctrl_cmd_proc_t* p, thmts_ctrl_cmd_proc_msg_t* p_msg )
{
 8011688:	1101                	addi	sp,sp,-32
 801168a:	ce06                	sw	ra,28(sp)
 801168c:	cc22                	sw	s0,24(sp)
 801168e:	1000                	addi	s0,sp,32
 8011690:	fea42623          	sw	a0,-20(s0)
 8011694:	feb42423          	sw	a1,-24(s0)
    if( !p->msg_node_list_head )  
 8011698:	fec42783          	lw	a5,-20(s0)
 801169c:	539c                	lw	a5,32(a5)
 801169e:	eb81                	bnez	a5,80116ae <thmts_ctrl_cmd_proc_get_rx_msg+0x26>
    {
        memset( ( void* )p_msg, 0, sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 80116a0:	4651                	li	a2,20
 80116a2:	4581                	li	a1,0
 80116a4:	fe842503          	lw	a0,-24(s0)
 80116a8:	3a5040ef          	jal	ra,801624c <memset>
    }
    else
    {
        memcpy( ( void* )p_msg, ( void* )( p->msg_node_list_head ), sizeof( thmts_ctrl_cmd_proc_msg_t ) );
    }
}
 80116ac:	a811                	j	80116c0 <thmts_ctrl_cmd_proc_get_rx_msg+0x38>
        memcpy( ( void* )p_msg, ( void* )( p->msg_node_list_head ), sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 80116ae:	fec42783          	lw	a5,-20(s0)
 80116b2:	539c                	lw	a5,32(a5)
 80116b4:	4651                	li	a2,20
 80116b6:	85be                	mv	a1,a5
 80116b8:	fe842503          	lw	a0,-24(s0)
 80116bc:	2b5040ef          	jal	ra,8016170 <memcpy>
}
 80116c0:	0001                	nop
 80116c2:	40f2                	lw	ra,28(sp)
 80116c4:	4462                	lw	s0,24(sp)
 80116c6:	6105                	addi	sp,sp,32
 80116c8:	8082                	ret

080116ca <thmts_ctrl_cmd_proc_pop_rx_msg>:

void thmts_ctrl_cmd_proc_pop_rx_msg( thmts_ctrl_cmd_proc_t* p )
{
 80116ca:	7179                	addi	sp,sp,-48
 80116cc:	d606                	sw	ra,44(sp)
 80116ce:	d422                	sw	s0,40(sp)
 80116d0:	1800                	addi	s0,sp,48
 80116d2:	fca42e23          	sw	a0,-36(s0)
    if( p->msg_node_list_head )
 80116d6:	fdc42783          	lw	a5,-36(s0)
 80116da:	539c                	lw	a5,32(a5)
 80116dc:	c3b5                	beqz	a5,8011740 <thmts_ctrl_cmd_proc_pop_rx_msg+0x76>
    {
        free( p->msg_node_list_head->msg_buf_ptr );
 80116de:	fdc42783          	lw	a5,-36(s0)
 80116e2:	539c                	lw	a5,32(a5)
 80116e4:	47dc                	lw	a5,12(a5)
 80116e6:	853e                	mv	a0,a5
 80116e8:	281040ef          	jal	ra,8016168 <free>
        thmts_ctrl_cmd_proc_msg_t* next_msg_ptr = p->msg_node_list_head->next_msg_ptr;
 80116ec:	fdc42783          	lw	a5,-36(s0)
 80116f0:	539c                	lw	a5,32(a5)
 80116f2:	4b9c                	lw	a5,16(a5)
 80116f4:	fef42623          	sw	a5,-20(s0)
        free( p->msg_node_list_head );
 80116f8:	fdc42783          	lw	a5,-36(s0)
 80116fc:	539c                	lw	a5,32(a5)
 80116fe:	853e                	mv	a0,a5
 8011700:	269040ef          	jal	ra,8016168 <free>
        if( !next_msg_ptr ) p->msg_node_list_head = p->msg_node_list_tail = NULL;
 8011704:	fec42783          	lw	a5,-20(s0)
 8011708:	ef81                	bnez	a5,8011720 <thmts_ctrl_cmd_proc_pop_rx_msg+0x56>
 801170a:	fdc42783          	lw	a5,-36(s0)
 801170e:	0207a223          	sw	zero,36(a5)
 8011712:	fdc42783          	lw	a5,-36(s0)
 8011716:	53d8                	lw	a4,36(a5)
 8011718:	fdc42783          	lw	a5,-36(s0)
 801171c:	d398                	sw	a4,32(a5)
 801171e:	a031                	j	801172a <thmts_ctrl_cmd_proc_pop_rx_msg+0x60>
        else p->msg_node_list_head = next_msg_ptr;
 8011720:	fdc42783          	lw	a5,-36(s0)
 8011724:	fec42703          	lw	a4,-20(s0)
 8011728:	d398                	sw	a4,32(a5)

        p->curr_msg_node_cnt--;
 801172a:	fdc42783          	lw	a5,-36(s0)
 801172e:	0107c783          	lbu	a5,16(a5)
 8011732:	17fd                	addi	a5,a5,-1
 8011734:	0ff7f713          	zext.b	a4,a5
 8011738:	fdc42783          	lw	a5,-36(s0)
 801173c:	00e78823          	sb	a4,16(a5)
    }
}
 8011740:	0001                	nop
 8011742:	50b2                	lw	ra,44(sp)
 8011744:	5422                	lw	s0,40(sp)
 8011746:	6145                	addi	sp,sp,48
 8011748:	8082                	ret

0801174a <init_node>:
#include "thmts_config.h"

THMTS_NodeInfo_t node;

void init_node()
{
 801174a:	1101                	addi	sp,sp,-32
 801174c:	ce06                	sw	ra,28(sp)
 801174e:	cc22                	sw	s0,24(sp)
 8011750:	1000                	addi	s0,sp,32
	node.role = node_config.role;
 8011752:	081197b7          	lui	a5,0x8119
 8011756:	00c78793          	addi	a5,a5,12 # 811900c <node_config>
 801175a:	0027c703          	lbu	a4,2(a5)
 801175e:	081287b7          	lui	a5,0x8128
 8011762:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011766:	00e78123          	sb	a4,2(a5)
	node.dev_id= node_config.dev_id;
 801176a:	081197b7          	lui	a5,0x8119
 801176e:	00c7c703          	lbu	a4,12(a5) # 811900c <node_config>
 8011772:	081287b7          	lui	a5,0x8128
 8011776:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 801177a:	00e78023          	sb	a4,0(a5)
	node.group_id= node_config.group_id;
 801177e:	081197b7          	lui	a5,0x8119
 8011782:	00c78793          	addi	a5,a5,12 # 811900c <node_config>
 8011786:	0017c703          	lbu	a4,1(a5)
 801178a:	081287b7          	lui	a5,0x8128
 801178e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011792:	00e780a3          	sb	a4,1(a5)
	node.state = NODE_STATE_IDLE;
 8011796:	081287b7          	lui	a5,0x8128
 801179a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 801179e:	00078423          	sb	zero,8(a5)

    node.curr_slot_idx=0;
 80117a2:	081287b7          	lui	a5,0x8128
 80117a6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117aa:	000784a3          	sb	zero,9(a5)
    node.curr_subfrm_idx=0;
 80117ae:	081287b7          	lui	a5,0x8128
 80117b2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117b6:	00078523          	sb	zero,10(a5)
    node.curr_frm_idx=0;
 80117ba:	081287b7          	lui	a5,0x8128
 80117be:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117c2:	000785a3          	sb	zero,11(a5)
    node.curr_user_data_frm_idx=0;
 80117c6:	081287b7          	lui	a5,0x8128
 80117ca:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117ce:	00078623          	sb	zero,12(a5)

	node.uwb_tx_busy=0;
 80117d2:	081287b7          	lui	a5,0x8128
 80117d6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117da:	42078223          	sb	zero,1060(a5)
	node.uwb_rx_busy=0;
 80117de:	081287b7          	lui	a5,0x8128
 80117e2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117e6:	420782a3          	sb	zero,1061(a5)
	node.uwb_rx_OK=0;
 80117ea:	081287b7          	lui	a5,0x8128
 80117ee:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117f2:	42078323          	sb	zero,1062(a5)
	node.comm_frm_tx_flag =0;
 80117f6:	081287b7          	lui	a5,0x8128
 80117fa:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80117fe:	000786a3          	sb	zero,13(a5)
	node.confirm_slot_cnt=0;    // Confirm
 8011802:	081287b7          	lui	a5,0x8128
 8011806:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 801180a:	00079723          	sh	zero,14(a5)
	node.running_center_slot_cnt =0 ;
 801180e:	081287b7          	lui	a5,0x8128
 8011812:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011816:	00079823          	sh	zero,16(a5)
	node.running_group_master_slot_cnt=0;
 801181a:	081287b7          	lui	a5,0x8128
 801181e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011822:	00079923          	sh	zero,18(a5)
	node.confirm_center_rcv=0;
 8011826:	081287b7          	lui	a5,0x8128
 801182a:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 801182e:	00078a23          	sb	zero,20(a5)

	for(int i = 0; i < USER_DATA_LENGTH; i++) {
 8011832:	fe042623          	sw	zero,-20(s0)
 8011836:	a099                	j	801187c <init_node+0x132>
		node.user_data[i] = USER_DATA_LENGTH*node.user_data_cnt + i;
 8011838:	081287b7          	lui	a5,0x8128
 801183c:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011840:	4187a783          	lw	a5,1048(a5)
 8011844:	0807c7b3          	zext.h	a5,a5
 8011848:	07a2                	slli	a5,a5,0x8
 801184a:	0807c733          	zext.h	a4,a5
 801184e:	fec42783          	lw	a5,-20(s0)
 8011852:	0807c7b3          	zext.h	a5,a5
 8011856:	97ba                	add	a5,a5,a4
 8011858:	0807c733          	zext.h	a4,a5
 801185c:	081287b7          	lui	a5,0x8128
 8011860:	9d078693          	addi	a3,a5,-1584 # 81279d0 <node>
 8011864:	fec42783          	lw	a5,-20(s0)
 8011868:	07a1                	addi	a5,a5,8
 801186a:	0786                	slli	a5,a5,0x1
 801186c:	97b6                	add	a5,a5,a3
 801186e:	00e79323          	sh	a4,6(a5)
	for(int i = 0; i < USER_DATA_LENGTH; i++) {
 8011872:	fec42783          	lw	a5,-20(s0)
 8011876:	0785                	addi	a5,a5,1
 8011878:	fef42623          	sw	a5,-20(s0)
 801187c:	fec42703          	lw	a4,-20(s0)
 8011880:	0ff00793          	li	a5,255
 8011884:	fae7dae3          	bge	a5,a4,8011838 <init_node+0xee>
	}
	memset(node.user_data_rx,0,sizeof(node.user_data_rx));
 8011888:	20000613          	li	a2,512
 801188c:	4581                	li	a1,0
 801188e:	081287b7          	lui	a5,0x8128
 8011892:	be678513          	addi	a0,a5,-1050 # 8127be6 <node+0x216>
 8011896:	1b7040ef          	jal	ra,801624c <memset>
	node.user_data_rx_valid = 0;
 801189a:	081287b7          	lui	a5,0x8128
 801189e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80118a2:	40078b23          	sb	zero,1046(a5)
	node.user_data_cnt = 0;
 80118a6:	081287b7          	lui	a5,0x8128
 80118aa:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80118ae:	4007ac23          	sw	zero,1048(a5)
	node.user_data_frm_cnt = 0;
 80118b2:	081287b7          	lui	a5,0x8128
 80118b6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80118ba:	4007ae23          	sw	zero,1052(a5)
	node.user_data_invalid_frm_cnt = 0;
 80118be:	081287b7          	lui	a5,0x8128
 80118c2:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80118c6:	4207a023          	sw	zero,1056(a5)

	node.ts_into_timer=-1;		// timeruwb-bbtime stamp
 80118ca:	081287b7          	lui	a5,0x8128
 80118ce:	9d078693          	addi	a3,a5,-1584 # 81279d0 <node>
 80118d2:	577d                	li	a4,-1
 80118d4:	57fd                	li	a5,-1
 80118d6:	42e6a423          	sw	a4,1064(a3)
 80118da:	42f6a623          	sw	a5,1068(a3)
	node.ts_curr_rmark=-1;
 80118de:	081287b7          	lui	a5,0x8128
 80118e2:	9d078693          	addi	a3,a5,-1584 # 81279d0 <node>
 80118e6:	577d                	li	a4,-1
 80118e8:	57fd                	li	a5,-1
 80118ea:	42e6a823          	sw	a4,1072(a3)
 80118ee:	42f6aa23          	sw	a5,1076(a3)

	node.arr_adjust=0;
 80118f2:	081287b7          	lui	a5,0x8128
 80118f6:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 80118fa:	4207ac23          	sw	zero,1080(a5)
	node.tcnt_adjust=0;
 80118fe:	081287b7          	lui	a5,0x8128
 8011902:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011906:	4207ae23          	sw	zero,1084(a5)
	node.arr_adjust_flag=0;
 801190a:	081287b7          	lui	a5,0x8128
 801190e:	9d078793          	addi	a5,a5,-1584 # 81279d0 <node>
 8011912:	4407a023          	sw	zero,1088(a5)

	memset(node.trx_stamps_subfrm0_ping, 0, sizeof(node.trx_stamps_subfrm0_ping));
 8011916:	02000613          	li	a2,32
 801191a:	4581                	li	a1,0
 801191c:	081287b7          	lui	a5,0x8128
 8011920:	e1878513          	addi	a0,a5,-488 # 8127e18 <node+0x448>
 8011924:	129040ef          	jal	ra,801624c <memset>
	memset(node.trx_stamps_subfrm1_ping, 0, sizeof(node.trx_stamps_subfrm1_ping));
 8011928:	02000613          	li	a2,32
 801192c:	4581                	li	a1,0
 801192e:	081287b7          	lui	a5,0x8128
 8011932:	e3878513          	addi	a0,a5,-456 # 8127e38 <node+0x468>
 8011936:	117040ef          	jal	ra,801624c <memset>
	memset(node.trx_stamps_subfrm2_ping, 0, sizeof(node.trx_stamps_subfrm2_ping));
 801193a:	02000613          	li	a2,32
 801193e:	4581                	li	a1,0
 8011940:	081287b7          	lui	a5,0x8128
 8011944:	e5878513          	addi	a0,a5,-424 # 8127e58 <node+0x488>
 8011948:	105040ef          	jal	ra,801624c <memset>
	
}
 801194c:	0001                	nop
 801194e:	40f2                	lw	ra,28(sp)
 8011950:	4462                	lw	s0,24(sp)
 8011952:	6105                	addi	sp,sp,32
 8011954:	8082                	ret

08011956 <start_thmts_tx>:

void start_thmts_tx(THMTS_NodeInfo_t* node_ptr, THMTS_PhyParamConfig_t* thmts_phycfg_ptr, thmts_ranging_packet_t* thmts_tx_frame_ptr)
{
 8011956:	7139                	addi	sp,sp,-64
 8011958:	de06                	sw	ra,60(sp)
 801195a:	dc22                	sw	s0,56(sp)
 801195c:	da4a                	sw	s2,52(sp)
 801195e:	d84e                	sw	s3,48(sp)
 8011960:	d652                	sw	s4,44(sp)
 8011962:	d456                	sw	s5,40(sp)
 8011964:	0080                	addi	s0,sp,64
 8011966:	fca42623          	sw	a0,-52(s0)
 801196a:	fcb42423          	sw	a1,-56(s0)
 801196e:	fcc42223          	sw	a2,-60(s0)
	uint64_t txdly_ts;
	txdly_ts = timestamp_add( node_ptr->ts_into_timer, 55 * TICK_PER_10US );
 8011972:	fcc42783          	lw	a5,-52(s0)
 8011976:	4287a703          	lw	a4,1064(a5)
 801197a:	42c7a783          	lw	a5,1068(a5)
 801197e:	02184637          	lui	a2,0x2184
 8011982:	4681                	li	a3,0
 8011984:	853a                	mv	a0,a4
 8011986:	85be                	mv	a1,a5
 8011988:	87ffd0ef          	jal	ra,800f206 <timestamp_add>
 801198c:	872a                	mv	a4,a0
 801198e:	87ae                	mv	a5,a1
 8011990:	fce42c23          	sw	a4,-40(s0)
 8011994:	fcf42e23          	sw	a5,-36(s0)

	thmts_tx_frame_ptr->head.slot_id = node_ptr->dev_id;
 8011998:	fcc42783          	lw	a5,-52(s0)
 801199c:	0007c703          	lbu	a4,0(a5)
 80119a0:	fc442783          	lw	a5,-60(s0)
 80119a4:	00e78023          	sb	a4,0(a5)
	thmts_tx_frame_ptr->head.frm_id = node_ptr->curr_frm_idx;
 80119a8:	fcc42783          	lw	a5,-52(s0)
 80119ac:	00b7c703          	lbu	a4,11(a5)
 80119b0:	fc442783          	lw	a5,-60(s0)
 80119b4:	00e78123          	sb	a4,2(a5)
	thmts_tx_frame_ptr->head.group_id = node_ptr->group_id;
 80119b8:	fcc42783          	lw	a5,-52(s0)
 80119bc:	0017c703          	lbu	a4,1(a5)
 80119c0:	fc442783          	lw	a5,-60(s0)
 80119c4:	00e781a3          	sb	a4,3(a5)
	thmts_tx_frame_ptr->head.subfrm_id = node_ptr->curr_subfrm_idx;
 80119c8:	fcc42783          	lw	a5,-52(s0)
 80119cc:	00a7c703          	lbu	a4,10(a5)
 80119d0:	fc442783          	lw	a5,-60(s0)
 80119d4:	00e780a3          	sb	a4,1(a5)
	thmts_tx_frame_ptr->head.tx_stamp = (txdly_ts >> 9) << 9;
 80119d8:	fd842783          	lw	a5,-40(s0)
 80119dc:	e007f913          	andi	s2,a5,-512
 80119e0:	fdc42783          	lw	a5,-36(s0)
 80119e4:	fff7f993          	andi	s3,a5,-1
 80119e8:	fc442783          	lw	a5,-60(s0)
 80119ec:	0ff97613          	zext.b	a2,s2
 80119f0:	0047c703          	lbu	a4,4(a5)
 80119f4:	8b01                	andi	a4,a4,0
 80119f6:	86ba                	mv	a3,a4
 80119f8:	8732                	mv	a4,a2
 80119fa:	8f55                	or	a4,a4,a3
 80119fc:	00e78223          	sb	a4,4(a5)
 8011a00:	00895713          	srli	a4,s2,0x8
 8011a04:	0ff77613          	zext.b	a2,a4
 8011a08:	0057c703          	lbu	a4,5(a5)
 8011a0c:	8b01                	andi	a4,a4,0
 8011a0e:	86ba                	mv	a3,a4
 8011a10:	8732                	mv	a4,a2
 8011a12:	8f55                	or	a4,a4,a3
 8011a14:	00e782a3          	sb	a4,5(a5)
 8011a18:	01095713          	srli	a4,s2,0x10
 8011a1c:	0ff77613          	zext.b	a2,a4
 8011a20:	0067c703          	lbu	a4,6(a5)
 8011a24:	8b01                	andi	a4,a4,0
 8011a26:	86ba                	mv	a3,a4
 8011a28:	8732                	mv	a4,a2
 8011a2a:	8f55                	or	a4,a4,a3
 8011a2c:	00e78323          	sb	a4,6(a5)
 8011a30:	01895613          	srli	a2,s2,0x18
 8011a34:	0077c703          	lbu	a4,7(a5)
 8011a38:	8b01                	andi	a4,a4,0
 8011a3a:	86ba                	mv	a3,a4
 8011a3c:	8732                	mv	a4,a2
 8011a3e:	8f55                	or	a4,a4,a3
 8011a40:	00e783a3          	sb	a4,7(a5)
 8011a44:	0ff9f613          	zext.b	a2,s3
 8011a48:	0087c703          	lbu	a4,8(a5)
 8011a4c:	8b01                	andi	a4,a4,0
 8011a4e:	86ba                	mv	a3,a4
 8011a50:	8732                	mv	a4,a2
 8011a52:	8f55                	or	a4,a4,a3
 8011a54:	00e78423          	sb	a4,8(a5)
 8011a58:	0089d713          	srli	a4,s3,0x8
 8011a5c:	0ff77613          	zext.b	a2,a4
 8011a60:	0097c703          	lbu	a4,9(a5)
 8011a64:	8b01                	andi	a4,a4,0
 8011a66:	86ba                	mv	a3,a4
 8011a68:	8732                	mv	a4,a2
 8011a6a:	8f55                	or	a4,a4,a3
 8011a6c:	00e784a3          	sb	a4,9(a5)
 8011a70:	0109d713          	srli	a4,s3,0x10
 8011a74:	0ff77613          	zext.b	a2,a4
 8011a78:	00a7c703          	lbu	a4,10(a5)
 8011a7c:	8b01                	andi	a4,a4,0
 8011a7e:	86ba                	mv	a3,a4
 8011a80:	8732                	mv	a4,a2
 8011a82:	8f55                	or	a4,a4,a3
 8011a84:	00e78523          	sb	a4,10(a5)
 8011a88:	0189d613          	srli	a2,s3,0x18
 8011a8c:	00b7c703          	lbu	a4,11(a5)
 8011a90:	8b01                	andi	a4,a4,0
 8011a92:	86ba                	mv	a3,a4
 8011a94:	8732                	mv	a4,a2
 8011a96:	8f55                	or	a4,a4,a3
 8011a98:	00e785a3          	sb	a4,11(a5)

//	BB_TX_MODULE_POWER_DOWN;
//	BB_TX_MODULE_POWER_ON;

	set_thmts_bb_delaytxtime(thmts_phycfg_ptr, (txdly_ts>>9));
 8011a9c:	fdc42783          	lw	a5,-36(s0)
 8011aa0:	07de                	slli	a5,a5,0x17
 8011aa2:	fd842703          	lw	a4,-40(s0)
 8011aa6:	00975a13          	srli	s4,a4,0x9
 8011aaa:	0147ea33          	or	s4,a5,s4
 8011aae:	fdc42783          	lw	a5,-36(s0)
 8011ab2:	0097da93          	srli	s5,a5,0x9
 8011ab6:	87d2                	mv	a5,s4
 8011ab8:	85be                	mv	a1,a5
 8011aba:	fc842503          	lw	a0,-56(s0)
 8011abe:	d33fd0ef          	jal	ra,800f7f0 <set_thmts_bb_delaytxtime>

	//memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), thmts_tx_frame_ptr , 12);

	memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), thmts_tx_frame_ptr ,  sizeof(thmts_ranging_packet_t));
 8011ac2:	22200613          	li	a2,546
 8011ac6:	fc442583          	lw	a1,-60(s0)
 8011aca:	11208537          	lui	a0,0x11208
 8011ace:	6a2040ef          	jal	ra,8016170 <memcpy>

	start_thmts_bb_tx(thmts_phycfg_ptr, thmts_tx_frame_ptr, sizeof(thmts_ranging_packet_t));
 8011ad2:	22200613          	li	a2,546
 8011ad6:	fc442583          	lw	a1,-60(s0)
 8011ada:	fc842503          	lw	a0,-56(s0)
 8011ade:	be5fd0ef          	jal	ra,800f6c2 <start_thmts_bb_tx>
	PA_ENABLE;
 8011ae2:	0f600693          	li	a3,246
 8011ae6:	4621                	li	a2,8
 8011ae8:	45c1                	li	a1,16
 8011aea:	00fe0537          	lui	a0,0xfe0
 8011aee:	bc8fd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
	RF_TX_POWER_ON;
 8011af2:	4681                	li	a3,0
 8011af4:	4605                	li	a2,1
 8011af6:	4599                	li	a1,6
 8011af8:	00fe0537          	lui	a0,0xfe0
 8011afc:	bbafd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>

	node_ptr->uwb_tx_busy = 1;
 8011b00:	fcc42783          	lw	a5,-52(s0)
 8011b04:	4705                	li	a4,1
 8011b06:	42e78223          	sb	a4,1060(a5)
}
 8011b0a:	0001                	nop
 8011b0c:	50f2                	lw	ra,60(sp)
 8011b0e:	5462                	lw	s0,56(sp)
 8011b10:	5952                	lw	s2,52(sp)
 8011b12:	59c2                	lw	s3,48(sp)
 8011b14:	5a32                	lw	s4,44(sp)
 8011b16:	5aa2                	lw	s5,40(sp)
 8011b18:	6121                	addi	sp,sp,64
 8011b1a:	8082                	ret

08011b1c <start_thmts_rx>:

void start_thmts_rx(THMTS_NodeInfo_t* node_ptr, THMTS_PhyParamConfig_t* thmts_phycfg_ptr)
{
 8011b1c:	1101                	addi	sp,sp,-32
 8011b1e:	ce06                	sw	ra,28(sp)
 8011b20:	cc22                	sw	s0,24(sp)
 8011b22:	1000                	addi	s0,sp,32
 8011b24:	fea42623          	sw	a0,-20(s0)
 8011b28:	feb42423          	sw	a1,-24(s0)
	if (node_ptr->uwb_rx_busy == 0) {
 8011b2c:	fec42783          	lw	a5,-20(s0)
 8011b30:	4257c783          	lbu	a5,1061(a5)
 8011b34:	ef85                	bnez	a5,8011b6c <start_thmts_rx+0x50>
		//BB_RX_MODULE_POWER_DOWN;
		BB_RX_MODULE_POWER_ON;
 8011b36:	4681                	li	a3,0
 8011b38:	4675                	li	a2,29
 8011b3a:	4589                	li	a1,2
 8011b3c:	00fb07b7          	lui	a5,0xfb0
 8011b40:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 8011b44:	b72fd0ef          	jal	ra,800eeb6 <write_thmts_bb_reg_with_offset>
		config_thmts_bb_rx_sw_lna_on(thmts_phycfg_ptr->rf_chan_num);
 8011b48:	fe842783          	lw	a5,-24(s0)
 8011b4c:	0147c783          	lbu	a5,20(a5)
 8011b50:	853e                	mv	a0,a5
 8011b52:	c46fe0ef          	jal	ra,800ff98 <config_thmts_bb_rx_sw_lna_on>
		start_thmts_bb_rx(thmts_phycfg_ptr, 1024);			// 1ms
 8011b56:	40000593          	li	a1,1024
 8011b5a:	fe842503          	lw	a0,-24(s0)
 8011b5e:	d13fd0ef          	jal	ra,800f870 <start_thmts_bb_rx>

		node_ptr->uwb_rx_busy = 1;
 8011b62:	fec42783          	lw	a5,-20(s0)
 8011b66:	4705                	li	a4,1
 8011b68:	42e782a3          	sb	a4,1061(a5)
	}
}
 8011b6c:	0001                	nop
 8011b6e:	40f2                	lw	ra,28(sp)
 8011b70:	4462                	lw	s0,24(sp)
 8011b72:	6105                	addi	sp,sp,32
 8011b74:	8082                	ret

08011b76 <Set_Channel_Config_By_Case>:
    .tx_delta_tick = 0
};


void Set_Channel_Config_By_Case( uint8_t case_idx )
{
 8011b76:	715d                	addi	sp,sp,-80
 8011b78:	c686                	sw	ra,76(sp)
 8011b7a:	c4a2                	sw	s0,72(sp)
 8011b7c:	0880                	addi	s0,sp,80
 8011b7e:	87aa                	mv	a5,a0
 8011b80:	faf40fa3          	sb	a5,-65(s0)
    switch( case_idx )
 8011b84:	fbf44783          	lbu	a5,-65(s0)
 8011b88:	4745                	li	a4,17
 8011b8a:	42f76d63          	bltu	a4,a5,8011fc4 <Set_Channel_Config_By_Case+0x44e>
 8011b8e:	00279713          	slli	a4,a5,0x2
 8011b92:	5c818793          	addi	a5,gp,1480 # 81185b8 <__global_pointer$+0x5c8>
 8011b96:	97ba                	add	a5,a5,a4
 8011b98:	439c                	lw	a5,0(a5)
 8011b9a:	8782                	jr	a5
    {
    case BITRATE_1M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011b9c:	081137b7          	lui	a5,0x8113
 8011ba0:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ba4:	4719                	li	a4,6
 8011ba6:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011baa:	081137b7          	lui	a5,0x8113
 8011bae:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011bb2:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011bb6:	081137b7          	lui	a5,0x8113
 8011bba:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011bbe:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011bc2:	081137b7          	lui	a5,0x8113
 8011bc6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011bca:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B500M\r\n" );
 8011bce:	32418513          	addi	a0,gp,804 # 8118314 <__global_pointer$+0x324>
 8011bd2:	1b7040ef          	jal	ra,8016588 <puts>
        break;
 8011bd6:	a12d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011bd8:	081137b7          	lui	a5,0x8113
 8011bdc:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011be0:	471d                	li	a4,7
 8011be2:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011be6:	081137b7          	lui	a5,0x8113
 8011bea:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011bee:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011bf2:	081137b7          	lui	a5,0x8113
 8011bf6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011bfa:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011bfe:	081137b7          	lui	a5,0x8113
 8011c02:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c06:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_2M_B500M\r\n" );
 8011c0a:	34818513          	addi	a0,gp,840 # 8118338 <__global_pointer$+0x348>
 8011c0e:	17b040ef          	jal	ra,8016588 <puts>
        break;
 8011c12:	a6fd                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011c14:	081137b7          	lui	a5,0x8113
 8011c18:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c1c:	4721                	li	a4,8
 8011c1e:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011c22:	081137b7          	lui	a5,0x8113
 8011c26:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c2a:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011c2e:	081137b7          	lui	a5,0x8113
 8011c32:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c36:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011c3a:	081137b7          	lui	a5,0x8113
 8011c3e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c42:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_4M_B500M\r\n" );
 8011c46:	36c18513          	addi	a0,gp,876 # 811835c <__global_pointer$+0x36c>
 8011c4a:	13f040ef          	jal	ra,8016588 <puts>
        break;
 8011c4e:	ae4d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011c50:	081137b7          	lui	a5,0x8113
 8011c54:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c58:	4725                	li	a4,9
 8011c5a:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011c5e:	081137b7          	lui	a5,0x8113
 8011c62:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c66:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011c6a:	081137b7          	lui	a5,0x8113
 8011c6e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c72:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011c76:	081137b7          	lui	a5,0x8113
 8011c7a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c7e:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_8M_B500M\r\n" );
 8011c82:	39018513          	addi	a0,gp,912 # 8118380 <__global_pointer$+0x390>
 8011c86:	103040ef          	jal	ra,8016588 <puts>
        break;
 8011c8a:	ae9d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011c8c:	081137b7          	lui	a5,0x8113
 8011c90:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011c94:	4719                	li	a4,6
 8011c96:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011c9a:	081137b7          	lui	a5,0x8113
 8011c9e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ca2:	4705                	li	a4,1
 8011ca4:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ca8:	081137b7          	lui	a5,0x8113
 8011cac:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011cb0:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011cb4:	081137b7          	lui	a5,0x8113
 8011cb8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011cbc:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M\r\n" );
 8011cc0:	3b418513          	addi	a0,gp,948 # 81183a4 <__global_pointer$+0x3b4>
 8011cc4:	0c5040ef          	jal	ra,8016588 <puts>
        break;
 8011cc8:	ae25                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011cca:	081137b7          	lui	a5,0x8113
 8011cce:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011cd2:	471d                	li	a4,7
 8011cd4:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011cd8:	081137b7          	lui	a5,0x8113
 8011cdc:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ce0:	4705                	li	a4,1
 8011ce2:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ce6:	081137b7          	lui	a5,0x8113
 8011cea:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011cee:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011cf2:	081137b7          	lui	a5,0x8113
 8011cf6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011cfa:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_2M_B1000M\r\n" );
 8011cfe:	3d818513          	addi	a0,gp,984 # 81183c8 <__global_pointer$+0x3d8>
 8011d02:	087040ef          	jal	ra,8016588 <puts>
        break;
 8011d06:	aced                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011d08:	081137b7          	lui	a5,0x8113
 8011d0c:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d10:	4721                	li	a4,8
 8011d12:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011d16:	081137b7          	lui	a5,0x8113
 8011d1a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d1e:	4705                	li	a4,1
 8011d20:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011d24:	081137b7          	lui	a5,0x8113
 8011d28:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d2c:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011d30:	081137b7          	lui	a5,0x8113
 8011d34:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d38:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_4M_B1000M\r\n" );
 8011d3c:	3fc18513          	addi	a0,gp,1020 # 81183ec <__global_pointer$+0x3fc>
 8011d40:	049040ef          	jal	ra,8016588 <puts>
        break;
 8011d44:	ac75                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011d46:	081137b7          	lui	a5,0x8113
 8011d4a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d4e:	4725                	li	a4,9
 8011d50:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011d54:	081137b7          	lui	a5,0x8113
 8011d58:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d5c:	4705                	li	a4,1
 8011d5e:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011d62:	081137b7          	lui	a5,0x8113
 8011d66:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d6a:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011d6e:	081137b7          	lui	a5,0x8113
 8011d72:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d76:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_8M_B1000M\r\n" );
 8011d7a:	42018513          	addi	a0,gp,1056 # 8118410 <__global_pointer$+0x420>
 8011d7e:	00b040ef          	jal	ra,8016588 <puts>
        break;
 8011d82:	acbd                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_850K_HRP31:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_850K;
 8011d84:	081137b7          	lui	a5,0x8113
 8011d88:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d8c:	4729                	li	a4,10
 8011d8e:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP31;
 8011d92:	081137b7          	lui	a5,0x8113
 8011d96:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011d9a:	4705                	li	a4,1
 8011d9c:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011da0:	081137b7          	lui	a5,0x8113
 8011da4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011da8:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_850K_HRP31\r\n" );
 8011dac:	44418513          	addi	a0,gp,1092 # 8118434 <__global_pointer$+0x444>
 8011db0:	7d8040ef          	jal	ra,8016588 <puts>
    	break;
 8011db4:	a4b1                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_850K_HRP127:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_850K;
 8011db6:	081137b7          	lui	a5,0x8113
 8011dba:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011dbe:	4729                	li	a4,10
 8011dc0:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP127;
 8011dc4:	081137b7          	lui	a5,0x8113
 8011dc8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011dcc:	4709                	li	a4,2
 8011dce:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011dd2:	081137b7          	lui	a5,0x8113
 8011dd6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011dda:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_850K_HRP127\r\n" );
 8011dde:	46818513          	addi	a0,gp,1128 # 8118458 <__global_pointer$+0x468>
 8011de2:	7a6040ef          	jal	ra,8016588 <puts>
    	break;
 8011de6:	ac29                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_6M8_HRP31:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_6M8;
 8011de8:	081137b7          	lui	a5,0x8113
 8011dec:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011df0:	472d                	li	a4,11
 8011df2:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP31;
 8011df6:	081137b7          	lui	a5,0x8113
 8011dfa:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011dfe:	4705                	li	a4,1
 8011e00:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011e04:	081137b7          	lui	a5,0x8113
 8011e08:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e0c:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_6M8_HRP31\r\n" );
 8011e10:	49018513          	addi	a0,gp,1168 # 8118480 <__global_pointer$+0x490>
 8011e14:	774040ef          	jal	ra,8016588 <puts>
    	break;
 8011e18:	a2e5                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_6M8_HRP127:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_6M8;
 8011e1a:	081137b7          	lui	a5,0x8113
 8011e1e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e22:	472d                	li	a4,11
 8011e24:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP127;
 8011e28:	081137b7          	lui	a5,0x8113
 8011e2c:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e30:	4709                	li	a4,2
 8011e32:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011e36:	081137b7          	lui	a5,0x8113
 8011e3a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e3e:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_6M8_HRP127\r\n" );
 8011e42:	4b418513          	addi	a0,gp,1204 # 81184a4 <__global_pointer$+0x4b4>
 8011e46:	742040ef          	jal	ra,8016588 <puts>
    	break;
 8011e4a:	aa5d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011e4c:	081137b7          	lui	a5,0x8113
 8011e50:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e54:	4719                	li	a4,6
 8011e56:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011e5a:	081137b7          	lui	a5,0x8113
 8011e5e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e62:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011e66:	081137b7          	lui	a5,0x8113
 8011e6a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e6e:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011e72:	081137b7          	lui	a5,0x8113
 8011e76:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e7a:	4705                	li	a4,1
 8011e7c:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B500M_DIV2\r\n" );
 8011e80:	4d818513          	addi	a0,gp,1240 # 81184c8 <__global_pointer$+0x4d8>
 8011e84:	704040ef          	jal	ra,8016588 <puts>
        break;
 8011e88:	aaa5                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011e8a:	081137b7          	lui	a5,0x8113
 8011e8e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011e92:	471d                	li	a4,7
 8011e94:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011e98:	081137b7          	lui	a5,0x8113
 8011e9c:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ea0:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ea4:	081137b7          	lui	a5,0x8113
 8011ea8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011eac:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011eb0:	081137b7          	lui	a5,0x8113
 8011eb4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011eb8:	4705                	li	a4,1
 8011eba:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_2M_B500M_DIV2\r\n" );
 8011ebe:	50018513          	addi	a0,gp,1280 # 81184f0 <__global_pointer$+0x500>
 8011ec2:	6c6040ef          	jal	ra,8016588 <puts>
        break;
 8011ec6:	aa2d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011ec8:	081137b7          	lui	a5,0x8113
 8011ecc:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ed0:	4721                	li	a4,8
 8011ed2:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011ed6:	081137b7          	lui	a5,0x8113
 8011eda:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ede:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ee2:	081137b7          	lui	a5,0x8113
 8011ee6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011eea:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011eee:	081137b7          	lui	a5,0x8113
 8011ef2:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ef6:	4705                	li	a4,1
 8011ef8:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_4M_B500M_DIV2\r\n" );
 8011efc:	52818513          	addi	a0,gp,1320 # 8118518 <__global_pointer$+0x528>
 8011f00:	688040ef          	jal	ra,8016588 <puts>
        break;
 8011f04:	a8f5                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011f06:	081137b7          	lui	a5,0x8113
 8011f0a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f0e:	4725                	li	a4,9
 8011f10:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011f14:	081137b7          	lui	a5,0x8113
 8011f18:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f1c:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011f20:	081137b7          	lui	a5,0x8113
 8011f24:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f28:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011f2c:	081137b7          	lui	a5,0x8113
 8011f30:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f34:	4705                	li	a4,1
 8011f36:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_8M_B500M_DIV2\r\n" );
 8011f3a:	55018513          	addi	a0,gp,1360 # 8118540 <__global_pointer$+0x550>
 8011f3e:	64a040ef          	jal	ra,8016588 <puts>
        break;
 8011f42:	a87d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011f44:	081137b7          	lui	a5,0x8113
 8011f48:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f4c:	4719                	li	a4,6
 8011f4e:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011f52:	081137b7          	lui	a5,0x8113
 8011f56:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f5a:	4705                	li	a4,1
 8011f5c:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011f60:	081137b7          	lui	a5,0x8113
 8011f64:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f68:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011f6c:	081137b7          	lui	a5,0x8113
 8011f70:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f74:	4705                	li	a4,1
 8011f76:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M_DIV2\r\n" );
 8011f7a:	57818513          	addi	a0,gp,1400 # 8118568 <__global_pointer$+0x578>
 8011f7e:	60a040ef          	jal	ra,8016588 <puts>
        break;
 8011f82:	a8bd                	j	8012000 <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M_DIV4:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011f84:	081137b7          	lui	a5,0x8113
 8011f88:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f8c:	4719                	li	a4,6
 8011f8e:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011f92:	081137b7          	lui	a5,0x8113
 8011f96:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011f9a:	4705                	li	a4,1
 8011f9c:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011fa0:	081137b7          	lui	a5,0x8113
 8011fa4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011fa8:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_4;
 8011fac:	081137b7          	lui	a5,0x8113
 8011fb0:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011fb4:	4709                	li	a4,2
 8011fb6:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M_DIV4\r\n" );
 8011fba:	5a018513          	addi	a0,gp,1440 # 8118590 <__global_pointer$+0x5a0>
 8011fbe:	5ca040ef          	jal	ra,8016588 <puts>
        break;
 8011fc2:	a83d                	j	8012000 <Set_Channel_Config_By_Case+0x48a>

    default:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011fc4:	081137b7          	lui	a5,0x8113
 8011fc8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011fcc:	4719                	li	a4,6
 8011fce:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011fd2:	081137b7          	lui	a5,0x8113
 8011fd6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011fda:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011fde:	081137b7          	lui	a5,0x8113
 8011fe2:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011fe6:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011fea:	081137b7          	lui	a5,0x8113
 8011fee:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8011ff2:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B500M\r\n" );
 8011ff6:	32418513          	addi	a0,gp,804 # 8118314 <__global_pointer$+0x324>
 8011ffa:	58e040ef          	jal	ra,8016588 <puts>
        break;
 8011ffe:	0001                	nop
    }

    //
    thmts_phycfg.psdu_length = sizeof(thmts_ranging_packet_t) - 4;
 8012000:	081137b7          	lui	a5,0x8113
 8012004:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012008:	21e00713          	li	a4,542
 801200c:	cf98                	sw	a4,24(a5)
    // 2CRC
    uint32_t txdata_length = sizeof(thmts_ranging_packet_t)  - 2;
 801200e:	22000793          	li	a5,544
 8012012:	fcf42a23          	sw	a5,-44(s0)

	uint32_t length_par = (thmts_phycfg.preamble_length << CHIP_THURDZ_TX_PRMB_LEN_OFFSET) | (thmts_phycfg.sfd_length << CHIP_THURDZ_TX_SFD_LEN_OFFSET) | (txdata_length & 0xfff);
 8012016:	081137b7          	lui	a5,0x8113
 801201a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801201e:	479c                	lw	a5,8(a5)
 8012020:	01479713          	slli	a4,a5,0x14
 8012024:	081137b7          	lui	a5,0x8113
 8012028:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801202c:	47dc                	lw	a5,12(a5)
 801202e:	07b2                	slli	a5,a5,0xc
 8012030:	8f5d                	or	a4,a4,a5
 8012032:	fd442683          	lw	a3,-44(s0)
 8012036:	6785                	lui	a5,0x1
 8012038:	17fd                	addi	a5,a5,-1
 801203a:	8ff5                	and	a5,a5,a3
 801203c:	8fd9                	or	a5,a5,a4
 801203e:	fcf42823          	sw	a5,-48(s0)
	thmts_phycfg.length_cfg_word = length_par;
 8012042:	081137b7          	lui	a5,0x8113
 8012046:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801204a:	fd042703          	lw	a4,-48(s0)
 801204e:	cfd8                	sw	a4,28(a5)

	uint32_t phr_info_bit = 0;
 8012050:	fe042623          	sw	zero,-20(s0)
	uint32_t phr_buf_word = 0;
 8012054:	fe042423          	sw	zero,-24(s0)

	// config phr buff word
	if ((thmts_phycfg.bit_rate != THMTS_BITRATE_850K) && (thmts_phycfg.bit_rate != THMTS_BITRATE_6M8))
 8012058:	081137b7          	lui	a5,0x8113
 801205c:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012060:	0037c703          	lbu	a4,3(a5)
 8012064:	47a9                	li	a5,10
 8012066:	1ef70b63          	beq	a4,a5,801225c <Set_Channel_Config_By_Case+0x6e6>
 801206a:	081137b7          	lui	a5,0x8113
 801206e:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012072:	0037c703          	lbu	a4,3(a5)
 8012076:	47ad                	li	a5,11
 8012078:	1ef70263          	beq	a4,a5,801225c <Set_Channel_Config_By_Case+0x6e6>
	{
		switch ( thmts_phycfg.bit_rate )
 801207c:	081137b7          	lui	a5,0x8113
 8012080:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012084:	0037c783          	lbu	a5,3(a5)
 8012088:	4725                	li	a4,9
 801208a:	04e78a63          	beq	a5,a4,80120de <Set_Channel_Config_By_Case+0x568>
 801208e:	4725                	li	a4,9
 8012090:	04f74963          	blt	a4,a5,80120e2 <Set_Channel_Config_By_Case+0x56c>
 8012094:	4721                	li	a4,8
 8012096:	02e78c63          	beq	a5,a4,80120ce <Set_Channel_Config_By_Case+0x558>
 801209a:	4721                	li	a4,8
 801209c:	04f74363          	blt	a4,a5,80120e2 <Set_Channel_Config_By_Case+0x56c>
 80120a0:	4719                	li	a4,6
 80120a2:	00e78663          	beq	a5,a4,80120ae <Set_Channel_Config_By_Case+0x538>
 80120a6:	471d                	li	a4,7
 80120a8:	00e78b63          	beq	a5,a4,80120be <Set_Channel_Config_By_Case+0x548>
			break;
		case THMTS_BITRATE_8M:
			phr_info_bit |= 0x00000000;
			break;
		default:
			break;
 80120ac:	a81d                	j	80120e2 <Set_Channel_Config_By_Case+0x56c>
			phr_info_bit |= 0xc0000000;
 80120ae:	fec42703          	lw	a4,-20(s0)
 80120b2:	c00007b7          	lui	a5,0xc0000
 80120b6:	8fd9                	or	a5,a5,a4
 80120b8:	fef42623          	sw	a5,-20(s0)
			break;
 80120bc:	a025                	j	80120e4 <Set_Channel_Config_By_Case+0x56e>
			phr_info_bit |= 0x80000000;
 80120be:	fec42703          	lw	a4,-20(s0)
 80120c2:	800007b7          	lui	a5,0x80000
 80120c6:	8fd9                	or	a5,a5,a4
 80120c8:	fef42623          	sw	a5,-20(s0)
			break;
 80120cc:	a821                	j	80120e4 <Set_Channel_Config_By_Case+0x56e>
			phr_info_bit |= 0x40000000;
 80120ce:	fec42703          	lw	a4,-20(s0)
 80120d2:	400007b7          	lui	a5,0x40000
 80120d6:	8fd9                	or	a5,a5,a4
 80120d8:	fef42623          	sw	a5,-20(s0)
			break;
 80120dc:	a021                	j	80120e4 <Set_Channel_Config_By_Case+0x56e>
			break;
 80120de:	0001                	nop
 80120e0:	a011                	j	80120e4 <Set_Channel_Config_By_Case+0x56e>
			break;
 80120e2:	0001                	nop
		}
		phr_info_bit |= ((txdata_length & 0xfff) << 18);
 80120e4:	fd442783          	lw	a5,-44(s0)
 80120e8:	01279713          	slli	a4,a5,0x12
 80120ec:	3ffc07b7          	lui	a5,0x3ffc0
 80120f0:	8ff9                	and	a5,a5,a4
 80120f2:	fec42703          	lw	a4,-20(s0)
 80120f6:	8fd9                	or	a5,a5,a4
 80120f8:	fef42623          	sw	a5,-20(s0)
		// Detecting bit & Reserve field.
		phr_info_bit |= 0x00020000;
 80120fc:	fec42703          	lw	a4,-20(s0)
 8012100:	000207b7          	lui	a5,0x20
 8012104:	8fd9                	or	a5,a5,a4
 8012106:	fef42623          	sw	a5,-20(s0)

		uint32_t parity = ((phr_info_bit>>24)&0xff) + ((phr_info_bit>>16)&0xff) + ((phr_info_bit>>8)&0xff);
 801210a:	fec42783          	lw	a5,-20(s0)
 801210e:	0187d713          	srli	a4,a5,0x18
 8012112:	fec42783          	lw	a5,-20(s0)
 8012116:	83c1                	srli	a5,a5,0x10
 8012118:	0ff7f793          	zext.b	a5,a5
 801211c:	973e                	add	a4,a4,a5
 801211e:	fec42783          	lw	a5,-20(s0)
 8012122:	83a1                	srli	a5,a5,0x8
 8012124:	0ff7f793          	zext.b	a5,a5
 8012128:	97ba                	add	a5,a5,a4
 801212a:	fcf42623          	sw	a5,-52(s0)
		phr_info_bit |= (parity & 0xff);
 801212e:	fcc42783          	lw	a5,-52(s0)
 8012132:	0ff7f793          	zext.b	a5,a5
 8012136:	fec42703          	lw	a4,-20(s0)
 801213a:	8fd9                	or	a5,a5,a4
 801213c:	fef42623          	sw	a5,-20(s0)



		thmts_phycfg.phr_info_bit = phr_info_bit;
 8012140:	081137b7          	lui	a5,0x8113
 8012144:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012148:	fec42703          	lw	a4,-20(s0)
 801214c:	d398                	sw	a4,32(a5)
		if ((phr_info_bit>>31) & 0x1)
 801214e:	fec42783          	lw	a5,-20(s0)
 8012152:	0007d963          	bgez	a5,8012164 <Set_Channel_Config_By_Case+0x5ee>
			phr_buf_word |= 0x3;
 8012156:	fe842783          	lw	a5,-24(s0)
 801215a:	0037e793          	ori	a5,a5,3
 801215e:	fef42423          	sw	a5,-24(s0)
 8012162:	a039                	j	8012170 <Set_Channel_Config_By_Case+0x5fa>
		else
			phr_buf_word |= 0x1;
 8012164:	fe842783          	lw	a5,-24(s0)
 8012168:	0017e793          	ori	a5,a5,1
 801216c:	fef42423          	sw	a5,-24(s0)

		for (uint32_t i = 1; i <16; i++)
 8012170:	4785                	li	a5,1
 8012172:	fef42223          	sw	a5,-28(s0)
 8012176:	a099                	j	80121bc <Set_Channel_Config_By_Case+0x646>
		{
			phr_buf_word <<= 2;
 8012178:	fe842783          	lw	a5,-24(s0)
 801217c:	078a                	slli	a5,a5,0x2
 801217e:	fef42423          	sw	a5,-24(s0)
			if ((phr_info_bit>>(31-i)) & 0x1)
 8012182:	477d                	li	a4,31
 8012184:	fe442783          	lw	a5,-28(s0)
 8012188:	40f707b3          	sub	a5,a4,a5
 801218c:	fec42703          	lw	a4,-20(s0)
 8012190:	00f757b3          	srl	a5,a4,a5
 8012194:	8b85                	andi	a5,a5,1
 8012196:	cb81                	beqz	a5,80121a6 <Set_Channel_Config_By_Case+0x630>
				phr_buf_word |= 0x3;
 8012198:	fe842783          	lw	a5,-24(s0)
 801219c:	0037e793          	ori	a5,a5,3
 80121a0:	fef42423          	sw	a5,-24(s0)
 80121a4:	a039                	j	80121b2 <Set_Channel_Config_By_Case+0x63c>
			else
				phr_buf_word |= 0x1;
 80121a6:	fe842783          	lw	a5,-24(s0)
 80121aa:	0017e793          	ori	a5,a5,1
 80121ae:	fef42423          	sw	a5,-24(s0)
		for (uint32_t i = 1; i <16; i++)
 80121b2:	fe442783          	lw	a5,-28(s0)
 80121b6:	0785                	addi	a5,a5,1
 80121b8:	fef42223          	sw	a5,-28(s0)
 80121bc:	fe442703          	lw	a4,-28(s0)
 80121c0:	47bd                	li	a5,15
 80121c2:	fae7fbe3          	bgeu	a5,a4,8012178 <Set_Channel_Config_By_Case+0x602>
		}
		thmts_phycfg.phr_buff_word1 = phr_buf_word;
 80121c6:	081137b7          	lui	a5,0x8113
 80121ca:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80121ce:	fe842703          	lw	a4,-24(s0)
 80121d2:	d3d8                	sw	a4,36(a5)

		if ((phr_info_bit>>15) & 0x1)
 80121d4:	fec42783          	lw	a5,-20(s0)
 80121d8:	83bd                	srli	a5,a5,0xf
 80121da:	8b85                	andi	a5,a5,1
 80121dc:	cb81                	beqz	a5,80121ec <Set_Channel_Config_By_Case+0x676>
			phr_buf_word |= 0x3;
 80121de:	fe842783          	lw	a5,-24(s0)
 80121e2:	0037e793          	ori	a5,a5,3
 80121e6:	fef42423          	sw	a5,-24(s0)
 80121ea:	a039                	j	80121f8 <Set_Channel_Config_By_Case+0x682>
		else
			phr_buf_word |= 0x1;
 80121ec:	fe842783          	lw	a5,-24(s0)
 80121f0:	0017e793          	ori	a5,a5,1
 80121f4:	fef42423          	sw	a5,-24(s0)

		for (uint32_t i = 17; i <32; i++)
 80121f8:	47c5                	li	a5,17
 80121fa:	fef42023          	sw	a5,-32(s0)
 80121fe:	a099                	j	8012244 <Set_Channel_Config_By_Case+0x6ce>
		{
			phr_buf_word <<= 2;
 8012200:	fe842783          	lw	a5,-24(s0)
 8012204:	078a                	slli	a5,a5,0x2
 8012206:	fef42423          	sw	a5,-24(s0)
			if ((phr_info_bit>>(31-i)) & 0x1)
 801220a:	477d                	li	a4,31
 801220c:	fe042783          	lw	a5,-32(s0)
 8012210:	40f707b3          	sub	a5,a4,a5
 8012214:	fec42703          	lw	a4,-20(s0)
 8012218:	00f757b3          	srl	a5,a4,a5
 801221c:	8b85                	andi	a5,a5,1
 801221e:	cb81                	beqz	a5,801222e <Set_Channel_Config_By_Case+0x6b8>
				phr_buf_word |= 0x3;
 8012220:	fe842783          	lw	a5,-24(s0)
 8012224:	0037e793          	ori	a5,a5,3
 8012228:	fef42423          	sw	a5,-24(s0)
 801222c:	a039                	j	801223a <Set_Channel_Config_By_Case+0x6c4>
			else
				phr_buf_word |= 0x1;
 801222e:	fe842783          	lw	a5,-24(s0)
 8012232:	0017e793          	ori	a5,a5,1
 8012236:	fef42423          	sw	a5,-24(s0)
		for (uint32_t i = 17; i <32; i++)
 801223a:	fe042783          	lw	a5,-32(s0)
 801223e:	0785                	addi	a5,a5,1
 8012240:	fef42023          	sw	a5,-32(s0)
 8012244:	fe042703          	lw	a4,-32(s0)
 8012248:	47fd                	li	a5,31
 801224a:	fae7fbe3          	bgeu	a5,a4,8012200 <Set_Channel_Config_By_Case+0x68a>
		}
		thmts_phycfg.phr_buff_word2 = phr_buf_word;
 801224e:	081137b7          	lui	a5,0x8113
 8012252:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012256:	fe842703          	lw	a4,-24(s0)
 801225a:	d798                	sw	a4,40(a5)
	{

	}


	uint32_t tx_config_word = 0;
 801225c:	fc042e23          	sw	zero,-36(s0)

	if (thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS)
 8012260:	081137b7          	lui	a5,0x8113
 8012264:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012268:	0027c783          	lbu	a5,2(a5)
 801226c:	efe9                	bnez	a5,8012346 <Set_Channel_Config_By_Case+0x7d0>
	{
		if (thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_500M)
 801226e:	081137b7          	lui	a5,0x8113
 8012272:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012276:	0017c783          	lbu	a5,1(a5)
 801227a:	e791                	bnez	a5,8012286 <Set_Channel_Config_By_Case+0x710>
			tx_config_word = 511;
 801227c:	1ff00793          	li	a5,511
 8012280:	fcf42e23          	sw	a5,-36(s0)
 8012284:	a831                	j	80122a0 <Set_Channel_Config_By_Case+0x72a>
		else if (thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_1G)
 8012286:	081137b7          	lui	a5,0x8113
 801228a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801228e:	0017c703          	lbu	a4,1(a5)
 8012292:	4785                	li	a5,1
 8012294:	00f71663          	bne	a4,a5,80122a0 <Set_Channel_Config_By_Case+0x72a>
			tx_config_word = 1023;
 8012298:	3ff00793          	li	a5,1023
 801229c:	fcf42e23          	sw	a5,-36(s0)

		if( thmts_phycfg.bit_rate == THMTS_BITRATE_1M )
 80122a0:	081137b7          	lui	a5,0x8113
 80122a4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80122a8:	0037c703          	lbu	a4,3(a5)
 80122ac:	4799                	li	a5,6
 80122ae:	00f71963          	bne	a4,a5,80122c0 <Set_Channel_Config_By_Case+0x74a>
			tx_config_word |= (1 << 16);
 80122b2:	fdc42703          	lw	a4,-36(s0)
 80122b6:	67c1                	lui	a5,0x10
 80122b8:	8fd9                	or	a5,a5,a4
 80122ba:	fcf42e23          	sw	a5,-36(s0)
 80122be:	a09d                	j	8012324 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_2M ) tx_config_word |= (2 << 16);
 80122c0:	081137b7          	lui	a5,0x8113
 80122c4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80122c8:	0037c703          	lbu	a4,3(a5)
 80122cc:	479d                	li	a5,7
 80122ce:	00f71a63          	bne	a4,a5,80122e2 <Set_Channel_Config_By_Case+0x76c>
 80122d2:	fdc42703          	lw	a4,-36(s0)
 80122d6:	000207b7          	lui	a5,0x20
 80122da:	8fd9                	or	a5,a5,a4
 80122dc:	fcf42e23          	sw	a5,-36(s0)
 80122e0:	a091                	j	8012324 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_4M ) tx_config_word |= (4 << 16);
 80122e2:	081137b7          	lui	a5,0x8113
 80122e6:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80122ea:	0037c703          	lbu	a4,3(a5)
 80122ee:	47a1                	li	a5,8
 80122f0:	00f71a63          	bne	a4,a5,8012304 <Set_Channel_Config_By_Case+0x78e>
 80122f4:	fdc42703          	lw	a4,-36(s0)
 80122f8:	000407b7          	lui	a5,0x40
 80122fc:	8fd9                	or	a5,a5,a4
 80122fe:	fcf42e23          	sw	a5,-36(s0)
 8012302:	a00d                	j	8012324 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_8M ) tx_config_word |= (8 << 16);
 8012304:	081137b7          	lui	a5,0x8113
 8012308:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801230c:	0037c703          	lbu	a4,3(a5)
 8012310:	47a5                	li	a5,9
 8012312:	00f71963          	bne	a4,a5,8012324 <Set_Channel_Config_By_Case+0x7ae>
 8012316:	fdc42703          	lw	a4,-36(s0)
 801231a:	000807b7          	lui	a5,0x80
 801231e:	8fd9                	or	a5,a5,a4
 8012320:	fcf42e23          	sw	a5,-36(s0)

		tx_config_word |= ( 1 << thmts_phycfg.div_ratio_sel ) << 24;
 8012324:	081137b7          	lui	a5,0x8113
 8012328:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801232c:	0067c783          	lbu	a5,6(a5)
 8012330:	873e                	mv	a4,a5
 8012332:	4785                	li	a5,1
 8012334:	00e797b3          	sll	a5,a5,a4
 8012338:	07e2                	slli	a5,a5,0x18
 801233a:	873e                	mv	a4,a5
 801233c:	fdc42783          	lw	a5,-36(s0)
 8012340:	8fd9                	or	a5,a5,a4
 8012342:	fcf42e23          	sw	a5,-36(s0)
	{
	// todo: for HRP
	}

	//
	thmts_phycfg.tx_config_word = tx_config_word;
 8012346:	081137b7          	lui	a5,0x8113
 801234a:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801234e:	fdc42703          	lw	a4,-36(s0)
 8012352:	d7d8                	sw	a4,44(a5)
	thmts_phycfg.rx_config_word = tx_config_word;
 8012354:	081137b7          	lui	a5,0x8113
 8012358:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801235c:	fdc42703          	lw	a4,-36(s0)
 8012360:	db98                	sw	a4,48(a5)


	//delta tick
    uint32_t preamble_symbol_sample_count;

    if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS )
 8012362:	081137b7          	lui	a5,0x8113
 8012366:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801236a:	0027c783          	lbu	a5,2(a5)
 801236e:	eb9d                	bnez	a5,80123a4 <Set_Channel_Config_By_Case+0x82e>
    {
        switch( thmts_phycfg.rf_bandwidth )
 8012370:	081137b7          	lui	a5,0x8113
 8012374:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012378:	0017c783          	lbu	a5,1(a5)
 801237c:	c789                	beqz	a5,8012386 <Set_Channel_Config_By_Case+0x810>
 801237e:	4705                	li	a4,1
 8012380:	00e78863          	beq	a5,a4,8012390 <Set_Channel_Config_By_Case+0x81a>
 8012384:	a819                	j	801239a <Set_Channel_Config_By_Case+0x824>
        {
        case THMTS_RF_BANDWIDTH_500M:
            preamble_symbol_sample_count = 1022;
 8012386:	3fe00793          	li	a5,1022
 801238a:	fcf42c23          	sw	a5,-40(s0)
            break;
 801238e:	a0b1                	j	80123da <Set_Channel_Config_By_Case+0x864>
        case THMTS_RF_BANDWIDTH_1G:
            preamble_symbol_sample_count = 2046;
 8012390:	7fe00793          	li	a5,2046
 8012394:	fcf42c23          	sw	a5,-40(s0)
            break;
 8012398:	a089                	j	80123da <Set_Channel_Config_By_Case+0x864>
        default:
            preamble_symbol_sample_count = 1022;
 801239a:	3fe00793          	li	a5,1022
 801239e:	fcf42c23          	sw	a5,-40(s0)
            break;
 80123a2:	a825                	j	80123da <Set_Channel_Config_By_Case+0x864>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP31 )
 80123a4:	081137b7          	lui	a5,0x8113
 80123a8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80123ac:	0027c703          	lbu	a4,2(a5)
 80123b0:	4785                	li	a5,1
 80123b2:	00f71763          	bne	a4,a5,80123c0 <Set_Channel_Config_By_Case+0x84a>
    {
        preamble_symbol_sample_count = 992;
 80123b6:	3e000793          	li	a5,992
 80123ba:	fcf42c23          	sw	a5,-40(s0)
 80123be:	a831                	j	80123da <Set_Channel_Config_By_Case+0x864>
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
 80123c0:	081137b7          	lui	a5,0x8113
 80123c4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80123c8:	0027c703          	lbu	a4,2(a5)
 80123cc:	4789                	li	a5,2
 80123ce:	00f71663          	bne	a4,a5,80123da <Set_Channel_Config_By_Case+0x864>
    {
        preamble_symbol_sample_count = 1016;
 80123d2:	3f800793          	li	a5,1016
 80123d6:	fcf42c23          	sw	a5,-40(s0)
    }

    uint32_t preamble_symbol_count = thmts_phycfg.preamble_length + thmts_phycfg.sfd_length;
 80123da:	081137b7          	lui	a5,0x8113
 80123de:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80123e2:	4798                	lw	a4,8(a5)
 80123e4:	081137b7          	lui	a5,0x8113
 80123e8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80123ec:	47dc                	lw	a5,12(a5)
 80123ee:	97ba                	add	a5,a5,a4
 80123f0:	fcf42423          	sw	a5,-56(s0)

    if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS && thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_500M )
 80123f4:	081137b7          	lui	a5,0x8113
 80123f8:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80123fc:	0027c783          	lbu	a5,2(a5)
 8012400:	efb9                	bnez	a5,801245e <Set_Channel_Config_By_Case+0x8e8>
 8012402:	081137b7          	lui	a5,0x8113
 8012406:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801240a:	0017c783          	lbu	a5,1(a5)
 801240e:	eba1                	bnez	a5,801245e <Set_Channel_Config_By_Case+0x8e8>
    {
        thmts_phycfg.tx_delta_tick = ( ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) << thmts_phycfg.div_ratio_sel ) + 258 + 6;
 8012410:	fc842703          	lw	a4,-56(s0)
 8012414:	fd842783          	lw	a5,-40(s0)
 8012418:	02f707b3          	mul	a5,a4,a5
 801241c:	838d                	srli	a5,a5,0x3
 801241e:	08113737          	lui	a4,0x8113
 8012422:	d6470713          	addi	a4,a4,-668 # 8112d64 <thmts_phycfg>
 8012426:	00674703          	lbu	a4,6(a4)
 801242a:	00e797b3          	sll	a5,a5,a4
 801242e:	10878713          	addi	a4,a5,264
 8012432:	081137b7          	lui	a5,0x8113
 8012436:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801243a:	dbd8                	sw	a4,52(a5)

        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 801243c:	081137b7          	lui	a5,0x8113
 8012440:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012444:	0067c703          	lbu	a4,6(a5)
 8012448:	4785                	li	a5,1
 801244a:	10f71363          	bne	a4,a5,8012550 <Set_Channel_Config_By_Case+0x9da>
        {
        	thmts_phycfg.tx_delta_tick = 246 + 10;
 801244e:	081137b7          	lui	a5,0x8113
 8012452:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012456:	10000713          	li	a4,256
 801245a:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 801245c:	a8d5                	j	8012550 <Set_Channel_Config_By_Case+0x9da>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS && thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_1G )
 801245e:	081137b7          	lui	a5,0x8113
 8012462:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012466:	0027c783          	lbu	a5,2(a5)
 801246a:	e3d1                	bnez	a5,80124ee <Set_Channel_Config_By_Case+0x978>
 801246c:	081137b7          	lui	a5,0x8113
 8012470:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012474:	0017c703          	lbu	a4,1(a5)
 8012478:	4785                	li	a5,1
 801247a:	06f71a63          	bne	a4,a5,80124ee <Set_Channel_Config_By_Case+0x978>
    {
        thmts_phycfg.tx_delta_tick = ( ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) << thmts_phycfg.div_ratio_sel ) + 258 + 256 + 6;
 801247e:	fc842703          	lw	a4,-56(s0)
 8012482:	fd842783          	lw	a5,-40(s0)
 8012486:	02f707b3          	mul	a5,a4,a5
 801248a:	838d                	srli	a5,a5,0x3
 801248c:	08113737          	lui	a4,0x8113
 8012490:	d6470713          	addi	a4,a4,-668 # 8112d64 <thmts_phycfg>
 8012494:	00674703          	lbu	a4,6(a4)
 8012498:	00e797b3          	sll	a5,a5,a4
 801249c:	20878713          	addi	a4,a5,520
 80124a0:	081137b7          	lui	a5,0x8113
 80124a4:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124a8:	dbd8                	sw	a4,52(a5)


        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 80124aa:	081137b7          	lui	a5,0x8113
 80124ae:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124b2:	0067c703          	lbu	a4,6(a5)
 80124b6:	4785                	li	a5,1
 80124b8:	00f71a63          	bne	a4,a5,80124cc <Set_Channel_Config_By_Case+0x956>
        {
        	thmts_phycfg.tx_delta_tick = ( 499 + 13 );
 80124bc:	081137b7          	lui	a5,0x8113
 80124c0:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124c4:	20000713          	li	a4,512
 80124c8:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 80124ca:	a051                	j	801254e <Set_Channel_Config_By_Case+0x9d8>
        }
        else if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_4 )
 80124cc:	081137b7          	lui	a5,0x8113
 80124d0:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124d4:	0067c703          	lbu	a4,6(a5)
 80124d8:	4789                	li	a5,2
 80124da:	06f71a63          	bne	a4,a5,801254e <Set_Channel_Config_By_Case+0x9d8>
        {
        	thmts_phycfg.tx_delta_tick = ( 1496 + 39 );
 80124de:	081137b7          	lui	a5,0x8113
 80124e2:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124e6:	5ff00713          	li	a4,1535
 80124ea:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 80124ec:	a08d                	j	801254e <Set_Channel_Config_By_Case+0x9d8>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP31 )
 80124ee:	081137b7          	lui	a5,0x8113
 80124f2:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 80124f6:	0027c703          	lbu	a4,2(a5)
 80124fa:	4785                	li	a5,1
 80124fc:	02f71163          	bne	a4,a5,801251e <Set_Channel_Config_By_Case+0x9a8>
    {
        thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 251 + 6;
 8012500:	fc842703          	lw	a4,-56(s0)
 8012504:	fd842783          	lw	a5,-40(s0)
 8012508:	02f707b3          	mul	a5,a4,a5
 801250c:	838d                	srli	a5,a5,0x3
 801250e:	10178713          	addi	a4,a5,257
 8012512:	081137b7          	lui	a5,0x8113
 8012516:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801251a:	dbd8                	sw	a4,52(a5)
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
    {
    	thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 257 + 6;
    }
}
 801251c:	a815                	j	8012550 <Set_Channel_Config_By_Case+0x9da>
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
 801251e:	081137b7          	lui	a5,0x8113
 8012522:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 8012526:	0027c703          	lbu	a4,2(a5)
 801252a:	4789                	li	a5,2
 801252c:	02f71263          	bne	a4,a5,8012550 <Set_Channel_Config_By_Case+0x9da>
    	thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 257 + 6;
 8012530:	fc842703          	lw	a4,-56(s0)
 8012534:	fd842783          	lw	a5,-40(s0)
 8012538:	02f707b3          	mul	a5,a4,a5
 801253c:	838d                	srli	a5,a5,0x3
 801253e:	10778713          	addi	a4,a5,263
 8012542:	081137b7          	lui	a5,0x8113
 8012546:	d6478793          	addi	a5,a5,-668 # 8112d64 <thmts_phycfg>
 801254a:	dbd8                	sw	a4,52(a5)
}
 801254c:	a011                	j	8012550 <Set_Channel_Config_By_Case+0x9da>
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 801254e:	0001                	nop
}
 8012550:	0001                	nop
 8012552:	40b6                	lw	ra,76(sp)
 8012554:	4426                	lw	s0,72(sp)
 8012556:	6161                	addi	sp,sp,80
 8012558:	8082                	ret

0801255a <altds_dstwr_check>:
uint32_t rx_ok_cnt=0;
uint32_t crc_ok_cnt=0;
int valid_count=0;

uint8_t altds_dstwr_check(altds_twr_ptr altds_twr_p)
{
 801255a:	7179                	addi	sp,sp,-48
 801255c:	d622                	sw	s0,44(sp)
 801255e:	1800                	addi	s0,sp,48
 8012560:	fca42e23          	sw	a0,-36(s0)
	uint8_t altds_completed = 0;
 8012564:	fe0407a3          	sb	zero,-17(s0)
    	if(altds_twr_p->poll_rx_time != 0 &&
 8012568:	fdc42783          	lw	a5,-36(s0)
 801256c:	0087c703          	lbu	a4,8(a5)
 8012570:	0097c583          	lbu	a1,9(a5)
 8012574:	05a2                	slli	a1,a1,0x8
 8012576:	8f4d                	or	a4,a4,a1
 8012578:	00a7c583          	lbu	a1,10(a5)
 801257c:	05c2                	slli	a1,a1,0x10
 801257e:	8f4d                	or	a4,a4,a1
 8012580:	00b7c583          	lbu	a1,11(a5)
 8012584:	05e2                	slli	a1,a1,0x18
 8012586:	8f4d                	or	a4,a4,a1
 8012588:	863a                	mv	a2,a4
 801258a:	00c7c703          	lbu	a4,12(a5)
 801258e:	00d7c583          	lbu	a1,13(a5)
 8012592:	05a2                	slli	a1,a1,0x8
 8012594:	8f4d                	or	a4,a4,a1
 8012596:	00e7c583          	lbu	a1,14(a5)
 801259a:	05c2                	slli	a1,a1,0x10
 801259c:	8f4d                	or	a4,a4,a1
 801259e:	00f7c783          	lbu	a5,15(a5)
 80125a2:	07e2                	slli	a5,a5,0x18
 80125a4:	8fd9                	or	a5,a5,a4
 80125a6:	86be                	mv	a3,a5
 80125a8:	87b2                	mv	a5,a2
 80125aa:	8fd5                	or	a5,a5,a3
 80125ac:	16078563          	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
    			altds_twr_p->poll_tx_time != 0 &&
 80125b0:	fdc42783          	lw	a5,-36(s0)
 80125b4:	0007c703          	lbu	a4,0(a5)
 80125b8:	0017c583          	lbu	a1,1(a5)
 80125bc:	05a2                	slli	a1,a1,0x8
 80125be:	8f4d                	or	a4,a4,a1
 80125c0:	0027c583          	lbu	a1,2(a5)
 80125c4:	05c2                	slli	a1,a1,0x10
 80125c6:	8f4d                	or	a4,a4,a1
 80125c8:	0037c583          	lbu	a1,3(a5)
 80125cc:	05e2                	slli	a1,a1,0x18
 80125ce:	8f4d                	or	a4,a4,a1
 80125d0:	863a                	mv	a2,a4
 80125d2:	0047c703          	lbu	a4,4(a5)
 80125d6:	0057c583          	lbu	a1,5(a5)
 80125da:	05a2                	slli	a1,a1,0x8
 80125dc:	8f4d                	or	a4,a4,a1
 80125de:	0067c583          	lbu	a1,6(a5)
 80125e2:	05c2                	slli	a1,a1,0x10
 80125e4:	8f4d                	or	a4,a4,a1
 80125e6:	0077c783          	lbu	a5,7(a5)
 80125ea:	07e2                	slli	a5,a5,0x18
 80125ec:	8fd9                	or	a5,a5,a4
 80125ee:	86be                	mv	a3,a5
    	if(altds_twr_p->poll_rx_time != 0 &&
 80125f0:	87b2                	mv	a5,a2
 80125f2:	8fd5                	or	a5,a5,a3
 80125f4:	12078163          	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
				altds_twr_p->poll2_rx_time != 0 &&
 80125f8:	fdc42783          	lw	a5,-36(s0)
 80125fc:	0287c703          	lbu	a4,40(a5)
 8012600:	0297c583          	lbu	a1,41(a5)
 8012604:	05a2                	slli	a1,a1,0x8
 8012606:	8f4d                	or	a4,a4,a1
 8012608:	02a7c583          	lbu	a1,42(a5)
 801260c:	05c2                	slli	a1,a1,0x10
 801260e:	8f4d                	or	a4,a4,a1
 8012610:	02b7c583          	lbu	a1,43(a5)
 8012614:	05e2                	slli	a1,a1,0x18
 8012616:	8f4d                	or	a4,a4,a1
 8012618:	863a                	mv	a2,a4
 801261a:	02c7c703          	lbu	a4,44(a5)
 801261e:	02d7c583          	lbu	a1,45(a5)
 8012622:	05a2                	slli	a1,a1,0x8
 8012624:	8f4d                	or	a4,a4,a1
 8012626:	02e7c583          	lbu	a1,46(a5)
 801262a:	05c2                	slli	a1,a1,0x10
 801262c:	8f4d                	or	a4,a4,a1
 801262e:	02f7c783          	lbu	a5,47(a5)
 8012632:	07e2                	slli	a5,a5,0x18
 8012634:	8fd9                	or	a5,a5,a4
 8012636:	86be                	mv	a3,a5
    			altds_twr_p->poll_tx_time != 0 &&
 8012638:	87b2                	mv	a5,a2
 801263a:	8fd5                	or	a5,a5,a3
 801263c:	cfe9                	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
				altds_twr_p->poll2_tx_time != 0 &&
 801263e:	fdc42783          	lw	a5,-36(s0)
 8012642:	0207c703          	lbu	a4,32(a5)
 8012646:	0217c583          	lbu	a1,33(a5)
 801264a:	05a2                	slli	a1,a1,0x8
 801264c:	8f4d                	or	a4,a4,a1
 801264e:	0227c583          	lbu	a1,34(a5)
 8012652:	05c2                	slli	a1,a1,0x10
 8012654:	8f4d                	or	a4,a4,a1
 8012656:	0237c583          	lbu	a1,35(a5)
 801265a:	05e2                	slli	a1,a1,0x18
 801265c:	8f4d                	or	a4,a4,a1
 801265e:	863a                	mv	a2,a4
 8012660:	0247c703          	lbu	a4,36(a5)
 8012664:	0257c583          	lbu	a1,37(a5)
 8012668:	05a2                	slli	a1,a1,0x8
 801266a:	8f4d                	or	a4,a4,a1
 801266c:	0267c583          	lbu	a1,38(a5)
 8012670:	05c2                	slli	a1,a1,0x10
 8012672:	8f4d                	or	a4,a4,a1
 8012674:	0277c783          	lbu	a5,39(a5)
 8012678:	07e2                	slli	a5,a5,0x18
 801267a:	8fd9                	or	a5,a5,a4
 801267c:	86be                	mv	a3,a5
				altds_twr_p->poll2_rx_time != 0 &&
 801267e:	87b2                	mv	a5,a2
 8012680:	8fd5                	or	a5,a5,a3
 8012682:	cbd1                	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
				altds_twr_p->resp_rx_time != 0 &&
 8012684:	fdc42783          	lw	a5,-36(s0)
 8012688:	0187c703          	lbu	a4,24(a5)
 801268c:	0197c583          	lbu	a1,25(a5)
 8012690:	05a2                	slli	a1,a1,0x8
 8012692:	8f4d                	or	a4,a4,a1
 8012694:	01a7c583          	lbu	a1,26(a5)
 8012698:	05c2                	slli	a1,a1,0x10
 801269a:	8f4d                	or	a4,a4,a1
 801269c:	01b7c583          	lbu	a1,27(a5)
 80126a0:	05e2                	slli	a1,a1,0x18
 80126a2:	8f4d                	or	a4,a4,a1
 80126a4:	863a                	mv	a2,a4
 80126a6:	01c7c703          	lbu	a4,28(a5)
 80126aa:	01d7c583          	lbu	a1,29(a5)
 80126ae:	05a2                	slli	a1,a1,0x8
 80126b0:	8f4d                	or	a4,a4,a1
 80126b2:	01e7c583          	lbu	a1,30(a5)
 80126b6:	05c2                	slli	a1,a1,0x10
 80126b8:	8f4d                	or	a4,a4,a1
 80126ba:	01f7c783          	lbu	a5,31(a5)
 80126be:	07e2                	slli	a5,a5,0x18
 80126c0:	8fd9                	or	a5,a5,a4
 80126c2:	86be                	mv	a3,a5
				altds_twr_p->poll2_tx_time != 0 &&
 80126c4:	87b2                	mv	a5,a2
 80126c6:	8fd5                	or	a5,a5,a3
 80126c8:	c7b9                	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
				altds_twr_p->resp_tx_time != 0){
 80126ca:	fdc42783          	lw	a5,-36(s0)
 80126ce:	0107c703          	lbu	a4,16(a5)
 80126d2:	0117c583          	lbu	a1,17(a5)
 80126d6:	05a2                	slli	a1,a1,0x8
 80126d8:	8f4d                	or	a4,a4,a1
 80126da:	0127c583          	lbu	a1,18(a5)
 80126de:	05c2                	slli	a1,a1,0x10
 80126e0:	8f4d                	or	a4,a4,a1
 80126e2:	0137c583          	lbu	a1,19(a5)
 80126e6:	05e2                	slli	a1,a1,0x18
 80126e8:	8f4d                	or	a4,a4,a1
 80126ea:	863a                	mv	a2,a4
 80126ec:	0147c703          	lbu	a4,20(a5)
 80126f0:	0157c583          	lbu	a1,21(a5)
 80126f4:	05a2                	slli	a1,a1,0x8
 80126f6:	8f4d                	or	a4,a4,a1
 80126f8:	0167c583          	lbu	a1,22(a5)
 80126fc:	05c2                	slli	a1,a1,0x10
 80126fe:	8f4d                	or	a4,a4,a1
 8012700:	0177c783          	lbu	a5,23(a5)
 8012704:	07e2                	slli	a5,a5,0x18
 8012706:	8fd9                	or	a5,a5,a4
 8012708:	86be                	mv	a3,a5
				altds_twr_p->resp_rx_time != 0 &&
 801270a:	87b2                	mv	a5,a2
 801270c:	8fd5                	or	a5,a5,a3
 801270e:	c781                	beqz	a5,8012716 <altds_dstwr_check+0x1bc>
    		altds_completed = 1;
 8012710:	4785                	li	a5,1
 8012712:	fef407a3          	sb	a5,-17(s0)
    }
    return altds_completed;
 8012716:	fef44783          	lbu	a5,-17(s0)
}
 801271a:	853e                	mv	a0,a5
 801271c:	5432                	lw	s0,44(sp)
 801271e:	6145                	addi	sp,sp,48
 8012720:	8082                	ret

08012722 <altds_dstwr_compute>:
        memset(altds_twr_p, 0, sizeof(altds_twr_t));
    }
}

double altds_dstwr_compute(altds_twr_ptr altds_twr_p)
{
 8012722:	7159                	addi	sp,sp,-112
 8012724:	d686                	sw	ra,108(sp)
 8012726:	d4a2                	sw	s0,104(sp)
 8012728:	d2ca                	sw	s2,100(sp)
 801272a:	d0ce                	sw	s3,96(sp)
 801272c:	ced2                	sw	s4,92(sp)
 801272e:	ccd6                	sw	s5,88(sp)
 8012730:	a4a2                	fsd	fs0,72(sp)
 8012732:	1880                	addi	s0,sp,112
 8012734:	f8a42e23          	sw	a0,-100(s0)
	double tof = 0;
 8012738:	fc042423          	sw	zero,-56(s0)
 801273c:	fc042623          	sw	zero,-52(s0)
	int64_t round1, round2, reply1, reply2 = 0;
 8012740:	4781                	li	a5,0
 8012742:	4801                	li	a6,0
 8012744:	fcf42023          	sw	a5,-64(s0)
 8012748:	fd042223          	sw	a6,-60(s0)
	round1 = timestamp_minus(altds_twr_p->resp_rx_time,altds_twr_p->poll_tx_time);
 801274c:	f9c42783          	lw	a5,-100(s0)
 8012750:	0187c703          	lbu	a4,24(a5)
 8012754:	0197c683          	lbu	a3,25(a5)
 8012758:	06a2                	slli	a3,a3,0x8
 801275a:	8f55                	or	a4,a4,a3
 801275c:	01a7c683          	lbu	a3,26(a5)
 8012760:	06c2                	slli	a3,a3,0x10
 8012762:	8f55                	or	a4,a4,a3
 8012764:	01b7c683          	lbu	a3,27(a5)
 8012768:	06e2                	slli	a3,a3,0x18
 801276a:	8f55                	or	a4,a4,a3
 801276c:	853a                	mv	a0,a4
 801276e:	01c7c703          	lbu	a4,28(a5)
 8012772:	01d7c683          	lbu	a3,29(a5)
 8012776:	06a2                	slli	a3,a3,0x8
 8012778:	8f55                	or	a4,a4,a3
 801277a:	01e7c683          	lbu	a3,30(a5)
 801277e:	06c2                	slli	a3,a3,0x10
 8012780:	8f55                	or	a4,a4,a3
 8012782:	01f7c783          	lbu	a5,31(a5)
 8012786:	07e2                	slli	a5,a5,0x18
 8012788:	8fd9                	or	a5,a5,a4
 801278a:	85be                	mv	a1,a5
 801278c:	882a                	mv	a6,a0
 801278e:	88ae                	mv	a7,a1
 8012790:	f9c42783          	lw	a5,-100(s0)
 8012794:	0007c703          	lbu	a4,0(a5)
 8012798:	0017c683          	lbu	a3,1(a5)
 801279c:	06a2                	slli	a3,a3,0x8
 801279e:	8f55                	or	a4,a4,a3
 80127a0:	0027c683          	lbu	a3,2(a5)
 80127a4:	06c2                	slli	a3,a3,0x10
 80127a6:	8f55                	or	a4,a4,a3
 80127a8:	0037c683          	lbu	a3,3(a5)
 80127ac:	06e2                	slli	a3,a3,0x18
 80127ae:	8f55                	or	a4,a4,a3
 80127b0:	853a                	mv	a0,a4
 80127b2:	0047c703          	lbu	a4,4(a5)
 80127b6:	0057c683          	lbu	a3,5(a5)
 80127ba:	06a2                	slli	a3,a3,0x8
 80127bc:	8f55                	or	a4,a4,a3
 80127be:	0067c683          	lbu	a3,6(a5)
 80127c2:	06c2                	slli	a3,a3,0x10
 80127c4:	8f55                	or	a4,a4,a3
 80127c6:	0077c783          	lbu	a5,7(a5)
 80127ca:	07e2                	slli	a5,a5,0x18
 80127cc:	8fd9                	or	a5,a5,a4
 80127ce:	85be                	mv	a1,a5
 80127d0:	872a                	mv	a4,a0
 80127d2:	87ae                	mv	a5,a1
 80127d4:	863a                	mv	a2,a4
 80127d6:	86be                	mv	a3,a5
 80127d8:	8542                	mv	a0,a6
 80127da:	85c6                	mv	a1,a7
 80127dc:	aebfc0ef          	jal	ra,800f2c6 <timestamp_minus>
 80127e0:	faa42c23          	sw	a0,-72(s0)
 80127e4:	fab42e23          	sw	a1,-68(s0)
	round2 = timestamp_minus(altds_twr_p->poll2_rx_time,altds_twr_p->resp_tx_time);
 80127e8:	f9c42783          	lw	a5,-100(s0)
 80127ec:	0287c703          	lbu	a4,40(a5)
 80127f0:	0297c683          	lbu	a3,41(a5)
 80127f4:	06a2                	slli	a3,a3,0x8
 80127f6:	8f55                	or	a4,a4,a3
 80127f8:	02a7c683          	lbu	a3,42(a5)
 80127fc:	06c2                	slli	a3,a3,0x10
 80127fe:	8f55                	or	a4,a4,a3
 8012800:	02b7c683          	lbu	a3,43(a5)
 8012804:	06e2                	slli	a3,a3,0x18
 8012806:	8f55                	or	a4,a4,a3
 8012808:	853a                	mv	a0,a4
 801280a:	02c7c703          	lbu	a4,44(a5)
 801280e:	02d7c683          	lbu	a3,45(a5)
 8012812:	06a2                	slli	a3,a3,0x8
 8012814:	8f55                	or	a4,a4,a3
 8012816:	02e7c683          	lbu	a3,46(a5)
 801281a:	06c2                	slli	a3,a3,0x10
 801281c:	8f55                	or	a4,a4,a3
 801281e:	02f7c783          	lbu	a5,47(a5)
 8012822:	07e2                	slli	a5,a5,0x18
 8012824:	8fd9                	or	a5,a5,a4
 8012826:	85be                	mv	a1,a5
 8012828:	882a                	mv	a6,a0
 801282a:	88ae                	mv	a7,a1
 801282c:	f9c42783          	lw	a5,-100(s0)
 8012830:	0107c703          	lbu	a4,16(a5)
 8012834:	0117c683          	lbu	a3,17(a5)
 8012838:	06a2                	slli	a3,a3,0x8
 801283a:	8f55                	or	a4,a4,a3
 801283c:	0127c683          	lbu	a3,18(a5)
 8012840:	06c2                	slli	a3,a3,0x10
 8012842:	8f55                	or	a4,a4,a3
 8012844:	0137c683          	lbu	a3,19(a5)
 8012848:	06e2                	slli	a3,a3,0x18
 801284a:	8f55                	or	a4,a4,a3
 801284c:	853a                	mv	a0,a4
 801284e:	0147c703          	lbu	a4,20(a5)
 8012852:	0157c683          	lbu	a3,21(a5)
 8012856:	06a2                	slli	a3,a3,0x8
 8012858:	8f55                	or	a4,a4,a3
 801285a:	0167c683          	lbu	a3,22(a5)
 801285e:	06c2                	slli	a3,a3,0x10
 8012860:	8f55                	or	a4,a4,a3
 8012862:	0177c783          	lbu	a5,23(a5)
 8012866:	07e2                	slli	a5,a5,0x18
 8012868:	8fd9                	or	a5,a5,a4
 801286a:	85be                	mv	a1,a5
 801286c:	872a                	mv	a4,a0
 801286e:	87ae                	mv	a5,a1
 8012870:	863a                	mv	a2,a4
 8012872:	86be                	mv	a3,a5
 8012874:	8542                	mv	a0,a6
 8012876:	85c6                	mv	a1,a7
 8012878:	a4ffc0ef          	jal	ra,800f2c6 <timestamp_minus>
 801287c:	faa42823          	sw	a0,-80(s0)
 8012880:	fab42a23          	sw	a1,-76(s0)
	reply1 = timestamp_minus(altds_twr_p->resp_tx_time,altds_twr_p->poll_rx_time);
 8012884:	f9c42783          	lw	a5,-100(s0)
 8012888:	0107c703          	lbu	a4,16(a5)
 801288c:	0117c683          	lbu	a3,17(a5)
 8012890:	06a2                	slli	a3,a3,0x8
 8012892:	8f55                	or	a4,a4,a3
 8012894:	0127c683          	lbu	a3,18(a5)
 8012898:	06c2                	slli	a3,a3,0x10
 801289a:	8f55                	or	a4,a4,a3
 801289c:	0137c683          	lbu	a3,19(a5)
 80128a0:	06e2                	slli	a3,a3,0x18
 80128a2:	8f55                	or	a4,a4,a3
 80128a4:	853a                	mv	a0,a4
 80128a6:	0147c703          	lbu	a4,20(a5)
 80128aa:	0157c683          	lbu	a3,21(a5)
 80128ae:	06a2                	slli	a3,a3,0x8
 80128b0:	8f55                	or	a4,a4,a3
 80128b2:	0167c683          	lbu	a3,22(a5)
 80128b6:	06c2                	slli	a3,a3,0x10
 80128b8:	8f55                	or	a4,a4,a3
 80128ba:	0177c783          	lbu	a5,23(a5)
 80128be:	07e2                	slli	a5,a5,0x18
 80128c0:	8fd9                	or	a5,a5,a4
 80128c2:	85be                	mv	a1,a5
 80128c4:	882a                	mv	a6,a0
 80128c6:	88ae                	mv	a7,a1
 80128c8:	f9c42783          	lw	a5,-100(s0)
 80128cc:	0087c703          	lbu	a4,8(a5)
 80128d0:	0097c683          	lbu	a3,9(a5)
 80128d4:	06a2                	slli	a3,a3,0x8
 80128d6:	8f55                	or	a4,a4,a3
 80128d8:	00a7c683          	lbu	a3,10(a5)
 80128dc:	06c2                	slli	a3,a3,0x10
 80128de:	8f55                	or	a4,a4,a3
 80128e0:	00b7c683          	lbu	a3,11(a5)
 80128e4:	06e2                	slli	a3,a3,0x18
 80128e6:	8f55                	or	a4,a4,a3
 80128e8:	853a                	mv	a0,a4
 80128ea:	00c7c703          	lbu	a4,12(a5)
 80128ee:	00d7c683          	lbu	a3,13(a5)
 80128f2:	06a2                	slli	a3,a3,0x8
 80128f4:	8f55                	or	a4,a4,a3
 80128f6:	00e7c683          	lbu	a3,14(a5)
 80128fa:	06c2                	slli	a3,a3,0x10
 80128fc:	8f55                	or	a4,a4,a3
 80128fe:	00f7c783          	lbu	a5,15(a5)
 8012902:	07e2                	slli	a5,a5,0x18
 8012904:	8fd9                	or	a5,a5,a4
 8012906:	85be                	mv	a1,a5
 8012908:	872a                	mv	a4,a0
 801290a:	87ae                	mv	a5,a1
 801290c:	863a                	mv	a2,a4
 801290e:	86be                	mv	a3,a5
 8012910:	8542                	mv	a0,a6
 8012912:	85c6                	mv	a1,a7
 8012914:	9b3fc0ef          	jal	ra,800f2c6 <timestamp_minus>
 8012918:	faa42423          	sw	a0,-88(s0)
 801291c:	fab42623          	sw	a1,-84(s0)
	reply2 = timestamp_minus(altds_twr_p->poll2_tx_time,altds_twr_p->resp_rx_time);
 8012920:	f9c42783          	lw	a5,-100(s0)
 8012924:	0207c703          	lbu	a4,32(a5)
 8012928:	0217c683          	lbu	a3,33(a5)
 801292c:	06a2                	slli	a3,a3,0x8
 801292e:	8f55                	or	a4,a4,a3
 8012930:	0227c683          	lbu	a3,34(a5)
 8012934:	06c2                	slli	a3,a3,0x10
 8012936:	8f55                	or	a4,a4,a3
 8012938:	0237c683          	lbu	a3,35(a5)
 801293c:	06e2                	slli	a3,a3,0x18
 801293e:	8f55                	or	a4,a4,a3
 8012940:	853a                	mv	a0,a4
 8012942:	0247c703          	lbu	a4,36(a5)
 8012946:	0257c683          	lbu	a3,37(a5)
 801294a:	06a2                	slli	a3,a3,0x8
 801294c:	8f55                	or	a4,a4,a3
 801294e:	0267c683          	lbu	a3,38(a5)
 8012952:	06c2                	slli	a3,a3,0x10
 8012954:	8f55                	or	a4,a4,a3
 8012956:	0277c783          	lbu	a5,39(a5)
 801295a:	07e2                	slli	a5,a5,0x18
 801295c:	8fd9                	or	a5,a5,a4
 801295e:	85be                	mv	a1,a5
 8012960:	882a                	mv	a6,a0
 8012962:	88ae                	mv	a7,a1
 8012964:	f9c42783          	lw	a5,-100(s0)
 8012968:	0187c703          	lbu	a4,24(a5)
 801296c:	0197c683          	lbu	a3,25(a5)
 8012970:	06a2                	slli	a3,a3,0x8
 8012972:	8f55                	or	a4,a4,a3
 8012974:	01a7c683          	lbu	a3,26(a5)
 8012978:	06c2                	slli	a3,a3,0x10
 801297a:	8f55                	or	a4,a4,a3
 801297c:	01b7c683          	lbu	a3,27(a5)
 8012980:	06e2                	slli	a3,a3,0x18
 8012982:	8f55                	or	a4,a4,a3
 8012984:	853a                	mv	a0,a4
 8012986:	01c7c703          	lbu	a4,28(a5)
 801298a:	01d7c683          	lbu	a3,29(a5)
 801298e:	06a2                	slli	a3,a3,0x8
 8012990:	8f55                	or	a4,a4,a3
 8012992:	01e7c683          	lbu	a3,30(a5)
 8012996:	06c2                	slli	a3,a3,0x10
 8012998:	8f55                	or	a4,a4,a3
 801299a:	01f7c783          	lbu	a5,31(a5)
 801299e:	07e2                	slli	a5,a5,0x18
 80129a0:	8fd9                	or	a5,a5,a4
 80129a2:	85be                	mv	a1,a5
 80129a4:	872a                	mv	a4,a0
 80129a6:	87ae                	mv	a5,a1
 80129a8:	863a                	mv	a2,a4
 80129aa:	86be                	mv	a3,a5
 80129ac:	8542                	mv	a0,a6
 80129ae:	85c6                	mv	a1,a7
 80129b0:	917fc0ef          	jal	ra,800f2c6 <timestamp_minus>
 80129b4:	fca42023          	sw	a0,-64(s0)
 80129b8:	fcb42223          	sw	a1,-60(s0)
	tof = ( (double)(round1 * round2 - reply1 * reply2) ) / ( (double)(round1 + round2 + reply1 + reply2) ) * C_speed / 124.8 / 64 / 8 / 1000000;
 80129bc:	fbc42703          	lw	a4,-68(s0)
 80129c0:	fb042783          	lw	a5,-80(s0)
 80129c4:	02f70733          	mul	a4,a4,a5
 80129c8:	fb442683          	lw	a3,-76(s0)
 80129cc:	fb842783          	lw	a5,-72(s0)
 80129d0:	02f687b3          	mul	a5,a3,a5
 80129d4:	00f706b3          	add	a3,a4,a5
 80129d8:	fb842703          	lw	a4,-72(s0)
 80129dc:	fb042783          	lw	a5,-80(s0)
 80129e0:	02f70633          	mul	a2,a4,a5
 80129e4:	02f739b3          	mulhu	s3,a4,a5
 80129e8:	8932                	mv	s2,a2
 80129ea:	013687b3          	add	a5,a3,s3
 80129ee:	89be                	mv	s3,a5
 80129f0:	fac42703          	lw	a4,-84(s0)
 80129f4:	fc042783          	lw	a5,-64(s0)
 80129f8:	02f70733          	mul	a4,a4,a5
 80129fc:	fc442683          	lw	a3,-60(s0)
 8012a00:	fa842783          	lw	a5,-88(s0)
 8012a04:	02f687b3          	mul	a5,a3,a5
 8012a08:	00f706b3          	add	a3,a4,a5
 8012a0c:	fa842703          	lw	a4,-88(s0)
 8012a10:	fc042783          	lw	a5,-64(s0)
 8012a14:	02f70633          	mul	a2,a4,a5
 8012a18:	02f73ab3          	mulhu	s5,a4,a5
 8012a1c:	8a32                	mv	s4,a2
 8012a1e:	015687b3          	add	a5,a3,s5
 8012a22:	8abe                	mv	s5,a5
 8012a24:	41490733          	sub	a4,s2,s4
 8012a28:	86ba                	mv	a3,a4
 8012a2a:	00d936b3          	sltu	a3,s2,a3
 8012a2e:	415987b3          	sub	a5,s3,s5
 8012a32:	40d786b3          	sub	a3,a5,a3
 8012a36:	87b6                	mv	a5,a3
 8012a38:	853a                	mv	a0,a4
 8012a3a:	85be                	mv	a1,a5
 8012a3c:	304030ef          	jal	ra,8015d40 <__floatdidf>
 8012a40:	22a50453          	fmv.d	fs0,fa0
 8012a44:	fb842703          	lw	a4,-72(s0)
 8012a48:	fbc42783          	lw	a5,-68(s0)
 8012a4c:	fb042503          	lw	a0,-80(s0)
 8012a50:	fb442583          	lw	a1,-76(s0)
 8012a54:	00a70633          	add	a2,a4,a0
 8012a58:	8832                	mv	a6,a2
 8012a5a:	00e83833          	sltu	a6,a6,a4
 8012a5e:	00b786b3          	add	a3,a5,a1
 8012a62:	00d807b3          	add	a5,a6,a3
 8012a66:	86be                	mv	a3,a5
 8012a68:	fa842503          	lw	a0,-88(s0)
 8012a6c:	fac42583          	lw	a1,-84(s0)
 8012a70:	00a60733          	add	a4,a2,a0
 8012a74:	883a                	mv	a6,a4
 8012a76:	00c83833          	sltu	a6,a6,a2
 8012a7a:	00b687b3          	add	a5,a3,a1
 8012a7e:	00f806b3          	add	a3,a6,a5
 8012a82:	87b6                	mv	a5,a3
 8012a84:	863a                	mv	a2,a4
 8012a86:	86be                	mv	a3,a5
 8012a88:	fc042503          	lw	a0,-64(s0)
 8012a8c:	fc442583          	lw	a1,-60(s0)
 8012a90:	00a60733          	add	a4,a2,a0
 8012a94:	883a                	mv	a6,a4
 8012a96:	00c83833          	sltu	a6,a6,a2
 8012a9a:	00b687b3          	add	a5,a3,a1
 8012a9e:	00f806b3          	add	a3,a6,a5
 8012aa2:	87b6                	mv	a5,a3
 8012aa4:	853a                	mv	a0,a4
 8012aa6:	85be                	mv	a1,a5
 8012aa8:	298030ef          	jal	ra,8015d40 <__floatdidf>
 8012aac:	22a507d3          	fmv.d	fa5,fa0
 8012ab0:	1af47753          	fdiv.d	fa4,fs0,fa5
 8012ab4:	6101b787          	fld	fa5,1552(gp) # 8118600 <__global_pointer$+0x610>
 8012ab8:	12f77753          	fmul.d	fa4,fa4,fa5
 8012abc:	6181b787          	fld	fa5,1560(gp) # 8118608 <__global_pointer$+0x618>
 8012ac0:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012ac4:	6201b787          	fld	fa5,1568(gp) # 8118610 <__global_pointer$+0x620>
 8012ac8:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012acc:	6281b787          	fld	fa5,1576(gp) # 8118618 <__global_pointer$+0x628>
 8012ad0:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012ad4:	6301b787          	fld	fa5,1584(gp) # 8118620 <__global_pointer$+0x630>
 8012ad8:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8012adc:	fcf43427          	fsd	fa5,-56(s0)
	return tof;
 8012ae0:	fc843787          	fld	fa5,-56(s0)
}
 8012ae4:	22f78553          	fmv.d	fa0,fa5
 8012ae8:	50b6                	lw	ra,108(sp)
 8012aea:	5426                	lw	s0,104(sp)
 8012aec:	5916                	lw	s2,100(sp)
 8012aee:	5986                	lw	s3,96(sp)
 8012af0:	4a76                	lw	s4,92(sp)
 8012af2:	4ae6                	lw	s5,88(sp)
 8012af4:	2426                	fld	fs0,72(sp)
 8012af6:	6165                	addi	sp,sp,112
 8012af8:	8082                	ret

08012afa <write_thmts_rf_reg>:


#define RF_SPI QSPI1

void write_thmts_rf_reg(uint32_t addr, uint32_t data)
{
 8012afa:	7179                	addi	sp,sp,-48
 8012afc:	d606                	sw	ra,44(sp)
 8012afe:	d422                	sw	s0,40(sp)
 8012b00:	1800                	addi	s0,sp,48
 8012b02:	fca42e23          	sw	a0,-36(s0)
 8012b06:	fcb42c23          	sw	a1,-40(s0)
    uint32_t spi_data;
    uint32_t rw_flag = 0;
 8012b0a:	fe042423          	sw	zero,-24(s0)
    QSPI_DirectionConfig(RF_SPI, QSPI_FMT_DIR_TX);
 8012b0e:	45a1                	li	a1,8
 8012b10:	14003537          	lui	a0,0x14003
 8012b14:	9e9f30ef          	jal	ra,80064fc <QSPI_DirectionConfig>
    spi_data = (addr << 24) + data + (rw_flag<<31);
 8012b18:	fdc42783          	lw	a5,-36(s0)
 8012b1c:	01879713          	slli	a4,a5,0x18
 8012b20:	fd842783          	lw	a5,-40(s0)
 8012b24:	973e                	add	a4,a4,a5
 8012b26:	fe842783          	lw	a5,-24(s0)
 8012b2a:	07fe                	slli	a5,a5,0x1f
 8012b2c:	97ba                	add	a5,a5,a4
 8012b2e:	fef42223          	sw	a5,-28(s0)
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_TX_FULL)) {}
 8012b32:	0001                	nop
 8012b34:	45c1                	li	a1,16
 8012b36:	14003537          	lui	a0,0x14003
 8012b3a:	a05f30ef          	jal	ra,800653e <QSPI_GetFlag>
 8012b3e:	872a                	mv	a4,a0
 8012b40:	4785                	li	a5,1
 8012b42:	fef709e3          	beq	a4,a5,8012b34 <write_thmts_rf_reg+0x3a>
    QSPI_SendData(RF_SPI, spi_data);
 8012b46:	fe442583          	lw	a1,-28(s0)
 8012b4a:	14003537          	lui	a0,0x14003
 8012b4e:	a3bf30ef          	jal	ra,8006588 <QSPI_SendData>

    for( uint32_t i = 0; i < 38 * 200; i++ );
 8012b52:	fe042623          	sw	zero,-20(s0)
 8012b56:	a031                	j	8012b62 <write_thmts_rf_reg+0x68>
 8012b58:	fec42783          	lw	a5,-20(s0)
 8012b5c:	0785                	addi	a5,a5,1
 8012b5e:	fef42623          	sw	a5,-20(s0)
 8012b62:	fec42703          	lw	a4,-20(s0)
 8012b66:	6789                	lui	a5,0x2
 8012b68:	daf78793          	addi	a5,a5,-593 # 1daf <__HEAP_SIZE+0x15af>
 8012b6c:	fee7f6e3          	bgeu	a5,a4,8012b58 <write_thmts_rf_reg+0x5e>

    return;
 8012b70:	0001                	nop
}
 8012b72:	50b2                	lw	ra,44(sp)
 8012b74:	5422                	lw	s0,40(sp)
 8012b76:	6145                	addi	sp,sp,48
 8012b78:	8082                	ret

08012b7a <read_thmts_rf_reg>:

uint32_t read_thmts_rf_reg(uint32_t addr)
{
 8012b7a:	7179                	addi	sp,sp,-48
 8012b7c:	d606                	sw	ra,44(sp)
 8012b7e:	d422                	sw	s0,40(sp)
 8012b80:	1800                	addi	s0,sp,48
 8012b82:	fca42e23          	sw	a0,-36(s0)
    uint32_t spi_data;
    uint32_t rw_flag = 1;
 8012b86:	4785                	li	a5,1
 8012b88:	fef42623          	sw	a5,-20(s0)
    QSPI_DirectionConfig(RF_SPI, QSPI_FMT_DIR_RX);
 8012b8c:	4581                	li	a1,0
 8012b8e:	14003537          	lui	a0,0x14003
 8012b92:	96bf30ef          	jal	ra,80064fc <QSPI_DirectionConfig>
    spi_data = (addr << 24)  + (rw_flag<<31);
 8012b96:	fdc42783          	lw	a5,-36(s0)
 8012b9a:	01879713          	slli	a4,a5,0x18
 8012b9e:	fec42783          	lw	a5,-20(s0)
 8012ba2:	07fe                	slli	a5,a5,0x1f
 8012ba4:	97ba                	add	a5,a5,a4
 8012ba6:	fef42423          	sw	a5,-24(s0)
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_TX_FULL)) {}
 8012baa:	0001                	nop
 8012bac:	45c1                	li	a1,16
 8012bae:	14003537          	lui	a0,0x14003
 8012bb2:	98df30ef          	jal	ra,800653e <QSPI_GetFlag>
 8012bb6:	872a                	mv	a4,a0
 8012bb8:	4785                	li	a5,1
 8012bba:	fef709e3          	beq	a4,a5,8012bac <read_thmts_rf_reg+0x32>
    QSPI_SendData(RF_SPI, spi_data);
 8012bbe:	fe842583          	lw	a1,-24(s0)
 8012bc2:	14003537          	lui	a0,0x14003
 8012bc6:	9c3f30ef          	jal	ra,8006588 <QSPI_SendData>
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_RX_EMPTY)) {}
 8012bca:	0001                	nop
 8012bcc:	02000593          	li	a1,32
 8012bd0:	14003537          	lui	a0,0x14003
 8012bd4:	96bf30ef          	jal	ra,800653e <QSPI_GetFlag>
 8012bd8:	872a                	mv	a4,a0
 8012bda:	4785                	li	a5,1
 8012bdc:	fef708e3          	beq	a4,a5,8012bcc <read_thmts_rf_reg+0x52>
    spi_data = QSPI_ReceiveData(RF_SPI);
 8012be0:	14003537          	lui	a0,0x14003
 8012be4:	9c5f30ef          	jal	ra,80065a8 <QSPI_ReceiveData>
 8012be8:	fea42423          	sw	a0,-24(s0)

    return spi_data;
 8012bec:	fe842783          	lw	a5,-24(s0)
}
 8012bf0:	853e                	mv	a0,a5
 8012bf2:	50b2                	lw	ra,44(sp)
 8012bf4:	5422                	lw	s0,40(sp)
 8012bf6:	6145                	addi	sp,sp,48
 8012bf8:	8082                	ret

08012bfa <config_thmts_rf_reg>:


void config_thmts_rf_reg(uint8_t addr, uint32_t data, uint32_t mask)
{
 8012bfa:	7179                	addi	sp,sp,-48
 8012bfc:	d606                	sw	ra,44(sp)
 8012bfe:	d422                	sw	s0,40(sp)
 8012c00:	1800                	addi	s0,sp,48
 8012c02:	87aa                	mv	a5,a0
 8012c04:	fcb42c23          	sw	a1,-40(s0)
 8012c08:	fcc42a23          	sw	a2,-44(s0)
 8012c0c:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t spi_data;
	spi_data = read_thmts_rf_reg(addr);
 8012c10:	fdf44783          	lbu	a5,-33(s0)
 8012c14:	853e                	mv	a0,a5
 8012c16:	f65ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8012c1a:	fea42623          	sw	a0,-20(s0)
	spi_data &= (~mask);
 8012c1e:	fd442783          	lw	a5,-44(s0)
 8012c22:	fff7c793          	not	a5,a5
 8012c26:	fec42703          	lw	a4,-20(s0)
 8012c2a:	8ff9                	and	a5,a5,a4
 8012c2c:	fef42623          	sw	a5,-20(s0)
	spi_data |= data;
 8012c30:	fec42703          	lw	a4,-20(s0)
 8012c34:	fd842783          	lw	a5,-40(s0)
 8012c38:	8fd9                	or	a5,a5,a4
 8012c3a:	fef42623          	sw	a5,-20(s0)
	write_thmts_rf_reg(addr, spi_data);
 8012c3e:	fdf44783          	lbu	a5,-33(s0)
 8012c42:	fec42583          	lw	a1,-20(s0)
 8012c46:	853e                	mv	a0,a5
 8012c48:	eb3ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	return;
 8012c4c:	0001                	nop
}
 8012c4e:	50b2                	lw	ra,44(sp)
 8012c50:	5422                	lw	s0,40(sp)
 8012c52:	6145                	addi	sp,sp,48
 8012c54:	8082                	ret

08012c56 <config_thmts_rf_regs>:

void config_thmts_rf_regs(THMTS_RfRegConfig_t* p_cfg, uint32_t num)
{
 8012c56:	7139                	addi	sp,sp,-64
 8012c58:	de06                	sw	ra,60(sp)
 8012c5a:	dc22                	sw	s0,56(sp)
 8012c5c:	0080                	addi	s0,sp,64
 8012c5e:	fca42623          	sw	a0,-52(s0)
 8012c62:	fcb42423          	sw	a1,-56(s0)
	uint8_t addr;
	uint32_t data, mask;
	uint32_t i,j;

	for (i=0; i<num; i++)
 8012c66:	fe042623          	sw	zero,-20(s0)
 8012c6a:	a88d                	j	8012cdc <config_thmts_rf_regs+0x86>
	{
		addr = (p_cfg+i)->address;
 8012c6c:	fec42783          	lw	a5,-20(s0)
 8012c70:	0792                	slli	a5,a5,0x4
 8012c72:	fcc42703          	lw	a4,-52(s0)
 8012c76:	97ba                	add	a5,a5,a4
 8012c78:	439c                	lw	a5,0(a5)
 8012c7a:	fef403a3          	sb	a5,-25(s0)
		data = (p_cfg+i)->value;
 8012c7e:	fec42783          	lw	a5,-20(s0)
 8012c82:	0792                	slli	a5,a5,0x4
 8012c84:	fcc42703          	lw	a4,-52(s0)
 8012c88:	97ba                	add	a5,a5,a4
 8012c8a:	43dc                	lw	a5,4(a5)
 8012c8c:	fef42023          	sw	a5,-32(s0)
		mask = (p_cfg+i)->mask;
 8012c90:	fec42783          	lw	a5,-20(s0)
 8012c94:	0792                	slli	a5,a5,0x4
 8012c96:	fcc42703          	lw	a4,-52(s0)
 8012c9a:	97ba                	add	a5,a5,a4
 8012c9c:	479c                	lw	a5,8(a5)
 8012c9e:	fcf42e23          	sw	a5,-36(s0)
		config_thmts_rf_reg(addr, data, mask);
 8012ca2:	fe744783          	lbu	a5,-25(s0)
 8012ca6:	fdc42603          	lw	a2,-36(s0)
 8012caa:	fe042583          	lw	a1,-32(s0)
 8012cae:	853e                	mv	a0,a5
 8012cb0:	f4bff0ef          	jal	ra,8012bfa <config_thmts_rf_reg>

		for (j=0; j<20000; j++);
 8012cb4:	fe042423          	sw	zero,-24(s0)
 8012cb8:	a031                	j	8012cc4 <config_thmts_rf_regs+0x6e>
 8012cba:	fe842783          	lw	a5,-24(s0)
 8012cbe:	0785                	addi	a5,a5,1
 8012cc0:	fef42423          	sw	a5,-24(s0)
 8012cc4:	fe842703          	lw	a4,-24(s0)
 8012cc8:	6795                	lui	a5,0x5
 8012cca:	e1f78793          	addi	a5,a5,-481 # 4e1f <__HEAP_SIZE+0x461f>
 8012cce:	fee7f6e3          	bgeu	a5,a4,8012cba <config_thmts_rf_regs+0x64>
	for (i=0; i<num; i++)
 8012cd2:	fec42783          	lw	a5,-20(s0)
 8012cd6:	0785                	addi	a5,a5,1
 8012cd8:	fef42623          	sw	a5,-20(s0)
 8012cdc:	fec42703          	lw	a4,-20(s0)
 8012ce0:	fc842783          	lw	a5,-56(s0)
 8012ce4:	f8f764e3          	bltu	a4,a5,8012c6c <config_thmts_rf_regs+0x16>
	}
}
 8012ce8:	0001                	nop
 8012cea:	0001                	nop
 8012cec:	50f2                	lw	ra,60(sp)
 8012cee:	5462                	lw	s0,56(sp)
 8012cf0:	6121                	addi	sp,sp,64
 8012cf2:	8082                	ret

08012cf4 <config_thmts_pll_init_mfc>:



// PLL
void config_thmts_pll_init_mfc()
{
 8012cf4:	1141                	addi	sp,sp,-16
 8012cf6:	c606                	sw	ra,12(sp)
 8012cf8:	c422                	sw	s0,8(sp)
 8012cfa:	0800                	addi	s0,sp,16

    write_thmts_rf_reg(58,0X300FFF);
 8012cfc:	003017b7          	lui	a5,0x301
 8012d00:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012d04:	03a00513          	li	a0,58
 8012d08:	df3ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d0c:	4551                	li	a0,20
 8012d0e:	6d8010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(41,0X300FFF);
 8012d12:	003017b7          	lui	a5,0x301
 8012d16:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012d1a:	02900513          	li	a0,41
 8012d1e:	dddff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d22:	4551                	li	a0,20
 8012d24:	6c2010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(27,0X00001A);
 8012d28:	45e9                	li	a1,26
 8012d2a:	456d                	li	a0,27
 8012d2c:	dcfff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d30:	4551                	li	a0,20
 8012d32:	6b4010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(30,0X00027F);
 8012d36:	27f00593          	li	a1,639
 8012d3a:	4579                	li	a0,30
 8012d3c:	dbfff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d40:	4551                	li	a0,20
 8012d42:	6a4010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(31,0X6E0588);
 8012d46:	006e07b7          	lui	a5,0x6e0
 8012d4a:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 8012d4e:	457d                	li	a0,31
 8012d50:	dabff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d54:	4551                	li	a0,20
 8012d56:	690010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(34,0X7DFADF);
 8012d5a:	007e07b7          	lui	a5,0x7e0
 8012d5e:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012d62:	02200513          	li	a0,34
 8012d66:	d95ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d6a:	4551                	li	a0,20
 8012d6c:	67a010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(37,0XA84020);
 8012d70:	00a847b7          	lui	a5,0xa84
 8012d74:	02078593          	addi	a1,a5,32 # a84020 <__HEAP_SIZE+0xa83820>
 8012d78:	02500513          	li	a0,37
 8012d7c:	d7fff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d80:	4551                	li	a0,20
 8012d82:	664010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(38,0X80001F);
 8012d86:	008007b7          	lui	a5,0x800
 8012d8a:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8012d8e:	02600513          	li	a0,38
 8012d92:	d69ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d96:	4551                	li	a0,20
 8012d98:	64e010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(36,0X1FFF40);
 8012d9c:	002007b7          	lui	a5,0x200
 8012da0:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012da4:	02400513          	li	a0,36
 8012da8:	d53ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dac:	4551                	li	a0,20
 8012dae:	638010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(39,0X03845F);
 8012db2:	000387b7          	lui	a5,0x38
 8012db6:	45f78593          	addi	a1,a5,1119 # 3845f <__HEAP_SIZE+0x37c5f>
 8012dba:	02700513          	li	a0,39
 8012dbe:	d3dff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dc2:	4551                	li	a0,20
 8012dc4:	622010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(47,0X00027F);
 8012dc8:	27f00593          	li	a1,639
 8012dcc:	02f00513          	li	a0,47
 8012dd0:	d2bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dd4:	4551                	li	a0,20
 8012dd6:	610010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(53,0X1FFF40);
 8012dda:	002007b7          	lui	a5,0x200
 8012dde:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012de2:	03500513          	li	a0,53
 8012de6:	d15ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dea:	4551                	li	a0,20
 8012dec:	5fa010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(56,0X01805F);
 8012df0:	67e1                	lui	a5,0x18
 8012df2:	05f78593          	addi	a1,a5,95 # 1805f <__HEAP_SIZE+0x1785f>
 8012df6:	03800513          	li	a0,56
 8012dfa:	d01ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dfe:	4551                	li	a0,20
 8012e00:	5e6010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(55,0X80001F);
 8012e04:	008007b7          	lui	a5,0x800
 8012e08:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8012e0c:	03700513          	li	a0,55
 8012e10:	cebff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e14:	4551                	li	a0,20
 8012e16:	5d0010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(54,0XE0CD20);
 8012e1a:	00e0d7b7          	lui	a5,0xe0d
 8012e1e:	d2078593          	addi	a1,a5,-736 # e0cd20 <__HEAP_SIZE+0xe0c520>
 8012e22:	03600513          	li	a0,54
 8012e26:	cd5ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e2a:	4551                	li	a0,20
 8012e2c:	5ba010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(51,0X7DFADF);
 8012e30:	007e07b7          	lui	a5,0x7e0
 8012e34:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012e38:	03300513          	li	a0,51
 8012e3c:	cbfff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e40:	4551                	li	a0,20
 8012e42:	5a4010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(45,0XF14627);
 8012e46:	00f147b7          	lui	a5,0xf14
 8012e4a:	62778593          	addi	a1,a5,1575 # f14627 <__HEAP_SIZE+0xf13e27>
 8012e4e:	02d00513          	li	a0,45
 8012e52:	ca9ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e56:	4551                	li	a0,20
 8012e58:	58e010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(45,0XF14727);
 8012e5c:	00f147b7          	lui	a5,0xf14
 8012e60:	72778593          	addi	a1,a5,1831 # f14727 <__HEAP_SIZE+0xf13f27>
 8012e64:	02d00513          	li	a0,45
 8012e68:	c93ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e6c:	4551                	li	a0,20
 8012e6e:	578010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(28,0X82175B);
 8012e72:	008217b7          	lui	a5,0x821
 8012e76:	75b78593          	addi	a1,a5,1883 # 82175b <__HEAP_SIZE+0x820f5b>
 8012e7a:	4571                	li	a0,28
 8012e7c:	c7fff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012e80:	0c800513          	li	a0,200
 8012e84:	562010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(28,0X83175B);
 8012e88:	008317b7          	lui	a5,0x831
 8012e8c:	75b78593          	addi	a1,a5,1883 # 83175b <__HEAP_SIZE+0x830f5b>
 8012e90:	4571                	li	a0,28
 8012e92:	c69ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012e96:	0c800513          	li	a0,200
 8012e9a:	54c010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(58,0X300FFF);
 8012e9e:	003017b7          	lui	a5,0x301
 8012ea2:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012ea6:	03a00513          	li	a0,58
 8012eaa:	c51ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012eae:	4551                	li	a0,20
 8012eb0:	536010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(41,0X300FFF);
 8012eb4:	003017b7          	lui	a5,0x301
 8012eb8:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012ebc:	02900513          	li	a0,41
 8012ec0:	c3bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ec4:	4551                	li	a0,20
 8012ec6:	520010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(27,0X00001A);
 8012eca:	45e9                	li	a1,26
 8012ecc:	456d                	li	a0,27
 8012ece:	c2dff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ed2:	4551                	li	a0,20
 8012ed4:	512010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(30,0X00027F);
 8012ed8:	27f00593          	li	a1,639
 8012edc:	4579                	li	a0,30
 8012ede:	c1dff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ee2:	4551                	li	a0,20
 8012ee4:	502010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(31,0X6E0588);
 8012ee8:	006e07b7          	lui	a5,0x6e0
 8012eec:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 8012ef0:	457d                	li	a0,31
 8012ef2:	c09ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ef6:	4551                	li	a0,20
 8012ef8:	4ee010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(34,0X7DFADF);
 8012efc:	007e07b7          	lui	a5,0x7e0
 8012f00:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012f04:	02200513          	li	a0,34
 8012f08:	bf3ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f0c:	4551                	li	a0,20
 8012f0e:	4d8010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(37,0XA84020);
 8012f12:	00a847b7          	lui	a5,0xa84
 8012f16:	02078593          	addi	a1,a5,32 # a84020 <__HEAP_SIZE+0xa83820>
 8012f1a:	02500513          	li	a0,37
 8012f1e:	bddff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f22:	4551                	li	a0,20
 8012f24:	4c2010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(38,0XFFFFF0);
 8012f28:	010007b7          	lui	a5,0x1000
 8012f2c:	ff078593          	addi	a1,a5,-16 # fffff0 <__HEAP_SIZE+0xfff7f0>
 8012f30:	02600513          	li	a0,38
 8012f34:	bc7ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f38:	4551                	li	a0,20
 8012f3a:	4ac010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(36,0X1FFF40);
 8012f3e:	002007b7          	lui	a5,0x200
 8012f42:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012f46:	02400513          	li	a0,36
 8012f4a:	bb1ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f4e:	4551                	li	a0,20
 8012f50:	496010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(39,0X03845F);
 8012f54:	000387b7          	lui	a5,0x38
 8012f58:	45f78593          	addi	a1,a5,1119 # 3845f <__HEAP_SIZE+0x37c5f>
 8012f5c:	02700513          	li	a0,39
 8012f60:	b9bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f64:	4551                	li	a0,20
 8012f66:	480010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(47,0X00027F);
 8012f6a:	27f00593          	li	a1,639
 8012f6e:	02f00513          	li	a0,47
 8012f72:	b89ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f76:	4551                	li	a0,20
 8012f78:	46e010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(53,0X1FFF40);
 8012f7c:	002007b7          	lui	a5,0x200
 8012f80:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012f84:	03500513          	li	a0,53
 8012f88:	b73ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f8c:	4551                	li	a0,20
 8012f8e:	458010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(56,0X01805F);
 8012f92:	67e1                	lui	a5,0x18
 8012f94:	05f78593          	addi	a1,a5,95 # 1805f <__HEAP_SIZE+0x1785f>
 8012f98:	03800513          	li	a0,56
 8012f9c:	b5fff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fa0:	4551                	li	a0,20
 8012fa2:	444010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(55,0XFFFFF0);
 8012fa6:	010007b7          	lui	a5,0x1000
 8012faa:	ff078593          	addi	a1,a5,-16 # fffff0 <__HEAP_SIZE+0xfff7f0>
 8012fae:	03700513          	li	a0,55
 8012fb2:	b49ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fb6:	4551                	li	a0,20
 8012fb8:	42e010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(54,0XE0CD20);
 8012fbc:	00e0d7b7          	lui	a5,0xe0d
 8012fc0:	d2078593          	addi	a1,a5,-736 # e0cd20 <__HEAP_SIZE+0xe0c520>
 8012fc4:	03600513          	li	a0,54
 8012fc8:	b33ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fcc:	4551                	li	a0,20
 8012fce:	418010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(51,0X7DFADF);
 8012fd2:	007e07b7          	lui	a5,0x7e0
 8012fd6:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012fda:	03300513          	li	a0,51
 8012fde:	b1dff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fe2:	4551                	li	a0,20
 8012fe4:	402010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(45,0XF14627);
 8012fe8:	00f147b7          	lui	a5,0xf14
 8012fec:	62778593          	addi	a1,a5,1575 # f14627 <__HEAP_SIZE+0xf13e27>
 8012ff0:	02d00513          	li	a0,45
 8012ff4:	b07ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ff8:	4551                	li	a0,20
 8012ffa:	3ec010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(45,0XF14727);
 8012ffe:	00f147b7          	lui	a5,0xf14
 8013002:	72778593          	addi	a1,a5,1831 # f14727 <__HEAP_SIZE+0xf13f27>
 8013006:	02d00513          	li	a0,45
 801300a:	af1ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(20);
 801300e:	4551                	li	a0,20
 8013010:	3d6010ef          	jal	ra,80143e6 <thmts_sleep_us>

   write_thmts_rf_reg(28,0X82175B);
 8013014:	008217b7          	lui	a5,0x821
 8013018:	75b78593          	addi	a1,a5,1883 # 82175b <__HEAP_SIZE+0x820f5b>
 801301c:	4571                	li	a0,28
 801301e:	addff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8013022:	0c800513          	li	a0,200
 8013026:	3c0010ef          	jal	ra,80143e6 <thmts_sleep_us>
   write_thmts_rf_reg(28,0X83175B);
 801302a:	008317b7          	lui	a5,0x831
 801302e:	75b78593          	addi	a1,a5,1883 # 83175b <__HEAP_SIZE+0x830f5b>
 8013032:	4571                	li	a0,28
 8013034:	ac7ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8013038:	0c800513          	li	a0,200
 801303c:	3aa010ef          	jal	ra,80143e6 <thmts_sleep_us>


}
 8013040:	0001                	nop
 8013042:	40b2                	lw	ra,12(sp)
 8013044:	4422                	lw	s0,8(sp)
 8013046:	0141                	addi	sp,sp,16
 8013048:	8082                	ret

0801304a <config_thmts_rf_lopll_mfc>:



// lo pll
void config_thmts_rf_lopll_mfc(uint8_t NintSet)
{
 801304a:	7135                	addi	sp,sp,-160
 801304c:	cf06                	sw	ra,156(sp)
 801304e:	cd22                	sw	s0,152(sp)
 8013050:	a522                	fsd	fs0,136(sp)
 8013052:	1100                	addi	s0,sp,160
 8013054:	87aa                	mv	a5,a0
 8013056:	f6f407a3          	sb	a5,-145(s0)


	printf("begin config lo pll mfc regs\r\n");
 801305a:	63818513          	addi	a0,gp,1592 # 8118628 <__global_pointer$+0x638>
 801305e:	52a030ef          	jal	ra,8016588 <puts>

	int tmep_n=0;
 8013062:	fc042423          	sw	zero,-56(s0)

//	uint64_t Fre_Set,fdsm;
	uint32_t CT_REF,FT_REF;
	uint32_t VCO_CntCT,VCO_CntFT,REG28,REG30,Ct,Ft,Nint,VCO_R32CT,VCO_R32FT,VCO_R32FT_F,VCO_R32CT_F,VCO_R32_LF,VCO_R32RED,VCO_CntCTFF,VCO_R32_LF1,VCO_R32RED1,VCO_R32FT_F1,VCO_R32CT_F1,VCO_R33RED0,VCO_R33RED1;
	int i=0;
 8013066:	fc042623          	sw	zero,-52(s0)
//	int j=0;

	REG28=0X831700;			//20-28    WIFI
 801306a:	008317b7          	lui	a5,0x831
 801306e:	70078793          	addi	a5,a5,1792 # 831700 <__HEAP_SIZE+0x830f00>
 8013072:	fcf42223          	sw	a5,-60(s0)
	REG30=0X00027F;
 8013076:	27f00793          	li	a5,639
 801307a:	fcf42023          	sw	a5,-64(s0)
	Ct=32;
 801307e:	02000793          	li	a5,32
 8013082:	fcf42a23          	sw	a5,-44(s0)
	Ft=8;
 8013086:	47a1                	li	a5,8
 8013088:	fcf42823          	sw	a5,-48(s0)



	Nint= NintSet/2;
 801308c:	f6f44783          	lbu	a5,-145(s0)
 8013090:	8385                	srli	a5,a5,0x1
 8013092:	0ff7f793          	zext.b	a5,a5
 8013096:	faf42e23          	sw	a5,-68(s0)
//	Nfrac= (uint64_t)(((Fre_Set*2*pow(2,23)) / fdsm) - (Nint*pow(2,23)));


	FT_REF = Nint*64;
 801309a:	fbc42783          	lw	a5,-68(s0)
 801309e:	079a                	slli	a5,a5,0x6
 80130a0:	faf42c23          	sw	a5,-72(s0)
	CT_REF = Nint*8;
 80130a4:	fbc42783          	lw	a5,-68(s0)
 80130a8:	078e                	slli	a5,a5,0x3
 80130aa:	faf42a23          	sw	a5,-76(s0)



	REG28= REG28 & 0XFF8FFF;
 80130ae:	fc442703          	lw	a4,-60(s0)
 80130b2:	00ff97b7          	lui	a5,0xff9
 80130b6:	17fd                	addi	a5,a5,-1
 80130b8:	8ff9                	and	a5,a5,a4
 80130ba:	fcf42223          	sw	a5,-60(s0)
	REG28= REG28 | (1 << 12);  //
 80130be:	fc442703          	lw	a4,-60(s0)
 80130c2:	6785                	lui	a5,0x1
 80130c4:	8fd9                	or	a5,a5,a4
 80130c6:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(42,0XFFCC10);   //36-42
 80130ca:	00ffd7b7          	lui	a5,0xffd
 80130ce:	c1078593          	addi	a1,a5,-1008 # ffcc10 <__HEAP_SIZE+0xffc410>
 80130d2:	02a00513          	li	a0,42
 80130d6:	a25ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(42,0XFFCC13);
 80130da:	00ffd7b7          	lui	a5,0xffd
 80130de:	c1378593          	addi	a1,a5,-1005 # ffcc13 <__HEAP_SIZE+0xffc413>
 80130e2:	02a00513          	li	a0,42
 80130e6:	a15ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	REG28=REG28&0XFFFF00;
 80130ea:	fc442703          	lw	a4,-60(s0)
 80130ee:	010007b7          	lui	a5,0x1000
 80130f2:	f0078793          	addi	a5,a5,-256 # ffff00 <__HEAP_SIZE+0xfff700>
 80130f6:	8ff9                	and	a5,a5,a4
 80130f8:	fcf42223          	sw	a5,-60(s0)
	REG28=REG28 | (Nint & 0Xff);
 80130fc:	fbc42783          	lw	a5,-68(s0)
 8013100:	0ff7f793          	zext.b	a5,a5
 8013104:	fc442703          	lw	a4,-60(s0)
 8013108:	8fd9                	or	a5,a5,a4
 801310a:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(28,REG28);
 801310e:	fc442583          	lw	a1,-60(s0)
 8013112:	4571                	li	a0,28
 8013114:	9e7ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(50);
 8013118:	03200513          	li	a0,50
 801311c:	2ca010ef          	jal	ra,80143e6 <thmts_sleep_us>

	REG28=REG28 & 0XFFF2FF;
 8013120:	fc442703          	lw	a4,-60(s0)
 8013124:	00fff7b7          	lui	a5,0xfff
 8013128:	2ff78793          	addi	a5,a5,767 # fff2ff <__HEAP_SIZE+0xffeaff>
 801312c:	8ff9                	and	a5,a5,a4
 801312e:	fcf42223          	sw	a5,-60(s0)
	REG28=REG28 | 0X010200;    //D16+D9=1
 8013132:	fc442703          	lw	a4,-60(s0)
 8013136:	67c1                	lui	a5,0x10
 8013138:	20078793          	addi	a5,a5,512 # 10200 <__HEAP_SIZE+0xfa00>
 801313c:	8fd9                	or	a5,a5,a4
 801313e:	fcf42223          	sw	a5,-60(s0)
	write_thmts_rf_reg(28,REG28 ); //AFC ??
 8013142:	fc442583          	lw	a1,-60(s0)
 8013146:	4571                	li	a0,28
 8013148:	9b3ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(31,0X01F388);				//26-31   
 801314c:	67fd                	lui	a5,0x1f
 801314e:	38878593          	addi	a1,a5,904 # 1f388 <__HEAP_SIZE+0x1eb88>
 8013152:	457d                	li	a0,31
 8013154:	9a7ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X030000);       //??SDM,step2.5   24-29
 8013158:	000305b7          	lui	a1,0x30
 801315c:	4575                	li	a0,29
 801315e:	99dff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 8013162:	000705b7          	lui	a1,0x70
 8013166:	4575                	li	a0,29
 8013168:	993ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	REG30= REG30 & 0X00000F;
 801316c:	fc042783          	lw	a5,-64(s0)
 8013170:	8bbd                	andi	a5,a5,15
 8013172:	fcf42023          	sw	a5,-64(s0)
	REG30= REG30 | (1 << 10);    //CT
 8013176:	fc042783          	lw	a5,-64(s0)
 801317a:	4007e793          	ori	a5,a5,1024
 801317e:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));  //25-30
 8013182:	fd442783          	lw	a5,-44(s0)
 8013186:	01279713          	slli	a4,a5,0x12
 801318a:	fd042783          	lw	a5,-48(s0)
 801318e:	07ba                	slli	a5,a5,0xe
 8013190:	8f5d                	or	a4,a4,a5
 8013192:	fc042783          	lw	a5,-64(s0)
 8013196:	8fd9                	or	a5,a5,a4
 8013198:	85be                	mv	a1,a5
 801319a:	4579                	li	a0,30
 801319c:	95fff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(29,0X070000);
 80131a0:	000705b7          	lui	a1,0x70
 80131a4:	4575                	li	a0,29
 80131a6:	955ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80131aa:	4529                	li	a0,10
 80131ac:	23a010ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X050000);
 80131b0:	000505b7          	lui	a1,0x50
 80131b4:	4575                	li	a0,29
 80131b6:	945ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80131ba:	4529                	li	a0,10
 80131bc:	22a010ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X070000);
 80131c0:	000705b7          	lui	a1,0x70
 80131c4:	4575                	li	a0,29
 80131c6:	935ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>


//	write_thmts_rf_reg(0,34,0X7DDADF);			//27-34
//	write_thmts_rf_reg(0,34,0X7DFADF);//VCO BUFF 

	write_thmts_rf_reg(29,0X074000);
 80131ca:	000745b7          	lui	a1,0x74
 80131ce:	4575                	li	a0,29
 80131d0:	92bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80131d4:	4529                	li	a0,10
 80131d6:	210010ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X054000);
 80131da:	000545b7          	lui	a1,0x54
 80131de:	4575                	li	a0,29
 80131e0:	91bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80131e4:	4529                	li	a0,10
 80131e6:	200010ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X074000);
 80131ea:	000745b7          	lui	a1,0x74
 80131ee:	4575                	li	a0,29
 80131f0:	90bff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(200);
 80131f4:	0c800513          	li	a0,200
 80131f8:	1ee010ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_CntCTFF  = read_thmts_rf_reg(33)&0X003FFF;
 80131fc:	02100513          	li	a0,33
 8013200:	97bff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013204:	872a                	mv	a4,a0
 8013206:	6791                	lui	a5,0x4
 8013208:	17fd                	addi	a5,a5,-1
 801320a:	8ff9                	and	a5,a5,a4
 801320c:	faf42823          	sw	a5,-80(s0)
	// uart_save(0xB0,tmep_n++,VCO_CntCTFF);
	VCO_CntCT = VCO_CntCTFF;
 8013210:	fb042783          	lw	a5,-80(s0)
 8013214:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 8013218:	fc042623          	sw	zero,-52(s0)
 801321c:	a255                	j	80133c0 <config_thmts_rf_lopll_mfc+0x376>
	{
		printf("epoch %d adjust CT---------\r\n",i);
 801321e:	fcc42583          	lw	a1,-52(s0)
 8013222:	65818513          	addi	a0,gp,1624 # 8118648 <__global_pointer$+0x658>
 8013226:	24e030ef          	jal	ra,8016474 <iprintf>
		printf("i = %d , VCO_CntCT = %d , CT_REF = %d , Ct = %d\r\n" ,
 801322a:	fd442703          	lw	a4,-44(s0)
 801322e:	fb442683          	lw	a3,-76(s0)
 8013232:	fdc42603          	lw	a2,-36(s0)
 8013236:	fcc42583          	lw	a1,-52(s0)
 801323a:	67818513          	addi	a0,gp,1656 # 8118668 <__global_pointer$+0x678>
 801323e:	236030ef          	jal	ra,8016474 <iprintf>
				i,
				VCO_CntCT,
				CT_REF,
				Ct);

		if (VCO_CntCT >= CT_REF )
 8013242:	fdc42703          	lw	a4,-36(s0)
 8013246:	fb442783          	lw	a5,-76(s0)
 801324a:	04f76f63          	bltu	a4,a5,80132a8 <config_thmts_rf_lopll_mfc+0x25e>
		{
			if (i==5)
 801324e:	fcc42703          	lw	a4,-52(s0)
 8013252:	4795                	li	a5,5
 8013254:	00f71e63          	bne	a4,a5,8013270 <config_thmts_rf_lopll_mfc+0x226>
			{
				if (Ct!=63)
 8013258:	fd442703          	lw	a4,-44(s0)
 801325c:	03f00793          	li	a5,63
 8013260:	08f70463          	beq	a4,a5,80132e8 <config_thmts_rf_lopll_mfc+0x29e>
				{
					Ct= Ct-1;
 8013264:	fd442783          	lw	a5,-44(s0)
 8013268:	17fd                	addi	a5,a5,-1
 801326a:	fcf42a23          	sw	a5,-44(s0)
 801326e:	a8ad                	j	80132e8 <config_thmts_rf_lopll_mfc+0x29e>
				}
			}
			else
			{
					Ct= Ct-pow(2,4-i);
 8013270:	fd442783          	lw	a5,-44(s0)
 8013274:	d2178453          	fcvt.d.wu	fs0,a5
 8013278:	4711                	li	a4,4
 801327a:	fcc42783          	lw	a5,-52(s0)
 801327e:	40f707b3          	sub	a5,a4,a5
 8013282:	d2078753          	fcvt.d.w	fa4,a5
 8013286:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 801328a:	22e705d3          	fmv.d	fa1,fa4
 801328e:	22f78553          	fmv.d	fa0,fa5
 8013292:	5a3010ef          	jal	ra,8015034 <pow>
 8013296:	22a507d3          	fmv.d	fa5,fa0
 801329a:	0af477d3          	fsub.d	fa5,fs0,fa5
 801329e:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 80132a2:	fcf42a23          	sw	a5,-44(s0)
 80132a6:	a089                	j	80132e8 <config_thmts_rf_lopll_mfc+0x29e>
			}
		}
		else
		{
			if (i==5)
 80132a8:	fcc42703          	lw	a4,-52(s0)
 80132ac:	4795                	li	a5,5
 80132ae:	02f70d63          	beq	a4,a5,80132e8 <config_thmts_rf_lopll_mfc+0x29e>
			{
				Ct=Ct+0;
			}
			else
			{
				 Ct= Ct+pow(2,4-i);
 80132b2:	fd442783          	lw	a5,-44(s0)
 80132b6:	d2178453          	fcvt.d.wu	fs0,a5
 80132ba:	4711                	li	a4,4
 80132bc:	fcc42783          	lw	a5,-52(s0)
 80132c0:	40f707b3          	sub	a5,a4,a5
 80132c4:	d2078753          	fcvt.d.w	fa4,a5
 80132c8:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 80132cc:	22e705d3          	fmv.d	fa1,fa4
 80132d0:	22f78553          	fmv.d	fa0,fa5
 80132d4:	561010ef          	jal	ra,8015034 <pow>
 80132d8:	22a507d3          	fmv.d	fa5,fa0
 80132dc:	02f477d3          	fadd.d	fa5,fs0,fa5
 80132e0:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 80132e4:	fcf42a23          	sw	a5,-44(s0)
			}
		}

		printf("i = %d , VCO_CntCT = %d , CT_REF = %d , Ct = %d\r\n" ,
 80132e8:	fd442703          	lw	a4,-44(s0)
 80132ec:	fb442683          	lw	a3,-76(s0)
 80132f0:	fdc42603          	lw	a2,-36(s0)
 80132f4:	fcc42583          	lw	a1,-52(s0)
 80132f8:	67818513          	addi	a0,gp,1656 # 8118668 <__global_pointer$+0x678>
 80132fc:	178030ef          	jal	ra,8016474 <iprintf>
				i,
				VCO_CntCT,
				CT_REF,
				Ct);
			write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 8013300:	fd442783          	lw	a5,-44(s0)
 8013304:	01279713          	slli	a4,a5,0x12
 8013308:	fd042783          	lw	a5,-48(s0)
 801330c:	07ba                	slli	a5,a5,0xe
 801330e:	8f5d                	or	a4,a4,a5
 8013310:	fc042783          	lw	a5,-64(s0)
 8013314:	8fd9                	or	a5,a5,a4
 8013316:	85be                	mv	a1,a5
 8013318:	4579                	li	a0,30
 801331a:	fe0ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			write_thmts_rf_reg(29,0X070000);
 801331e:	000705b7          	lui	a1,0x70
 8013322:	4575                	li	a0,29
 8013324:	fd6ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013328:	4529                	li	a0,10
 801332a:	0bc010ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X050000);
 801332e:	000505b7          	lui	a1,0x50
 8013332:	4575                	li	a0,29
 8013334:	fc6ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013338:	4529                	li	a0,10
 801333a:	0ac010ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X070000);
 801333e:	000705b7          	lui	a1,0x70
 8013342:	4575                	li	a0,29
 8013344:	fb6ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(50);
 8013348:	03200513          	li	a0,50
 801334c:	09a010ef          	jal	ra,80143e6 <thmts_sleep_us>

			write_thmts_rf_reg(29,0X074000);
 8013350:	000745b7          	lui	a1,0x74
 8013354:	4575                	li	a0,29
 8013356:	fa4ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 801335a:	4529                	li	a0,10
 801335c:	08a010ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X054000);
 8013360:	000545b7          	lui	a1,0x54
 8013364:	4575                	li	a0,29
 8013366:	f94ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 801336a:	4529                	li	a0,10
 801336c:	07a010ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X074000);
 8013370:	000745b7          	lui	a1,0x74
 8013374:	4575                	li	a0,29
 8013376:	f84ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 801337a:	4529                	li	a0,10
 801337c:	06a010ef          	jal	ra,80143e6 <thmts_sleep_us>


			thmts_sleep_us(20);
 8013380:	4551                	li	a0,20
 8013382:	064010ef          	jal	ra,80143e6 <thmts_sleep_us>
		  VCO_R32CT  = (read_thmts_rf_reg(32)&0X0003F0) >> 4;
 8013386:	02000513          	li	a0,32
 801338a:	ff0ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 801338e:	87aa                	mv	a5,a0
 8013390:	8391                	srli	a5,a5,0x4
 8013392:	03f7f793          	andi	a5,a5,63
 8013396:	f6f42e23          	sw	a5,-132(s0)
			thmts_sleep_us(200);
 801339a:	0c800513          	li	a0,200
 801339e:	048010ef          	jal	ra,80143e6 <thmts_sleep_us>
			VCO_CntCT  = read_thmts_rf_reg(33)&0X003FFF;
 80133a2:	02100513          	li	a0,33
 80133a6:	fd4ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80133aa:	872a                	mv	a4,a0
 80133ac:	6791                	lui	a5,0x4
 80133ae:	17fd                	addi	a5,a5,-1
 80133b0:	8ff9                	and	a5,a5,a4
 80133b2:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 80133b6:	fcc42783          	lw	a5,-52(s0)
 80133ba:	0785                	addi	a5,a5,1
 80133bc:	fcf42623          	sw	a5,-52(s0)
 80133c0:	fcc42703          	lw	a4,-52(s0)
 80133c4:	4795                	li	a5,5
 80133c6:	e4e7dce3          	bge	a5,a4,801321e <config_thmts_rf_lopll_mfc+0x1d4>
	}
	// uart_save(0xA0,tmep_n++,VCO_R32CT);
	// uart_save(0xA1,tmep_n++,VCO_CntCT);

	REG30= REG30 & 0X00000F;
 80133ca:	fc042783          	lw	a5,-64(s0)
 80133ce:	8bbd                	andi	a5,a5,15
 80133d0:	fcf42023          	sw	a5,-64(s0)
	REG30= REG30 | (1 << 13);
 80133d4:	fc042703          	lw	a4,-64(s0)
 80133d8:	6789                	lui	a5,0x2
 80133da:	8fd9                	or	a5,a5,a4
 80133dc:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 80133e0:	fd442783          	lw	a5,-44(s0)
 80133e4:	01279713          	slli	a4,a5,0x12
 80133e8:	fd042783          	lw	a5,-48(s0)
 80133ec:	07ba                	slli	a5,a5,0xe
 80133ee:	8f5d                	or	a4,a4,a5
 80133f0:	fc042783          	lw	a5,-64(s0)
 80133f4:	8fd9                	or	a5,a5,a4
 80133f6:	85be                	mv	a1,a5
 80133f8:	4579                	li	a0,30
 80133fa:	f00ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 80133fe:	000705b7          	lui	a1,0x70
 8013402:	4575                	li	a0,29
 8013404:	ef6ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X050000);
 8013408:	000505b7          	lui	a1,0x50
 801340c:	4575                	li	a0,29
 801340e:	eecff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 8013412:	000705b7          	lui	a1,0x70
 8013416:	4575                	li	a0,29
 8013418:	ee2ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(29,0X074000);
 801341c:	000745b7          	lui	a1,0x74
 8013420:	4575                	li	a0,29
 8013422:	ed8ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X054000);
 8013426:	000545b7          	lui	a1,0x54
 801342a:	4575                	li	a0,29
 801342c:	eceff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X074000);
 8013430:	000745b7          	lui	a1,0x74
 8013434:	4575                	li	a0,29
 8013436:	ec4ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(200);
 801343a:	0c800513          	li	a0,200
 801343e:	7a9000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_CntFT  = read_thmts_rf_reg(33)&0X003FFF;
 8013442:	02100513          	li	a0,33
 8013446:	f34ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 801344a:	872a                	mv	a4,a0
 801344c:	6791                	lui	a5,0x4
 801344e:	17fd                	addi	a5,a5,-1
 8013450:	8ff9                	and	a5,a5,a4
 8013452:	fcf42c23          	sw	a5,-40(s0)

	for (i=0; i<4;i++)
 8013456:	fc042623          	sw	zero,-52(s0)
 801345a:	a279                	j	80135e8 <config_thmts_rf_lopll_mfc+0x59e>
	{
		printf("epoch %d adjust FT---------\r\n",i);
 801345c:	fcc42583          	lw	a1,-52(s0)
 8013460:	6ac18513          	addi	a0,gp,1708 # 811869c <__global_pointer$+0x6ac>
 8013464:	010030ef          	jal	ra,8016474 <iprintf>
		printf("i = %d , VCO_CntFT = %d , FT_REF = %d , Ft = %d\r\n" ,
 8013468:	fd042703          	lw	a4,-48(s0)
 801346c:	fb842683          	lw	a3,-72(s0)
 8013470:	fd842603          	lw	a2,-40(s0)
 8013474:	fcc42583          	lw	a1,-52(s0)
 8013478:	6cc18513          	addi	a0,gp,1740 # 81186bc <__global_pointer$+0x6cc>
 801347c:	7f9020ef          	jal	ra,8016474 <iprintf>
						i,
						VCO_CntFT,
						FT_REF,
						Ft);

		if (VCO_CntFT >= FT_REF)
 8013480:	fd842703          	lw	a4,-40(s0)
 8013484:	fb842783          	lw	a5,-72(s0)
 8013488:	04f76c63          	bltu	a4,a5,80134e0 <config_thmts_rf_lopll_mfc+0x496>
		{
			if (i==3 )
 801348c:	fcc42703          	lw	a4,-52(s0)
 8013490:	478d                	li	a5,3
 8013492:	00f71b63          	bne	a4,a5,80134a8 <config_thmts_rf_lopll_mfc+0x45e>
			{
				if (Ft != 0)
 8013496:	fd042783          	lw	a5,-48(s0)
 801349a:	cfd1                	beqz	a5,8013536 <config_thmts_rf_lopll_mfc+0x4ec>
				{
					 Ft= Ft-1;
 801349c:	fd042783          	lw	a5,-48(s0)
 80134a0:	17fd                	addi	a5,a5,-1
 80134a2:	fcf42823          	sw	a5,-48(s0)
 80134a6:	a841                	j	8013536 <config_thmts_rf_lopll_mfc+0x4ec>
				}
			}
			else
			{
				Ft= Ft - pow(2,2-i);
 80134a8:	fd042783          	lw	a5,-48(s0)
 80134ac:	d2178453          	fcvt.d.wu	fs0,a5
 80134b0:	4709                	li	a4,2
 80134b2:	fcc42783          	lw	a5,-52(s0)
 80134b6:	40f707b3          	sub	a5,a4,a5
 80134ba:	d2078753          	fcvt.d.w	fa4,a5
 80134be:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 80134c2:	22e705d3          	fmv.d	fa1,fa4
 80134c6:	22f78553          	fmv.d	fa0,fa5
 80134ca:	36b010ef          	jal	ra,8015034 <pow>
 80134ce:	22a507d3          	fmv.d	fa5,fa0
 80134d2:	0af477d3          	fsub.d	fa5,fs0,fa5
 80134d6:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 80134da:	fcf42823          	sw	a5,-48(s0)
 80134de:	a8a1                	j	8013536 <config_thmts_rf_lopll_mfc+0x4ec>
			}
		}
		else
		{
			if (i==3 )
 80134e0:	fcc42703          	lw	a4,-52(s0)
 80134e4:	478d                	li	a5,3
 80134e6:	00f71d63          	bne	a4,a5,8013500 <config_thmts_rf_lopll_mfc+0x4b6>
			{
				if (Ft != 15)
 80134ea:	fd042703          	lw	a4,-48(s0)
 80134ee:	47bd                	li	a5,15
 80134f0:	04f70363          	beq	a4,a5,8013536 <config_thmts_rf_lopll_mfc+0x4ec>
				{
					 Ft= Ft+1;
 80134f4:	fd042783          	lw	a5,-48(s0)
 80134f8:	0785                	addi	a5,a5,1
 80134fa:	fcf42823          	sw	a5,-48(s0)
 80134fe:	a825                	j	8013536 <config_thmts_rf_lopll_mfc+0x4ec>
				}
			}
			else
			{
				 Ft= Ft + pow(2,2-i);
 8013500:	fd042783          	lw	a5,-48(s0)
 8013504:	d2178453          	fcvt.d.wu	fs0,a5
 8013508:	4709                	li	a4,2
 801350a:	fcc42783          	lw	a5,-52(s0)
 801350e:	40f707b3          	sub	a5,a4,a5
 8013512:	d2078753          	fcvt.d.w	fa4,a5
 8013516:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 801351a:	22e705d3          	fmv.d	fa1,fa4
 801351e:	22f78553          	fmv.d	fa0,fa5
 8013522:	313010ef          	jal	ra,8015034 <pow>
 8013526:	22a507d3          	fmv.d	fa5,fa0
 801352a:	02f477d3          	fadd.d	fa5,fs0,fa5
 801352e:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013532:	fcf42823          	sw	a5,-48(s0)
			}
		}

		printf("i = %d , VCO_CntFT = %d , FT_REF = %d , Ft = %d\r\n" ,
 8013536:	fd042703          	lw	a4,-48(s0)
 801353a:	fb842683          	lw	a3,-72(s0)
 801353e:	fd842603          	lw	a2,-40(s0)
 8013542:	fcc42583          	lw	a1,-52(s0)
 8013546:	6cc18513          	addi	a0,gp,1740 # 81186bc <__global_pointer$+0x6cc>
 801354a:	72b020ef          	jal	ra,8016474 <iprintf>
						i,
						VCO_CntFT,
						FT_REF,
						Ft);

			write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 801354e:	fd442783          	lw	a5,-44(s0)
 8013552:	01279713          	slli	a4,a5,0x12
 8013556:	fd042783          	lw	a5,-48(s0)
 801355a:	07ba                	slli	a5,a5,0xe
 801355c:	8f5d                	or	a4,a4,a5
 801355e:	fc042783          	lw	a5,-64(s0)
 8013562:	8fd9                	or	a5,a5,a4
 8013564:	85be                	mv	a1,a5
 8013566:	4579                	li	a0,30
 8013568:	d92ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X070000);
 801356c:	000705b7          	lui	a1,0x70
 8013570:	4575                	li	a0,29
 8013572:	d88ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X050000);
 8013576:	000505b7          	lui	a1,0x50
 801357a:	4575                	li	a0,29
 801357c:	d7eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X070000);
 8013580:	000705b7          	lui	a1,0x70
 8013584:	4575                	li	a0,29
 8013586:	d74ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			write_thmts_rf_reg(29,0X074000);
 801358a:	000745b7          	lui	a1,0x74
 801358e:	4575                	li	a0,29
 8013590:	d6aff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X054000);
 8013594:	000545b7          	lui	a1,0x54
 8013598:	4575                	li	a0,29
 801359a:	d60ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X074000);
 801359e:	000745b7          	lui	a1,0x74
 80135a2:	4575                	li	a0,29
 80135a4:	d56ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			thmts_sleep_us(200);
 80135a8:	0c800513          	li	a0,200
 80135ac:	63b000ef          	jal	ra,80143e6 <thmts_sleep_us>
      VCO_R32FT  = (read_thmts_rf_reg(32)&0X003C00) >> 10;
 80135b0:	02000513          	li	a0,32
 80135b4:	dc6ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80135b8:	87aa                	mv	a5,a0
 80135ba:	83a9                	srli	a5,a5,0xa
 80135bc:	8bbd                	andi	a5,a5,15
 80135be:	f8f42023          	sw	a5,-128(s0)
			// uart_save(0xA2,tmep_n++,VCO_R32FT);
			thmts_sleep_us(200);
 80135c2:	0c800513          	li	a0,200
 80135c6:	621000ef          	jal	ra,80143e6 <thmts_sleep_us>
			VCO_CntFT  = read_thmts_rf_reg(33)&0X003FFF;
 80135ca:	02100513          	li	a0,33
 80135ce:	dacff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80135d2:	872a                	mv	a4,a0
 80135d4:	6791                	lui	a5,0x4
 80135d6:	17fd                	addi	a5,a5,-1
 80135d8:	8ff9                	and	a5,a5,a4
 80135da:	fcf42c23          	sw	a5,-40(s0)
	for (i=0; i<4;i++)
 80135de:	fcc42783          	lw	a5,-52(s0)
 80135e2:	0785                	addi	a5,a5,1
 80135e4:	fcf42623          	sw	a5,-52(s0)
 80135e8:	fcc42703          	lw	a4,-52(s0)
 80135ec:	478d                	li	a5,3
 80135ee:	e6e7d7e3          	bge	a5,a4,801345c <config_thmts_rf_lopll_mfc+0x412>
			// uart_save(0xA3,tmep_n++,VCO_CntFT);
	}
	write_thmts_rf_reg(31,0X6E0588);			//
 80135f2:	006e07b7          	lui	a5,0x6e0
 80135f6:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 80135fa:	457d                	li	a0,31
 80135fc:	cfeff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(2000);
 8013600:	7d000513          	li	a0,2000
 8013604:	5e3000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R32RED = read_thmts_rf_reg(32);
 8013608:	02000513          	li	a0,32
 801360c:	d6eff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013610:	faa42623          	sw	a0,-84(s0)
	VCO_R32CT_F  = (VCO_R32RED&0X0003F0) >> 4;
 8013614:	fac42783          	lw	a5,-84(s0)
 8013618:	8391                	srli	a5,a5,0x4
 801361a:	03f7f793          	andi	a5,a5,63
 801361e:	faf42423          	sw	a5,-88(s0)
	// uart_save(0xA4,tmep_n++,VCO_R32CT_F);
	thmts_sleep_us(200);
 8013622:	0c800513          	li	a0,200
 8013626:	5c1000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R32FT_F  = (VCO_R32RED&0X003C00) >> 10;
 801362a:	fac42783          	lw	a5,-84(s0)
 801362e:	83a9                	srli	a5,a5,0xa
 8013630:	8bbd                	andi	a5,a5,15
 8013632:	faf42223          	sw	a5,-92(s0)
	// uart_save(0xA5,tmep_n++,VCO_R32FT_F);
	thmts_sleep_us(200);
 8013636:	0c800513          	li	a0,200
 801363a:	5ad000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R32_LF  = (VCO_R32RED&0X000001);
 801363e:	fac42783          	lw	a5,-84(s0)
 8013642:	8b85                	andi	a5,a5,1
 8013644:	faf42023          	sw	a5,-96(s0)
	// uart_save(0xA6,tmep_n++,VCO_R32_LF);
	thmts_sleep_us(100);
 8013648:	06400513          	li	a0,100
 801364c:	59b000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R33RED0 = read_thmts_rf_reg(33) & 0X003FFF;
 8013650:	02100513          	li	a0,33
 8013654:	d26ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013658:	872a                	mv	a4,a0
 801365a:	6791                	lui	a5,0x4
 801365c:	17fd                	addi	a5,a5,-1
 801365e:	8ff9                	and	a5,a5,a4
 8013660:	f8f42e23          	sw	a5,-100(s0)
	// uart_save(0xA7,tmep_n++,VCO_R33RED0);

	thmts_sleep_us(2000);
 8013664:	7d000513          	li	a0,2000
 8013668:	57f000ef          	jal	ra,80143e6 <thmts_sleep_us>

	VCO_R32RED1 = read_thmts_rf_reg(32);
 801366c:	02000513          	li	a0,32
 8013670:	d0aff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013674:	f8a42c23          	sw	a0,-104(s0)
	VCO_R32CT_F1  = (VCO_R32RED1&0X0003F0) >> 4;
 8013678:	f9842783          	lw	a5,-104(s0)
 801367c:	8391                	srli	a5,a5,0x4
 801367e:	03f7f793          	andi	a5,a5,63
 8013682:	f8f42a23          	sw	a5,-108(s0)
	// uart_save(0xC1,tmep_n++,VCO_R32CT_F1);
	thmts_sleep_us(200);
 8013686:	0c800513          	li	a0,200
 801368a:	55d000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R32FT_F1  = (VCO_R32RED1&0X003C00) >> 10;
 801368e:	f9842783          	lw	a5,-104(s0)
 8013692:	83a9                	srli	a5,a5,0xa
 8013694:	8bbd                	andi	a5,a5,15
 8013696:	f8f42823          	sw	a5,-112(s0)
	// uart_save(0xC2,tmep_n++,VCO_R32FT_F1);
	thmts_sleep_us(200);
 801369a:	0c800513          	li	a0,200
 801369e:	549000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R32_LF1  = (VCO_R32RED1&0X000001);
 80136a2:	f9842783          	lw	a5,-104(s0)
 80136a6:	8b85                	andi	a5,a5,1
 80136a8:	f8f42623          	sw	a5,-116(s0)
	// uart_save(0xC3,tmep_n++,VCO_R32_LF1);
	thmts_sleep_us(100);
 80136ac:	06400513          	li	a0,100
 80136b0:	537000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_R33RED1 = read_thmts_rf_reg(33) & 0X003FFF;
 80136b4:	02100513          	li	a0,33
 80136b8:	cc2ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80136bc:	872a                	mv	a4,a0
 80136be:	6791                	lui	a5,0x4
 80136c0:	17fd                	addi	a5,a5,-1
 80136c2:	8ff9                	and	a5,a5,a4
 80136c4:	f8f42423          	sw	a5,-120(s0)



	//LO PLL7.987G
	// 
	write_thmts_rf_reg(38,0X80001F);//
 80136c8:	008007b7          	lui	a5,0x800
 80136cc:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 80136d0:	02600513          	li	a0,38
 80136d4:	c26ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(28,(REG28 | 0X400000));// bit2212
 80136d8:	fc442703          	lw	a4,-60(s0)
 80136dc:	004007b7          	lui	a5,0x400
 80136e0:	8fd9                	or	a5,a5,a4
 80136e2:	85be                	mv	a1,a5
 80136e4:	4571                	li	a0,28
 80136e6:	c14ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	uint32_t read_reg;
	read_reg = read_thmts_rf_reg(00);
 80136ea:	4501                	li	a0,0
 80136ec:	c8eff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80136f0:	f8a42223          	sw	a0,-124(s0)
	thmts_sleep_us(2000);
 80136f4:	7d000513          	li	a0,2000
 80136f8:	4ef000ef          	jal	ra,80143e6 <thmts_sleep_us>


	printf("lo pll CT = %d , FT =%d \r\n" , Ct , Ft);
 80136fc:	fd042603          	lw	a2,-48(s0)
 8013700:	fd442583          	lw	a1,-44(s0)
 8013704:	70018513          	addi	a0,gp,1792 # 81186f0 <__global_pointer$+0x700>
 8013708:	56d020ef          	jal	ra,8016474 <iprintf>
	printf("config lo pll mfc regs OK\r\n");
 801370c:	71c18513          	addi	a0,gp,1820 # 811870c <__global_pointer$+0x71c>
 8013710:	679020ef          	jal	ra,8016588 <puts>


}
 8013714:	0001                	nop
 8013716:	40fa                	lw	ra,156(sp)
 8013718:	446a                	lw	s0,152(sp)
 801371a:	242a                	fld	fs0,136(sp)
 801371c:	610d                	addi	sp,sp,160
 801371e:	8082                	ret

08013720 <config_thmts_rf_clkpll_mfc>:



// clk pll
void config_thmts_rf_clkpll_mfc( uint8_t NintSet)  //CLK PLL
{
 8013720:	7159                	addi	sp,sp,-112
 8013722:	d686                	sw	ra,108(sp)
 8013724:	d4a2                	sw	s0,104(sp)
 8013726:	aca2                	fsd	fs0,88(sp)
 8013728:	1880                	addi	s0,sp,112
 801372a:	87aa                	mv	a5,a0
 801372c:	f8f40fa3          	sb	a5,-97(s0)
	printf("begin config clk pll mfc regs\r\n");
 8013730:	73818513          	addi	a0,gp,1848 # 8118728 <__global_pointer$+0x738>
 8013734:	655020ef          	jal	ra,8016588 <puts>

	int tmep_n=0;
 8013738:	fc042423          	sw	zero,-56(s0)

//	uint64_t Fre_Set,fdsm;
	uint32_t CT_REF,FT_REF,VCO_Cnt_last;
    uint32_t VCO_CntCT,VCO_CntFT,REG45,REG47,Ct,Ft,Nint,VCO_R32CT,VCO_R32FT,VCO_R32FT_F,VCO_R32CT_F,VCO_R32_LF,VCO_R32RED,VCO_CntCTFF,VCO_R32_LF1,VCO_R32RED1,VCO_R32FT_F1,VCO_R32CT_F1,VCO_R33RED0,VCO_R33RED1;
	int i=0;
 801373c:	fc042623          	sw	zero,-52(s0)
//	int j=0;

	REG45=0X811700;			//20-28    bit17RF
 8013740:	008117b7          	lui	a5,0x811
 8013744:	70078793          	addi	a5,a5,1792 # 811700 <__HEAP_SIZE+0x810f00>
 8013748:	fcf42223          	sw	a5,-60(s0)
	REG47=0X00027F;
 801374c:	27f00793          	li	a5,639
 8013750:	fcf42023          	sw	a5,-64(s0)
	Ct=32;
 8013754:	02000793          	li	a5,32
 8013758:	fcf42a23          	sw	a5,-44(s0)
	Ft=8;
 801375c:	47a1                	li	a5,8
 801375e:	fcf42823          	sw	a5,-48(s0)



	Nint= NintSet/2;
 8013762:	f9f44783          	lbu	a5,-97(s0)
 8013766:	8385                	srli	a5,a5,0x1
 8013768:	0ff7f793          	zext.b	a5,a5
 801376c:	faf42e23          	sw	a5,-68(s0)
//	Nfrac= (uint64_t)(((Fre_Set*2*pow(2,23)) / fdsm) - (Nint*pow(2,23)));


	FT_REF = Nint*64;
 8013770:	fbc42783          	lw	a5,-68(s0)
 8013774:	079a                	slli	a5,a5,0x6
 8013776:	faf42c23          	sw	a5,-72(s0)
	CT_REF = Nint*64;
 801377a:	fbc42783          	lw	a5,-68(s0)
 801377e:	079a                	slli	a5,a5,0x6
 8013780:	faf42a23          	sw	a5,-76(s0)



	REG45= REG45 & 0XFF8FFF;
 8013784:	fc442703          	lw	a4,-60(s0)
 8013788:	00ff97b7          	lui	a5,0xff9
 801378c:	17fd                	addi	a5,a5,-1
 801378e:	8ff9                	and	a5,a5,a4
 8013790:	fcf42223          	sw	a5,-60(s0)
	REG45= REG45 | (1 << 12);  //
 8013794:	fc442703          	lw	a4,-60(s0)
 8013798:	6785                	lui	a5,0x1
 801379a:	8fd9                	or	a5,a5,a4
 801379c:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(42,0XFFCC10);   //36-42
 80137a0:	00ffd7b7          	lui	a5,0xffd
 80137a4:	c1078593          	addi	a1,a5,-1008 # ffcc10 <__HEAP_SIZE+0xffc410>
 80137a8:	02a00513          	li	a0,42
 80137ac:	b4eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(42,0XFFCC13);
 80137b0:	00ffd7b7          	lui	a5,0xffd
 80137b4:	c1378593          	addi	a1,a5,-1005 # ffcc13 <__HEAP_SIZE+0xffc413>
 80137b8:	02a00513          	li	a0,42
 80137bc:	b3eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	REG45=REG45&0XFFFF00;
 80137c0:	fc442703          	lw	a4,-60(s0)
 80137c4:	010007b7          	lui	a5,0x1000
 80137c8:	f0078793          	addi	a5,a5,-256 # ffff00 <__HEAP_SIZE+0xfff700>
 80137cc:	8ff9                	and	a5,a5,a4
 80137ce:	fcf42223          	sw	a5,-60(s0)
	REG45=REG45 | (Nint & 0Xff);
 80137d2:	fbc42783          	lw	a5,-68(s0)
 80137d6:	0ff7f793          	zext.b	a5,a5
 80137da:	fc442703          	lw	a4,-60(s0)
 80137de:	8fd9                	or	a5,a5,a4
 80137e0:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(45,REG45);
 80137e4:	fc442583          	lw	a1,-60(s0)
 80137e8:	02d00513          	li	a0,45
 80137ec:	b0eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(50);
 80137f0:	03200513          	li	a0,50
 80137f4:	3f3000ef          	jal	ra,80143e6 <thmts_sleep_us>

	REG45=REG45 & 0XFFF2FF;
 80137f8:	fc442703          	lw	a4,-60(s0)
 80137fc:	00fff7b7          	lui	a5,0xfff
 8013800:	2ff78793          	addi	a5,a5,767 # fff2ff <__HEAP_SIZE+0xffeaff>
 8013804:	8ff9                	and	a5,a5,a4
 8013806:	fcf42223          	sw	a5,-60(s0)
	REG45=REG45 | 0X010200;    //D16+D9=1
 801380a:	fc442703          	lw	a4,-60(s0)
 801380e:	67c1                	lui	a5,0x10
 8013810:	20078793          	addi	a5,a5,512 # 10200 <__HEAP_SIZE+0xfa00>
 8013814:	8fd9                	or	a5,a5,a4
 8013816:	fcf42223          	sw	a5,-60(s0)
	write_thmts_rf_reg(45,REG45 ); //AFC ??
 801381a:	fc442583          	lw	a1,-60(s0)
 801381e:	02d00513          	li	a0,45
 8013822:	ad8ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(48,0X01F388);				//26-31   
 8013826:	67fd                	lui	a5,0x1f
 8013828:	38878593          	addi	a1,a5,904 # 1f388 <__HEAP_SIZE+0x1eb88>
 801382c:	03000513          	li	a0,48
 8013830:	acaff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X030000);       //??SDM,step2.5   24-29
 8013834:	000305b7          	lui	a1,0x30
 8013838:	02e00513          	li	a0,46
 801383c:	abeff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 8013840:	000705b7          	lui	a1,0x70
 8013844:	02e00513          	li	a0,46
 8013848:	ab2ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	REG47= REG47 & 0X00000F;
 801384c:	fc042783          	lw	a5,-64(s0)
 8013850:	8bbd                	andi	a5,a5,15
 8013852:	fcf42023          	sw	a5,-64(s0)
	REG47= REG47 | (1 << 13);    //CT
 8013856:	fc042703          	lw	a4,-64(s0)
 801385a:	6789                	lui	a5,0x2
 801385c:	8fd9                	or	a5,a5,a4
 801385e:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));  //25-30
 8013862:	fd442783          	lw	a5,-44(s0)
 8013866:	01279713          	slli	a4,a5,0x12
 801386a:	fd042783          	lw	a5,-48(s0)
 801386e:	07ba                	slli	a5,a5,0xe
 8013870:	8f5d                	or	a4,a4,a5
 8013872:	fc042783          	lw	a5,-64(s0)
 8013876:	8fd9                	or	a5,a5,a4
 8013878:	85be                	mv	a1,a5
 801387a:	02f00513          	li	a0,47
 801387e:	a7cff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(46,0X070000);
 8013882:	000705b7          	lui	a1,0x70
 8013886:	02e00513          	li	a0,46
 801388a:	a70ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 801388e:	4529                	li	a0,10
 8013890:	357000ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X050000);
 8013894:	000505b7          	lui	a1,0x50
 8013898:	02e00513          	li	a0,46
 801389c:	a5eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80138a0:	4529                	li	a0,10
 80138a2:	345000ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X070000);
 80138a6:	000705b7          	lui	a1,0x70
 80138aa:	02e00513          	li	a0,46
 80138ae:	a4cff0ef          	jal	ra,8012afa <write_thmts_rf_reg>


//	write_thmts_rf_reg(34,0X7DDADF);			//27-34
//	write_thmts_rf_reg(34,0X7DFADF);//VCO BUFF 

	write_thmts_rf_reg(46,0X074000);
 80138b2:	000745b7          	lui	a1,0x74
 80138b6:	02e00513          	li	a0,46
 80138ba:	a40ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80138be:	4529                	li	a0,10
 80138c0:	327000ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X054000);
 80138c4:	000545b7          	lui	a1,0x54
 80138c8:	02e00513          	li	a0,46
 80138cc:	a2eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80138d0:	4529                	li	a0,10
 80138d2:	315000ef          	jal	ra,80143e6 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X074000);
 80138d6:	000745b7          	lui	a1,0x74
 80138da:	02e00513          	li	a0,46
 80138de:	a1cff0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(200);
 80138e2:	0c800513          	li	a0,200
 80138e6:	301000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_CntCTFF  = read_thmts_rf_reg(50)&0X003FFF;
 80138ea:	03200513          	li	a0,50
 80138ee:	a8cff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80138f2:	872a                	mv	a4,a0
 80138f4:	6791                	lui	a5,0x4
 80138f6:	17fd                	addi	a5,a5,-1
 80138f8:	8ff9                	and	a5,a5,a4
 80138fa:	faf42823          	sw	a5,-80(s0)
	//uart_save(0xB0,tmep_n++,VCO_CntCTFF);	 //  //uart0
	VCO_CntCT = VCO_CntCTFF;
 80138fe:	fb042783          	lw	a5,-80(s0)
 8013902:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 8013906:	fc042623          	sw	zero,-52(s0)
 801390a:	a699                	j	8013c50 <config_thmts_rf_clkpll_mfc+0x530>
	{
	 if (abs(VCO_CntCT-CT_REF) > 20)
 801390c:	fdc42703          	lw	a4,-36(s0)
 8013910:	fb442783          	lw	a5,-76(s0)
 8013914:	40f707b3          	sub	a5,a4,a5
 8013918:	40f00733          	neg	a4,a5
 801391c:	0ae7e733          	max	a4,a5,a4
 8013920:	47d1                	li	a5,20
 8013922:	32e7d263          	bge	a5,a4,8013c46 <config_thmts_rf_clkpll_mfc+0x526>
	 {

		if (VCO_CntCT >= CT_REF )
 8013926:	fdc42703          	lw	a4,-36(s0)
 801392a:	fb442783          	lw	a5,-76(s0)
 801392e:	12f76c63          	bltu	a4,a5,8013a66 <config_thmts_rf_clkpll_mfc+0x346>
		{
			if (i==5)
 8013932:	fcc42703          	lw	a4,-52(s0)
 8013936:	4795                	li	a5,5
 8013938:	0ef71b63          	bne	a4,a5,8013a2e <config_thmts_rf_clkpll_mfc+0x30e>
			{
				if (Ct!=63)
 801393c:	fd442703          	lw	a4,-44(s0)
 8013940:	03f00793          	li	a5,63
 8013944:	22f70f63          	beq	a4,a5,8013b82 <config_thmts_rf_clkpll_mfc+0x462>
				{
					Ct= Ct-1;
 8013948:	fd442783          	lw	a5,-44(s0)
 801394c:	17fd                	addi	a5,a5,-1
 801394e:	fcf42a23          	sw	a5,-44(s0)
				///

				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013952:	fd442783          	lw	a5,-44(s0)
 8013956:	01279713          	slli	a4,a5,0x12
 801395a:	fd042783          	lw	a5,-48(s0)
 801395e:	07ba                	slli	a5,a5,0xe
 8013960:	8f5d                	or	a4,a4,a5
 8013962:	fc042783          	lw	a5,-64(s0)
 8013966:	8fd9                	or	a5,a5,a4
 8013968:	85be                	mv	a1,a5
 801396a:	02f00513          	li	a0,47
 801396e:	98cff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013972:	000705b7          	lui	a1,0x70
 8013976:	02e00513          	li	a0,46
 801397a:	980ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 801397e:	4529                	li	a0,10
 8013980:	267000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013984:	000505b7          	lui	a1,0x50
 8013988:	02e00513          	li	a0,46
 801398c:	96eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013990:	4529                	li	a0,10
 8013992:	255000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013996:	000705b7          	lui	a1,0x70
 801399a:	02e00513          	li	a0,46
 801399e:	95cff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(50);
 80139a2:	03200513          	li	a0,50
 80139a6:	241000ef          	jal	ra,80143e6 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 80139aa:	000745b7          	lui	a1,0x74
 80139ae:	02e00513          	li	a0,46
 80139b2:	948ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 80139b6:	4529                	li	a0,10
 80139b8:	22f000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 80139bc:	000545b7          	lui	a1,0x54
 80139c0:	02e00513          	li	a0,46
 80139c4:	936ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 80139c8:	4529                	li	a0,10
 80139ca:	21d000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 80139ce:	000745b7          	lui	a1,0x74
 80139d2:	02e00513          	li	a0,46
 80139d6:	924ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 80139da:	4529                	li	a0,10
 80139dc:	20b000ef          	jal	ra,80143e6 <thmts_sleep_us>

				thmts_sleep_us(200);
 80139e0:	0c800513          	li	a0,200
 80139e4:	203000ef          	jal	ra,80143e6 <thmts_sleep_us>
				VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 80139e8:	03200513          	li	a0,50
 80139ec:	98eff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80139f0:	872a                	mv	a4,a0
 80139f2:	6791                	lui	a5,0x4
 80139f4:	17fd                	addi	a5,a5,-1
 80139f6:	8ff9                	and	a5,a5,a4
 80139f8:	fcf42e23          	sw	a5,-36(s0)
				if (VCO_CntCT < CT_REF)
 80139fc:	fdc42703          	lw	a4,-36(s0)
 8013a00:	fb442783          	lw	a5,-76(s0)
 8013a04:	16f77f63          	bgeu	a4,a5,8013b82 <config_thmts_rf_clkpll_mfc+0x462>
				{
					if ((VCO_Cnt_last - CT_REF) < (CT_REF - VCO_CntCT))
 8013a08:	fa842703          	lw	a4,-88(s0)
 8013a0c:	fb442783          	lw	a5,-76(s0)
 8013a10:	8f1d                	sub	a4,a4,a5
 8013a12:	fb442683          	lw	a3,-76(s0)
 8013a16:	fdc42783          	lw	a5,-36(s0)
 8013a1a:	40f687b3          	sub	a5,a3,a5
 8013a1e:	16f77263          	bgeu	a4,a5,8013b82 <config_thmts_rf_clkpll_mfc+0x462>
					{
						Ct = Ct + 1;
 8013a22:	fd442783          	lw	a5,-44(s0)
 8013a26:	0785                	addi	a5,a5,1
 8013a28:	fcf42a23          	sw	a5,-44(s0)
 8013a2c:	aa99                	j	8013b82 <config_thmts_rf_clkpll_mfc+0x462>

				}
			}
			else
			{
					Ct= Ct-pow(2,4-i);
 8013a2e:	fd442783          	lw	a5,-44(s0)
 8013a32:	d2178453          	fcvt.d.wu	fs0,a5
 8013a36:	4711                	li	a4,4
 8013a38:	fcc42783          	lw	a5,-52(s0)
 8013a3c:	40f707b3          	sub	a5,a4,a5
 8013a40:	d2078753          	fcvt.d.w	fa4,a5
 8013a44:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 8013a48:	22e705d3          	fmv.d	fa1,fa4
 8013a4c:	22f78553          	fmv.d	fa0,fa5
 8013a50:	5e4010ef          	jal	ra,8015034 <pow>
 8013a54:	22a507d3          	fmv.d	fa5,fa0
 8013a58:	0af477d3          	fsub.d	fa5,fs0,fa5
 8013a5c:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013a60:	fcf42a23          	sw	a5,-44(s0)
 8013a64:	aa39                	j	8013b82 <config_thmts_rf_clkpll_mfc+0x462>
			}
		}
		else
		{
			if (i==5)
 8013a66:	fcc42703          	lw	a4,-52(s0)
 8013a6a:	4795                	li	a5,5
 8013a6c:	0ef71063          	bne	a4,a5,8013b4c <config_thmts_rf_clkpll_mfc+0x42c>
			{
				Ct=Ct+0;
				///

				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013a70:	fd442783          	lw	a5,-44(s0)
 8013a74:	01279713          	slli	a4,a5,0x12
 8013a78:	fd042783          	lw	a5,-48(s0)
 8013a7c:	07ba                	slli	a5,a5,0xe
 8013a7e:	8f5d                	or	a4,a4,a5
 8013a80:	fc042783          	lw	a5,-64(s0)
 8013a84:	8fd9                	or	a5,a5,a4
 8013a86:	85be                	mv	a1,a5
 8013a88:	02f00513          	li	a0,47
 8013a8c:	86eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013a90:	000705b7          	lui	a1,0x70
 8013a94:	02e00513          	li	a0,46
 8013a98:	862ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013a9c:	4529                	li	a0,10
 8013a9e:	149000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013aa2:	000505b7          	lui	a1,0x50
 8013aa6:	02e00513          	li	a0,46
 8013aaa:	850ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013aae:	4529                	li	a0,10
 8013ab0:	137000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013ab4:	000705b7          	lui	a1,0x70
 8013ab8:	02e00513          	li	a0,46
 8013abc:	83eff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013ac0:	03200513          	li	a0,50
 8013ac4:	123000ef          	jal	ra,80143e6 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013ac8:	000745b7          	lui	a1,0x74
 8013acc:	02e00513          	li	a0,46
 8013ad0:	82aff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ad4:	4529                	li	a0,10
 8013ad6:	111000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013ada:	000545b7          	lui	a1,0x54
 8013ade:	02e00513          	li	a0,46
 8013ae2:	818ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ae6:	4529                	li	a0,10
 8013ae8:	0ff000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013aec:	000745b7          	lui	a1,0x74
 8013af0:	02e00513          	li	a0,46
 8013af4:	806ff0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013af8:	4529                	li	a0,10
 8013afa:	0ed000ef          	jal	ra,80143e6 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013afe:	0c800513          	li	a0,200
 8013b02:	0e5000ef          	jal	ra,80143e6 <thmts_sleep_us>
				VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 8013b06:	03200513          	li	a0,50
 8013b0a:	870ff0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013b0e:	872a                	mv	a4,a0
 8013b10:	6791                	lui	a5,0x4
 8013b12:	17fd                	addi	a5,a5,-1
 8013b14:	8ff9                	and	a5,a5,a4
 8013b16:	fcf42e23          	sw	a5,-36(s0)
				if (VCO_CntCT > CT_REF)
 8013b1a:	fdc42703          	lw	a4,-36(s0)
 8013b1e:	fb442783          	lw	a5,-76(s0)
 8013b22:	06e7f063          	bgeu	a5,a4,8013b82 <config_thmts_rf_clkpll_mfc+0x462>
				{
						if ((CT_REF - VCO_Cnt_last) < (VCO_CntCT - CT_REF))
 8013b26:	fb442703          	lw	a4,-76(s0)
 8013b2a:	fa842783          	lw	a5,-88(s0)
 8013b2e:	8f1d                	sub	a4,a4,a5
 8013b30:	fdc42683          	lw	a3,-36(s0)
 8013b34:	fb442783          	lw	a5,-76(s0)
 8013b38:	40f687b3          	sub	a5,a3,a5
 8013b3c:	04f77363          	bgeu	a4,a5,8013b82 <config_thmts_rf_clkpll_mfc+0x462>
						{
								Ct = Ct - 1;
 8013b40:	fd442783          	lw	a5,-44(s0)
 8013b44:	17fd                	addi	a5,a5,-1
 8013b46:	fcf42a23          	sw	a5,-44(s0)
 8013b4a:	a825                	j	8013b82 <config_thmts_rf_clkpll_mfc+0x462>
						}
				}
			}
			else
			{
				 Ct= Ct+pow(2,4-i);
 8013b4c:	fd442783          	lw	a5,-44(s0)
 8013b50:	d2178453          	fcvt.d.wu	fs0,a5
 8013b54:	4711                	li	a4,4
 8013b56:	fcc42783          	lw	a5,-52(s0)
 8013b5a:	40f707b3          	sub	a5,a4,a5
 8013b5e:	d2078753          	fcvt.d.w	fa4,a5
 8013b62:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 8013b66:	22e705d3          	fmv.d	fa1,fa4
 8013b6a:	22f78553          	fmv.d	fa0,fa5
 8013b6e:	4c6010ef          	jal	ra,8015034 <pow>
 8013b72:	22a507d3          	fmv.d	fa5,fa0
 8013b76:	02f477d3          	fadd.d	fa5,fs0,fa5
 8013b7a:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013b7e:	fcf42a23          	sw	a5,-44(s0)
			}
		}

			write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013b82:	fd442783          	lw	a5,-44(s0)
 8013b86:	01279713          	slli	a4,a5,0x12
 8013b8a:	fd042783          	lw	a5,-48(s0)
 8013b8e:	07ba                	slli	a5,a5,0xe
 8013b90:	8f5d                	or	a4,a4,a5
 8013b92:	fc042783          	lw	a5,-64(s0)
 8013b96:	8fd9                	or	a5,a5,a4
 8013b98:	85be                	mv	a1,a5
 8013b9a:	02f00513          	li	a0,47
 8013b9e:	f5dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			write_thmts_rf_reg(46,0X070000);
 8013ba2:	000705b7          	lui	a1,0x70
 8013ba6:	02e00513          	li	a0,46
 8013baa:	f51fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013bae:	4529                	li	a0,10
 8013bb0:	037000ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X050000);
 8013bb4:	000505b7          	lui	a1,0x50
 8013bb8:	02e00513          	li	a0,46
 8013bbc:	f3ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013bc0:	4529                	li	a0,10
 8013bc2:	025000ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X070000);
 8013bc6:	000705b7          	lui	a1,0x70
 8013bca:	02e00513          	li	a0,46
 8013bce:	f2dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(50);
 8013bd2:	03200513          	li	a0,50
 8013bd6:	011000ef          	jal	ra,80143e6 <thmts_sleep_us>

			write_thmts_rf_reg(46,0X074000);
 8013bda:	000745b7          	lui	a1,0x74
 8013bde:	02e00513          	li	a0,46
 8013be2:	f19fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013be6:	4529                	li	a0,10
 8013be8:	7fe000ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X054000);
 8013bec:	000545b7          	lui	a1,0x54
 8013bf0:	02e00513          	li	a0,46
 8013bf4:	f07fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013bf8:	4529                	li	a0,10
 8013bfa:	7ec000ef          	jal	ra,80143e6 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X074000);
 8013bfe:	000745b7          	lui	a1,0x74
 8013c02:	02e00513          	li	a0,46
 8013c06:	ef5fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013c0a:	4529                	li	a0,10
 8013c0c:	7da000ef          	jal	ra,80143e6 <thmts_sleep_us>


			thmts_sleep_us(20);
 8013c10:	4551                	li	a0,20
 8013c12:	7d4000ef          	jal	ra,80143e6 <thmts_sleep_us>
		  VCO_R32CT  = (read_thmts_rf_reg(49)&0X0003F0) >> 4;
 8013c16:	03100513          	li	a0,49
 8013c1a:	f61fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013c1e:	87aa                	mv	a5,a0
 8013c20:	8391                	srli	a5,a5,0x4
 8013c22:	03f7f793          	andi	a5,a5,63
 8013c26:	faf42023          	sw	a5,-96(s0)
			thmts_sleep_us(200);
 8013c2a:	0c800513          	li	a0,200
 8013c2e:	7b8000ef          	jal	ra,80143e6 <thmts_sleep_us>
			VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 8013c32:	03200513          	li	a0,50
 8013c36:	f45fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013c3a:	872a                	mv	a4,a0
 8013c3c:	6791                	lui	a5,0x4
 8013c3e:	17fd                	addi	a5,a5,-1
 8013c40:	8ff9                	and	a5,a5,a4
 8013c42:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 8013c46:	fcc42783          	lw	a5,-52(s0)
 8013c4a:	0785                	addi	a5,a5,1
 8013c4c:	fcf42623          	sw	a5,-52(s0)
 8013c50:	fcc42703          	lw	a4,-52(s0)
 8013c54:	4795                	li	a5,5
 8013c56:	cae7dbe3          	bge	a5,a4,801390c <config_thmts_rf_clkpll_mfc+0x1ec>
  	}
   }
	//uart_save(0xA0,tmep_n++,VCO_R32CT);  //  //uart1
	//uart_save(0xA1,tmep_n++,VCO_CntCT);	 //  //uart2

	REG47= REG47 & 0X00000F;
 8013c5a:	fc042783          	lw	a5,-64(s0)
 8013c5e:	8bbd                	andi	a5,a5,15
 8013c60:	fcf42023          	sw	a5,-64(s0)
	REG47= REG47 | (1 << 13);
 8013c64:	fc042703          	lw	a4,-64(s0)
 8013c68:	6789                	lui	a5,0x2
 8013c6a:	8fd9                	or	a5,a5,a4
 8013c6c:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013c70:	fd442783          	lw	a5,-44(s0)
 8013c74:	01279713          	slli	a4,a5,0x12
 8013c78:	fd042783          	lw	a5,-48(s0)
 8013c7c:	07ba                	slli	a5,a5,0xe
 8013c7e:	8f5d                	or	a4,a4,a5
 8013c80:	fc042783          	lw	a5,-64(s0)
 8013c84:	8fd9                	or	a5,a5,a4
 8013c86:	85be                	mv	a1,a5
 8013c88:	02f00513          	li	a0,47
 8013c8c:	e6ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 8013c90:	000705b7          	lui	a1,0x70
 8013c94:	02e00513          	li	a0,46
 8013c98:	e63fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X050000);
 8013c9c:	000505b7          	lui	a1,0x50
 8013ca0:	02e00513          	li	a0,46
 8013ca4:	e57fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 8013ca8:	000705b7          	lui	a1,0x70
 8013cac:	02e00513          	li	a0,46
 8013cb0:	e4bfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	write_thmts_rf_reg(46,0X074000);
 8013cb4:	000745b7          	lui	a1,0x74
 8013cb8:	02e00513          	li	a0,46
 8013cbc:	e3ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X054000);
 8013cc0:	000545b7          	lui	a1,0x54
 8013cc4:	02e00513          	li	a0,46
 8013cc8:	e33fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X074000);
 8013ccc:	000745b7          	lui	a1,0x74
 8013cd0:	02e00513          	li	a0,46
 8013cd4:	e27fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(200);
 8013cd8:	0c800513          	li	a0,200
 8013cdc:	70a000ef          	jal	ra,80143e6 <thmts_sleep_us>
	VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013ce0:	03200513          	li	a0,50
 8013ce4:	e97fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013ce8:	872a                	mv	a4,a0
 8013cea:	6791                	lui	a5,0x4
 8013cec:	17fd                	addi	a5,a5,-1
 8013cee:	8ff9                	and	a5,a5,a4
 8013cf0:	fcf42c23          	sw	a5,-40(s0)

	for (i=0; i<4;i++)
 8013cf4:	fc042623          	sw	zero,-52(s0)
 8013cf8:	a615                	j	801401c <config_thmts_rf_clkpll_mfc+0x8fc>
	{
		if(abs(VCO_CntFT-FT_REF) >5 )
 8013cfa:	fd842703          	lw	a4,-40(s0)
 8013cfe:	fb842783          	lw	a5,-72(s0)
 8013d02:	40f707b3          	sub	a5,a4,a5
 8013d06:	40f00733          	neg	a4,a5
 8013d0a:	0ae7e733          	max	a4,a5,a4
 8013d0e:	4795                	li	a5,5
 8013d10:	30e7d163          	bge	a5,a4,8014012 <config_thmts_rf_clkpll_mfc+0x8f2>
		{

		if (VCO_CntFT >= FT_REF)
 8013d14:	fd842703          	lw	a4,-40(s0)
 8013d18:	fb842783          	lw	a5,-72(s0)
 8013d1c:	12f76a63          	bltu	a4,a5,8013e50 <config_thmts_rf_clkpll_mfc+0x730>
		{
			if (i==3 )
 8013d20:	fcc42703          	lw	a4,-52(s0)
 8013d24:	478d                	li	a5,3
 8013d26:	0ef71963          	bne	a4,a5,8013e18 <config_thmts_rf_clkpll_mfc+0x6f8>
			{
				if (Ft != 0)
 8013d2a:	fd042783          	lw	a5,-48(s0)
 8013d2e:	24078563          	beqz	a5,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
				{
					 Ft= Ft-1;
 8013d32:	fd042783          	lw	a5,-48(s0)
 8013d36:	17fd                	addi	a5,a5,-1
 8013d38:	fcf42823          	sw	a5,-48(s0)
					///
				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013d3c:	fd442783          	lw	a5,-44(s0)
 8013d40:	01279713          	slli	a4,a5,0x12
 8013d44:	fd042783          	lw	a5,-48(s0)
 8013d48:	07ba                	slli	a5,a5,0xe
 8013d4a:	8f5d                	or	a4,a4,a5
 8013d4c:	fc042783          	lw	a5,-64(s0)
 8013d50:	8fd9                	or	a5,a5,a4
 8013d52:	85be                	mv	a1,a5
 8013d54:	02f00513          	li	a0,47
 8013d58:	da3fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013d5c:	000705b7          	lui	a1,0x70
 8013d60:	02e00513          	li	a0,46
 8013d64:	d97fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d68:	4529                	li	a0,10
 8013d6a:	67c000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013d6e:	000505b7          	lui	a1,0x50
 8013d72:	02e00513          	li	a0,46
 8013d76:	d85fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d7a:	4529                	li	a0,10
 8013d7c:	66a000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013d80:	000705b7          	lui	a1,0x70
 8013d84:	02e00513          	li	a0,46
 8013d88:	d73fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013d8c:	03200513          	li	a0,50
 8013d90:	656000ef          	jal	ra,80143e6 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013d94:	000745b7          	lui	a1,0x74
 8013d98:	02e00513          	li	a0,46
 8013d9c:	d5ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013da0:	4529                	li	a0,10
 8013da2:	644000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013da6:	000545b7          	lui	a1,0x54
 8013daa:	02e00513          	li	a0,46
 8013dae:	d4dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013db2:	4529                	li	a0,10
 8013db4:	632000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013db8:	000745b7          	lui	a1,0x74
 8013dbc:	02e00513          	li	a0,46
 8013dc0:	d3bfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013dc4:	4529                	li	a0,10
 8013dc6:	620000ef          	jal	ra,80143e6 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013dca:	0c800513          	li	a0,200
 8013dce:	618000ef          	jal	ra,80143e6 <thmts_sleep_us>
				VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013dd2:	03200513          	li	a0,50
 8013dd6:	da5fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013dda:	872a                	mv	a4,a0
 8013ddc:	6791                	lui	a5,0x4
 8013dde:	17fd                	addi	a5,a5,-1
 8013de0:	8ff9                	and	a5,a5,a4
 8013de2:	fcf42c23          	sw	a5,-40(s0)
					 if (VCO_CntFT < FT_REF)
 8013de6:	fd842703          	lw	a4,-40(s0)
 8013dea:	fb842783          	lw	a5,-72(s0)
 8013dee:	18f77563          	bgeu	a4,a5,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                    {
                        if ((VCO_Cnt_last - FT_REF) < (FT_REF - VCO_CntFT))
 8013df2:	fa842703          	lw	a4,-88(s0)
 8013df6:	fb842783          	lw	a5,-72(s0)
 8013dfa:	8f1d                	sub	a4,a4,a5
 8013dfc:	fb842683          	lw	a3,-72(s0)
 8013e00:	fd842783          	lw	a5,-40(s0)
 8013e04:	40f687b3          	sub	a5,a3,a5
 8013e08:	16f77863          	bgeu	a4,a5,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                        {
                            Ft = Ft + 1;
 8013e0c:	fd042783          	lw	a5,-48(s0)
 8013e10:	0785                	addi	a5,a5,1
 8013e12:	fcf42823          	sw	a5,-48(s0)
 8013e16:	a28d                	j	8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                    }
				}
			}
			else
			{
				Ft= Ft - pow(2,2-i);
 8013e18:	fd042783          	lw	a5,-48(s0)
 8013e1c:	d2178453          	fcvt.d.wu	fs0,a5
 8013e20:	4709                	li	a4,2
 8013e22:	fcc42783          	lw	a5,-52(s0)
 8013e26:	40f707b3          	sub	a5,a4,a5
 8013e2a:	d2078753          	fcvt.d.w	fa4,a5
 8013e2e:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 8013e32:	22e705d3          	fmv.d	fa1,fa4
 8013e36:	22f78553          	fmv.d	fa0,fa5
 8013e3a:	1fa010ef          	jal	ra,8015034 <pow>
 8013e3e:	22a507d3          	fmv.d	fa5,fa0
 8013e42:	0af477d3          	fsub.d	fa5,fs0,fa5
 8013e46:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013e4a:	fcf42823          	sw	a5,-48(s0)
 8013e4e:	a22d                	j	8013f78 <config_thmts_rf_clkpll_mfc+0x858>
			}
		}
		else
		{
			if (i==3 )
 8013e50:	fcc42703          	lw	a4,-52(s0)
 8013e54:	478d                	li	a5,3
 8013e56:	0ef71663          	bne	a4,a5,8013f42 <config_thmts_rf_clkpll_mfc+0x822>
			{
				if (Ft != 15)
 8013e5a:	fd042703          	lw	a4,-48(s0)
 8013e5e:	47bd                	li	a5,15
 8013e60:	10f70c63          	beq	a4,a5,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
				{
					 Ft= Ft+1;
 8013e64:	fd042783          	lw	a5,-48(s0)
 8013e68:	0785                	addi	a5,a5,1
 8013e6a:	fcf42823          	sw	a5,-48(s0)
					////
				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013e6e:	fd442783          	lw	a5,-44(s0)
 8013e72:	01279713          	slli	a4,a5,0x12
 8013e76:	fd042783          	lw	a5,-48(s0)
 8013e7a:	07ba                	slli	a5,a5,0xe
 8013e7c:	8f5d                	or	a4,a4,a5
 8013e7e:	fc042783          	lw	a5,-64(s0)
 8013e82:	8fd9                	or	a5,a5,a4
 8013e84:	85be                	mv	a1,a5
 8013e86:	02f00513          	li	a0,47
 8013e8a:	c71fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013e8e:	000705b7          	lui	a1,0x70
 8013e92:	02e00513          	li	a0,46
 8013e96:	c65fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013e9a:	4529                	li	a0,10
 8013e9c:	54a000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013ea0:	000505b7          	lui	a1,0x50
 8013ea4:	02e00513          	li	a0,46
 8013ea8:	c53fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013eac:	4529                	li	a0,10
 8013eae:	538000ef          	jal	ra,80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013eb2:	000705b7          	lui	a1,0x70
 8013eb6:	02e00513          	li	a0,46
 8013eba:	c41fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013ebe:	03200513          	li	a0,50
 8013ec2:	524000ef          	jal	ra,80143e6 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013ec6:	000745b7          	lui	a1,0x74
 8013eca:	02e00513          	li	a0,46
 8013ece:	c2dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ed2:	4529                	li	a0,10
 8013ed4:	2b09                	jal	80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013ed6:	000545b7          	lui	a1,0x54
 8013eda:	02e00513          	li	a0,46
 8013ede:	c1dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ee2:	4529                	li	a0,10
 8013ee4:	2309                	jal	80143e6 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013ee6:	000745b7          	lui	a1,0x74
 8013eea:	02e00513          	li	a0,46
 8013eee:	c0dfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ef2:	4529                	li	a0,10
 8013ef4:	29cd                	jal	80143e6 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013ef6:	0c800513          	li	a0,200
 8013efa:	21f5                	jal	80143e6 <thmts_sleep_us>
				VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013efc:	03200513          	li	a0,50
 8013f00:	c7bfe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013f04:	872a                	mv	a4,a0
 8013f06:	6791                	lui	a5,0x4
 8013f08:	17fd                	addi	a5,a5,-1
 8013f0a:	8ff9                	and	a5,a5,a4
 8013f0c:	fcf42c23          	sw	a5,-40(s0)
				           if (VCO_CntFT > FT_REF)
 8013f10:	fd842703          	lw	a4,-40(s0)
 8013f14:	fb842783          	lw	a5,-72(s0)
 8013f18:	06e7f063          	bgeu	a5,a4,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                    {
                        if ((FT_REF - VCO_Cnt_last) < (VCO_CntFT - FT_REF))
 8013f1c:	fb842703          	lw	a4,-72(s0)
 8013f20:	fa842783          	lw	a5,-88(s0)
 8013f24:	8f1d                	sub	a4,a4,a5
 8013f26:	fd842683          	lw	a3,-40(s0)
 8013f2a:	fb842783          	lw	a5,-72(s0)
 8013f2e:	40f687b3          	sub	a5,a3,a5
 8013f32:	04f77363          	bgeu	a4,a5,8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                        {
                            Ft = Ft - 1;
 8013f36:	fd042783          	lw	a5,-48(s0)
 8013f3a:	17fd                	addi	a5,a5,-1
 8013f3c:	fcf42823          	sw	a5,-48(s0)
 8013f40:	a825                	j	8013f78 <config_thmts_rf_clkpll_mfc+0x858>
                    }
				}
			}
			else
			{
				 Ft= Ft + pow(2,2-i);
 8013f42:	fd042783          	lw	a5,-48(s0)
 8013f46:	d2178453          	fcvt.d.wu	fs0,a5
 8013f4a:	4709                	li	a4,2
 8013f4c:	fcc42783          	lw	a5,-52(s0)
 8013f50:	40f707b3          	sub	a5,a4,a5
 8013f54:	d2078753          	fcvt.d.w	fa4,a5
 8013f58:	7c01b787          	fld	fa5,1984(gp) # 81187b0 <__global_pointer$+0x7c0>
 8013f5c:	22e705d3          	fmv.d	fa1,fa4
 8013f60:	22f78553          	fmv.d	fa0,fa5
 8013f64:	0d0010ef          	jal	ra,8015034 <pow>
 8013f68:	22a507d3          	fmv.d	fa5,fa0
 8013f6c:	02f477d3          	fadd.d	fa5,fs0,fa5
 8013f70:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013f74:	fcf42823          	sw	a5,-48(s0)
			}
		}
			write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013f78:	fd442783          	lw	a5,-44(s0)
 8013f7c:	01279713          	slli	a4,a5,0x12
 8013f80:	fd042783          	lw	a5,-48(s0)
 8013f84:	07ba                	slli	a5,a5,0xe
 8013f86:	8f5d                	or	a4,a4,a5
 8013f88:	fc042783          	lw	a5,-64(s0)
 8013f8c:	8fd9                	or	a5,a5,a4
 8013f8e:	85be                	mv	a1,a5
 8013f90:	02f00513          	li	a0,47
 8013f94:	b67fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X070000);
 8013f98:	000705b7          	lui	a1,0x70
 8013f9c:	02e00513          	li	a0,46
 8013fa0:	b5bfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X050000);
 8013fa4:	000505b7          	lui	a1,0x50
 8013fa8:	02e00513          	li	a0,46
 8013fac:	b4ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X070000);
 8013fb0:	000705b7          	lui	a1,0x70
 8013fb4:	02e00513          	li	a0,46
 8013fb8:	b43fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			write_thmts_rf_reg(46,0X074000);
 8013fbc:	000745b7          	lui	a1,0x74
 8013fc0:	02e00513          	li	a0,46
 8013fc4:	b37fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X054000);
 8013fc8:	000545b7          	lui	a1,0x54
 8013fcc:	02e00513          	li	a0,46
 8013fd0:	b2bfe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X074000);
 8013fd4:	000745b7          	lui	a1,0x74
 8013fd8:	02e00513          	li	a0,46
 8013fdc:	b1ffe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

			thmts_sleep_us(200);
 8013fe0:	0c800513          	li	a0,200
 8013fe4:	2109                	jal	80143e6 <thmts_sleep_us>
      VCO_R32FT  = (read_thmts_rf_reg(49)&0X003C00) >> 10;
 8013fe6:	03100513          	li	a0,49
 8013fea:	b91fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8013fee:	87aa                	mv	a5,a0
 8013ff0:	83a9                	srli	a5,a5,0xa
 8013ff2:	8bbd                	andi	a5,a5,15
 8013ff4:	faf42223          	sw	a5,-92(s0)
			////uart_save(0xA2,tmep_n++,VCO_R32FT);
			thmts_sleep_us(200);
 8013ff8:	0c800513          	li	a0,200
 8013ffc:	26ed                	jal	80143e6 <thmts_sleep_us>
			VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013ffe:	03200513          	li	a0,50
 8014002:	b79fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8014006:	872a                	mv	a4,a0
 8014008:	6791                	lui	a5,0x4
 801400a:	17fd                	addi	a5,a5,-1
 801400c:	8ff9                	and	a5,a5,a4
 801400e:	fcf42c23          	sw	a5,-40(s0)
	for (i=0; i<4;i++)
 8014012:	fcc42783          	lw	a5,-52(s0)
 8014016:	0785                	addi	a5,a5,1
 8014018:	fcf42623          	sw	a5,-52(s0)
 801401c:	fcc42703          	lw	a4,-52(s0)
 8014020:	478d                	li	a5,3
 8014022:	cce7dce3          	bge	a5,a4,8013cfa <config_thmts_rf_clkpll_mfc+0x5da>
		//	//uart_save(0xA3,tmep_n++,VCO_CntFT);
	 }
  }
	write_thmts_rf_reg(48,0X6E0588);			//
 8014026:	006e07b7          	lui	a5,0x6e0
 801402a:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 801402e:	03000513          	li	a0,48
 8014032:	ac9fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>

	thmts_sleep_us(2000);
 8014036:	7d000513          	li	a0,2000
 801403a:	2675                	jal	80143e6 <thmts_sleep_us>

	write_thmts_rf_reg(55,0X80001F);//
 801403c:	008007b7          	lui	a5,0x800
 8014040:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8014044:	03700513          	li	a0,55
 8014048:	ab3fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>
	thmts_sleep_us(2000);
 801404c:	7d000513          	li	a0,2000
 8014050:	2e59                	jal	80143e6 <thmts_sleep_us>

	uint32_t REG54;
	REG54 = read_thmts_rf_reg(54);
 8014052:	03600513          	li	a0,54
 8014056:	b25fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 801405a:	faa42623          	sw	a0,-84(s0)
	write_thmts_rf_reg(54,(REG54 & 0xFFF7FF ));// bit1103G
 801405e:	fac42703          	lw	a4,-84(s0)
 8014062:	00fff7b7          	lui	a5,0xfff
 8014066:	7ff78793          	addi	a5,a5,2047 # fff7ff <__HEAP_SIZE+0xffefff>
 801406a:	8ff9                	and	a5,a5,a4
 801406c:	85be                	mv	a1,a5
 801406e:	03600513          	li	a0,54
 8014072:	a89fe0ef          	jal	ra,8012afa <write_thmts_rf_reg>


	SystemCoreClock = get_cpu_freq();
 8014076:	8d2f30ef          	jal	ra,8007148 <get_cpu_freq>
 801407a:	872a                	mv	a4,a0
 801407c:	80e1a623          	sw	a4,-2036(gp) # 81177fc <SystemCoreClock>
	DebugUart_Config();
 8014080:	aecfc0ef          	jal	ra,801036c <DebugUart_Config>

	printf("SystemCoreClock after clk pll is %d Hz \r\n", SystemCoreClock);
 8014084:	80c1a783          	lw	a5,-2036(gp) # 81177fc <SystemCoreClock>
 8014088:	85be                	mv	a1,a5
 801408a:	75818513          	addi	a0,gp,1880 # 8118748 <__global_pointer$+0x758>
 801408e:	3e6020ef          	jal	ra,8016474 <iprintf>


	printf("clk pll CT = %d , FT =%d \r\n" , Ct , Ft);
 8014092:	fd042603          	lw	a2,-48(s0)
 8014096:	fd442583          	lw	a1,-44(s0)
 801409a:	78418513          	addi	a0,gp,1924 # 8118774 <__global_pointer$+0x784>
 801409e:	3d6020ef          	jal	ra,8016474 <iprintf>
	printf("config clk pll mfc regs OK\r\n");
 80140a2:	7a018513          	addi	a0,gp,1952 # 8118790 <__global_pointer$+0x7a0>
 80140a6:	4e2020ef          	jal	ra,8016588 <puts>





}
 80140aa:	0001                	nop
 80140ac:	50b6                	lw	ra,108(sp)
 80140ae:	5426                	lw	s0,104(sp)
 80140b0:	2466                	fld	fs0,88(sp)
 80140b2:	6165                	addi	sp,sp,112
 80140b4:	8082                	ret

080140b6 <config_thmts_rf_dac>:
//config dac0bit12
// DAC3G3G124.8M
// 0bit1238.4M124.8M
// 1  0
uint32_t config_thmts_rf_dac()
{
 80140b6:	1101                	addi	sp,sp,-32
 80140b8:	ce06                	sw	ra,28(sp)
 80140ba:	cc22                	sw	s0,24(sp)
 80140bc:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_dac) / sizeof(THMTS_RfRegConfig_t);
 80140be:	47cd                	li	a5,19
 80140c0:	fef42423          	sw	a5,-24(s0)
	config_thmts_rf_regs(regconfig_dac, num);
 80140c4:	fe842583          	lw	a1,-24(s0)
 80140c8:	081137b7          	lui	a5,0x8113
 80140cc:	d9c78513          	addi	a0,a5,-612 # 8112d9c <regconfig_dac>
 80140d0:	b87fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>

    for (uint16_t j=0; j<20000; j++);
 80140d4:	fe041723          	sh	zero,-18(s0)
 80140d8:	a031                	j	80140e4 <config_thmts_rf_dac+0x2e>
 80140da:	fee45783          	lhu	a5,-18(s0)
 80140de:	0785                	addi	a5,a5,1
 80140e0:	fef41723          	sh	a5,-18(s0)
 80140e4:	fee45703          	lhu	a4,-18(s0)
 80140e8:	6795                	lui	a5,0x5
 80140ea:	e1f78793          	addi	a5,a5,-481 # 4e1f <__HEAP_SIZE+0x461f>
 80140ee:	fee7f6e3          	bgeu	a5,a4,80140da <config_thmts_rf_dac+0x24>
    uint32_t read_reg = read_thmts_rf_reg(0x00);
 80140f2:	4501                	li	a0,0
 80140f4:	a87fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 80140f8:	fea42223          	sw	a0,-28(s0)
    uint32_t dac_div_lock_flag = (read_reg>>12)&(0x00000001);
 80140fc:	fe442783          	lw	a5,-28(s0)
 8014100:	83b1                	srli	a5,a5,0xc
 8014102:	8b85                	andi	a5,a5,1
 8014104:	fef42023          	sw	a5,-32(s0)
	return dac_div_lock_flag;
 8014108:	fe042783          	lw	a5,-32(s0)
}
 801410c:	853e                	mv	a0,a5
 801410e:	40f2                	lw	ra,28(sp)
 8014110:	4462                	lw	s0,24(sp)
 8014112:	6105                	addi	sp,sp,32
 8014114:	8082                	ret

08014116 <config_thmts_rf_da2lpf>:

void config_thmts_rf_da2lpf()
{
 8014116:	1101                	addi	sp,sp,-32
 8014118:	ce06                	sw	ra,28(sp)
 801411a:	cc22                	sw	s0,24(sp)
 801411c:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_da2lpf) / sizeof(THMTS_RfRegConfig_t);
 801411e:	4785                	li	a5,1
 8014120:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_da2lpf, num);
 8014124:	fec42583          	lw	a1,-20(s0)
 8014128:	081177b7          	lui	a5,0x8117
 801412c:	76c78513          	addi	a0,a5,1900 # 811776c <regconfig_da2lpf>
 8014130:	b27fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014134:	0001                	nop
}
 8014136:	40f2                	lw	ra,28(sp)
 8014138:	4462                	lw	s0,24(sp)
 801413a:	6105                	addi	sp,sp,32
 801413c:	8082                	ret

0801413e <config_thmts_rf_tx>:
	config_thmts_rf_regs(regconfig_da2pad, num);
	return;
}

void config_thmts_rf_tx()
{
 801413e:	1101                	addi	sp,sp,-32
 8014140:	ce06                	sw	ra,28(sp)
 8014142:	cc22                	sw	s0,24(sp)
 8014144:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_tx) / sizeof(THMTS_RfRegConfig_t);
 8014146:	4789                	li	a5,2
 8014148:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_tx, num);
 801414c:	fec42583          	lw	a1,-20(s0)
 8014150:	081147b7          	lui	a5,0x8114
 8014154:	90c78513          	addi	a0,a5,-1780 # 811390c <regconfig_tx>
 8014158:	afffe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 801415c:	0001                	nop
}
 801415e:	40f2                	lw	ra,28(sp)
 8014160:	4462                	lw	s0,24(sp)
 8014162:	6105                	addi	sp,sp,32
 8014164:	8082                	ret

08014166 <config_thmts_rf_adc0>:
	config_thmts_rf_regs(regconfig_tx_pd, 1);
}


void config_thmts_rf_adc0()
{
 8014166:	1101                	addi	sp,sp,-32
 8014168:	ce06                	sw	ra,28(sp)
 801416a:	cc22                	sw	s0,24(sp)
 801416c:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc0) / sizeof(THMTS_RfRegConfig_t);
 801416e:	02900793          	li	a5,41
 8014172:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc0, num);
 8014176:	fec42583          	lw	a1,-20(s0)
 801417a:	081137b7          	lui	a5,0x8113
 801417e:	ecc78513          	addi	a0,a5,-308 # 8112ecc <regconfig_adc0>
 8014182:	ad5fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014186:	0001                	nop
}
 8014188:	40f2                	lw	ra,28(sp)
 801418a:	4462                	lw	s0,24(sp)
 801418c:	6105                	addi	sp,sp,32
 801418e:	8082                	ret

08014190 <config_thmts_rf_adc1>:


void config_thmts_rf_adc1()
{
 8014190:	1101                	addi	sp,sp,-32
 8014192:	ce06                	sw	ra,28(sp)
 8014194:	cc22                	sw	s0,24(sp)
 8014196:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc1) / sizeof(THMTS_RfRegConfig_t);
 8014198:	02900793          	li	a5,41
 801419c:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc1, num);
 80141a0:	fec42583          	lw	a1,-20(s0)
 80141a4:	081137b7          	lui	a5,0x8113
 80141a8:	15c78513          	addi	a0,a5,348 # 811315c <regconfig_adc1>
 80141ac:	aabfe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 80141b0:	0001                	nop
}
 80141b2:	40f2                	lw	ra,28(sp)
 80141b4:	4462                	lw	s0,24(sp)
 80141b6:	6105                	addi	sp,sp,32
 80141b8:	8082                	ret

080141ba <config_thmts_rf_adc2>:


void config_thmts_rf_adc2()
{
 80141ba:	1101                	addi	sp,sp,-32
 80141bc:	ce06                	sw	ra,28(sp)
 80141be:	cc22                	sw	s0,24(sp)
 80141c0:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc2) / sizeof(THMTS_RfRegConfig_t);
 80141c2:	02900793          	li	a5,41
 80141c6:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc2, num);
 80141ca:	fec42583          	lw	a1,-20(s0)
 80141ce:	081137b7          	lui	a5,0x8113
 80141d2:	3ec78513          	addi	a0,a5,1004 # 81133ec <regconfig_adc2>
 80141d6:	a81fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 80141da:	0001                	nop
}
 80141dc:	40f2                	lw	ra,28(sp)
 80141de:	4462                	lw	s0,24(sp)
 80141e0:	6105                	addi	sp,sp,32
 80141e2:	8082                	ret

080141e4 <config_thmts_rf_adc3>:

void config_thmts_rf_adc3()
{
 80141e4:	1101                	addi	sp,sp,-32
 80141e6:	ce06                	sw	ra,28(sp)
 80141e8:	cc22                	sw	s0,24(sp)
 80141ea:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc3) / sizeof(THMTS_RfRegConfig_t);
 80141ec:	02900793          	li	a5,41
 80141f0:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc3, num);
 80141f4:	fec42583          	lw	a1,-20(s0)
 80141f8:	081137b7          	lui	a5,0x8113
 80141fc:	67c78513          	addi	a0,a5,1660 # 811367c <regconfig_adc3>
 8014200:	a57fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014204:	0001                	nop
}
 8014206:	40f2                	lw	ra,28(sp)
 8014208:	4462                	lw	s0,24(sp)
 801420a:	6105                	addi	sp,sp,32
 801420c:	8082                	ret

0801420e <config_thmts_rf_lpf2ad>:

void config_thmts_rf_lpf2ad()
{
 801420e:	1101                	addi	sp,sp,-32
 8014210:	ce06                	sw	ra,28(sp)
 8014212:	cc22                	sw	s0,24(sp)
 8014214:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_lpf2ad) / sizeof(THMTS_RfRegConfig_t);
 8014216:	4785                	li	a5,1
 8014218:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_lpf2ad, num);
 801421c:	fec42583          	lw	a1,-20(s0)
 8014220:	081177b7          	lui	a5,0x8117
 8014224:	77c78513          	addi	a0,a5,1916 # 811777c <regconfig_lpf2ad>
 8014228:	a2ffe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 801422c:	0001                	nop
}
 801422e:	40f2                	lw	ra,28(sp)
 8014230:	4462                	lw	s0,24(sp)
 8014232:	6105                	addi	sp,sp,32
 8014234:	8082                	ret

08014236 <config_thmts_rf_rx0>:
	config_thmts_rf_regs(regconfig_pad2ad, num);
	return;
}

void config_thmts_rf_rx0()
{
 8014236:	1101                	addi	sp,sp,-32
 8014238:	ce06                	sw	ra,28(sp)
 801423a:	cc22                	sw	s0,24(sp)
 801423c:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx0) / sizeof(THMTS_RfRegConfig_t);
 801423e:	0f700793          	li	a5,247
 8014242:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx0, num);
 8014246:	fec42583          	lw	a1,-20(s0)
 801424a:	081147b7          	lui	a5,0x8114
 801424e:	92c78513          	addi	a0,a5,-1748 # 811392c <regconfig_rx0>
 8014252:	a05fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014256:	0001                	nop
}
 8014258:	40f2                	lw	ra,28(sp)
 801425a:	4462                	lw	s0,24(sp)
 801425c:	6105                	addi	sp,sp,32
 801425e:	8082                	ret

08014260 <config_thmts_rf_rx1>:


void config_thmts_rf_rx1()
{
 8014260:	1101                	addi	sp,sp,-32
 8014262:	ce06                	sw	ra,28(sp)
 8014264:	cc22                	sw	s0,24(sp)
 8014266:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx1) / sizeof(THMTS_RfRegConfig_t);
 8014268:	0f700793          	li	a5,247
 801426c:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx1, num);
 8014270:	fec42583          	lw	a1,-20(s0)
 8014274:	081157b7          	lui	a5,0x8115
 8014278:	89c78513          	addi	a0,a5,-1892 # 811489c <regconfig_rx1>
 801427c:	9dbfe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014280:	0001                	nop
}
 8014282:	40f2                	lw	ra,28(sp)
 8014284:	4462                	lw	s0,24(sp)
 8014286:	6105                	addi	sp,sp,32
 8014288:	8082                	ret

0801428a <config_thmts_rf_rx2>:


void config_thmts_rf_rx2()
{
 801428a:	1101                	addi	sp,sp,-32
 801428c:	ce06                	sw	ra,28(sp)
 801428e:	cc22                	sw	s0,24(sp)
 8014290:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx2) / sizeof(THMTS_RfRegConfig_t);
 8014292:	0f700793          	li	a5,247
 8014296:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx2, num);
 801429a:	fec42583          	lw	a1,-20(s0)
 801429e:	081167b7          	lui	a5,0x8116
 80142a2:	80c78513          	addi	a0,a5,-2036 # 811580c <regconfig_rx2>
 80142a6:	9b1fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 80142aa:	0001                	nop
}
 80142ac:	40f2                	lw	ra,28(sp)
 80142ae:	4462                	lw	s0,24(sp)
 80142b0:	6105                	addi	sp,sp,32
 80142b2:	8082                	ret

080142b4 <config_thmts_rf_rx3>:



void config_thmts_rf_rx3()
{
 80142b4:	1101                	addi	sp,sp,-32
 80142b6:	ce06                	sw	ra,28(sp)
 80142b8:	cc22                	sw	s0,24(sp)
 80142ba:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx3) / sizeof(THMTS_RfRegConfig_t);
 80142bc:	0f700793          	li	a5,247
 80142c0:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx3, num);
 80142c4:	fec42583          	lw	a1,-20(s0)
 80142c8:	081167b7          	lui	a5,0x8116
 80142cc:	77c78513          	addi	a0,a5,1916 # 811677c <regconfig_rx3>
 80142d0:	987fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 80142d4:	0001                	nop
}
 80142d6:	40f2                	lw	ra,28(sp)
 80142d8:	4462                	lw	s0,24(sp)
 80142da:	6105                	addi	sp,sp,32
 80142dc:	8082                	ret

080142de <config_thmts_rf_dagc_enable>:

void config_thmts_rf_dagc_enable(uint8_t enable)
{
 80142de:	1101                	addi	sp,sp,-32
 80142e0:	ce06                	sw	ra,28(sp)
 80142e2:	cc22                	sw	s0,24(sp)
 80142e4:	1000                	addi	s0,sp,32
 80142e6:	87aa                	mv	a5,a0
 80142e8:	fef407a3          	sb	a5,-17(s0)
	if(enable == 1)
 80142ec:	fef44703          	lbu	a4,-17(s0)
 80142f0:	4785                	li	a5,1
 80142f2:	00f71a63          	bne	a4,a5,8014306 <config_thmts_rf_dagc_enable+0x28>
		config_thmts_rf_regs(regconfig_dagc_enable, 1);
 80142f6:	4585                	li	a1,1
 80142f8:	081177b7          	lui	a5,0x8117
 80142fc:	6ec78513          	addi	a0,a5,1772 # 81176ec <regconfig_dagc_enable>
 8014300:	957fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	else
		config_thmts_rf_regs(regconfig_dagc_disable, 1);

	return;
 8014304:	a809                	j	8014316 <config_thmts_rf_dagc_enable+0x38>
		config_thmts_rf_regs(regconfig_dagc_disable, 1);
 8014306:	4585                	li	a1,1
 8014308:	081177b7          	lui	a5,0x8117
 801430c:	6fc78513          	addi	a0,a5,1788 # 81176fc <regconfig_dagc_disable>
 8014310:	947fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014314:	0001                	nop
}
 8014316:	40f2                	lw	ra,28(sp)
 8014318:	4462                	lw	s0,24(sp)
 801431a:	6105                	addi	sp,sp,32
 801431c:	8082                	ret

0801431e <config_thmts_rf_trsw_enable>:

	return;
}

void config_thmts_rf_trsw_enable(uint8_t enable)
{
 801431e:	1101                	addi	sp,sp,-32
 8014320:	ce06                	sw	ra,28(sp)
 8014322:	cc22                	sw	s0,24(sp)
 8014324:	1000                	addi	s0,sp,32
 8014326:	87aa                	mv	a5,a0
 8014328:	fef407a3          	sb	a5,-17(s0)
	if(enable == 1)
 801432c:	fef44703          	lbu	a4,-17(s0)
 8014330:	4785                	li	a5,1
 8014332:	00f71a63          	bne	a4,a5,8014346 <config_thmts_rf_trsw_enable+0x28>
		config_thmts_rf_regs(regconfig_trsw_enable, 1);
 8014336:	4585                	li	a1,1
 8014338:	081177b7          	lui	a5,0x8117
 801433c:	70c78513          	addi	a0,a5,1804 # 811770c <regconfig_trsw_enable>
 8014340:	917fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	else
		config_thmts_rf_regs(regconfig_trsw_disable, 1);

	return;
 8014344:	a809                	j	8014356 <config_thmts_rf_trsw_enable+0x38>
		config_thmts_rf_regs(regconfig_trsw_disable, 1);
 8014346:	4585                	li	a1,1
 8014348:	081177b7          	lui	a5,0x8117
 801434c:	71c78513          	addi	a0,a5,1820 # 811771c <regconfig_trsw_disable>
 8014350:	907fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
	return;
 8014354:	0001                	nop
}
 8014356:	40f2                	lw	ra,28(sp)
 8014358:	4462                	lw	s0,24(sp)
 801435a:	6105                	addi	sp,sp,32
 801435c:	8082                	ret

0801435e <config_thmts_rf_clkmode>:
 * @param div2_en : output clk frequency divided by 2 0x00[10].
 * @param hi_freq_clk_en : if 1 output clk frequency is 249.6, if 0 output clk frequency is 38.4 0x00[11].
 */

void config_thmts_rf_clkmode( uint8_t div2_en, uint8_t hi_freq_clk_en)
{
 801435e:	7179                	addi	sp,sp,-48
 8014360:	d606                	sw	ra,44(sp)
 8014362:	d422                	sw	s0,40(sp)
 8014364:	1800                	addi	s0,sp,48
 8014366:	87aa                	mv	a5,a0
 8014368:	872e                	mv	a4,a1
 801436a:	fcf40fa3          	sb	a5,-33(s0)
 801436e:	87ba                	mv	a5,a4
 8014370:	fcf40f23          	sb	a5,-34(s0)

    if( hi_freq_clk_en )
 8014374:	fde44783          	lbu	a5,-34(s0)
 8014378:	cf89                	beqz	a5,8014392 <config_thmts_rf_clkmode+0x34>
    {
        uint32_t num = sizeof(regconfig_clk_enable) / sizeof(THMTS_RfRegConfig_t);
 801437a:	4785                	li	a5,1
 801437c:	fef42423          	sw	a5,-24(s0)
        config_thmts_rf_regs(regconfig_clk_enable, num);
 8014380:	fe842583          	lw	a1,-24(s0)
 8014384:	081177b7          	lui	a5,0x8117
 8014388:	72c78513          	addi	a0,a5,1836 # 811772c <regconfig_clk_enable>
 801438c:	8cbfe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
 8014390:	a821                	j	80143a8 <config_thmts_rf_clkmode+0x4a>
    }
    else
    {
        uint32_t num = sizeof(regconfig_clk_disable) / sizeof(THMTS_RfRegConfig_t);
 8014392:	4785                	li	a5,1
 8014394:	fef42623          	sw	a5,-20(s0)
        config_thmts_rf_regs(regconfig_clk_disable, num);
 8014398:	fec42583          	lw	a1,-20(s0)
 801439c:	081177b7          	lui	a5,0x8117
 80143a0:	73c78513          	addi	a0,a5,1852 # 811773c <regconfig_clk_disable>
 80143a4:	8b3fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
    }

    if( div2_en )
 80143a8:	fdf44783          	lbu	a5,-33(s0)
 80143ac:	cf89                	beqz	a5,80143c6 <config_thmts_rf_clkmode+0x68>
    {
        uint32_t num = sizeof(regconfig_clk_div_enable) / sizeof(THMTS_RfRegConfig_t);
 80143ae:	4785                	li	a5,1
 80143b0:	fef42023          	sw	a5,-32(s0)
        config_thmts_rf_regs(regconfig_clk_div_enable, num);
 80143b4:	fe042583          	lw	a1,-32(s0)
 80143b8:	081177b7          	lui	a5,0x8117
 80143bc:	74c78513          	addi	a0,a5,1868 # 811774c <regconfig_clk_div_enable>
 80143c0:	897fe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
    {
        uint32_t num = sizeof(regconfig_clk_div_disable) / sizeof(THMTS_RfRegConfig_t);
        config_thmts_rf_regs(regconfig_clk_div_disable, num);
    }

    return;
 80143c4:	a829                	j	80143de <config_thmts_rf_clkmode+0x80>
        uint32_t num = sizeof(regconfig_clk_div_disable) / sizeof(THMTS_RfRegConfig_t);
 80143c6:	4785                	li	a5,1
 80143c8:	fef42223          	sw	a5,-28(s0)
        config_thmts_rf_regs(regconfig_clk_div_disable, num);
 80143cc:	fe442583          	lw	a1,-28(s0)
 80143d0:	081177b7          	lui	a5,0x8117
 80143d4:	75c78513          	addi	a0,a5,1884 # 811775c <regconfig_clk_div_disable>
 80143d8:	87ffe0ef          	jal	ra,8012c56 <config_thmts_rf_regs>
    return;
 80143dc:	0001                	nop
}
 80143de:	50b2                	lw	ra,44(sp)
 80143e0:	5422                	lw	s0,40(sp)
 80143e2:	6145                	addi	sp,sp,48
 80143e4:	8082                	ret

080143e6 <thmts_sleep_us>:


void thmts_sleep_us(uint32_t us)
{
 80143e6:	7179                	addi	sp,sp,-48
 80143e8:	d622                	sw	s0,44(sp)
 80143ea:	1800                	addi	s0,sp,48
 80143ec:	fca42e23          	sw	a0,-36(s0)
	for( uint32_t i = 0; i < 38 * us; i++ );
 80143f0:	fe042623          	sw	zero,-20(s0)
 80143f4:	a031                	j	8014400 <thmts_sleep_us+0x1a>
 80143f6:	fec42783          	lw	a5,-20(s0)
 80143fa:	0785                	addi	a5,a5,1
 80143fc:	fef42623          	sw	a5,-20(s0)
 8014400:	fdc42703          	lw	a4,-36(s0)
 8014404:	02600793          	li	a5,38
 8014408:	02f707b3          	mul	a5,a4,a5
 801440c:	fec42703          	lw	a4,-20(s0)
 8014410:	fef763e3          	bltu	a4,a5,80143f6 <thmts_sleep_us+0x10>
}
 8014414:	0001                	nop
 8014416:	0001                	nop
 8014418:	5432                	lw	s0,44(sp)
 801441a:	6145                	addi	sp,sp,48
 801441c:	8082                	ret

0801441e <config_thmts_rf_pll_mfc>:



void config_thmts_rf_pll_mfc()
{
 801441e:	1101                	addi	sp,sp,-32
 8014420:	ce06                	sw	ra,28(sp)
 8014422:	cc22                	sw	s0,24(sp)
 8014424:	1000                	addi	s0,sp,32
	//
	config_thmts_pll_init_mfc();
 8014426:	8cffe0ef          	jal	ra,8012cf4 <config_thmts_pll_init_mfc>


	uint32_t lo_lock_flag = 0;
 801442a:	fe042623          	sw	zero,-20(s0)
	// LO
	while(lo_lock_flag == 0)
 801442e:	a00d                	j	8014450 <config_thmts_rf_pll_mfc+0x32>
	{
		config_thmts_rf_lopll_mfc(208);
 8014430:	0d000513          	li	a0,208
 8014434:	c17fe0ef          	jal	ra,801304a <config_thmts_rf_lopll_mfc>
		thmts_sleep_us(2000);
 8014438:	7d000513          	li	a0,2000
 801443c:	fabff0ef          	jal	ra,80143e6 <thmts_sleep_us>
		lo_lock_flag = read_thmts_rf_reg(0x20) & 0x00000001;
 8014440:	02000513          	li	a0,32
 8014444:	f36fe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8014448:	87aa                	mv	a5,a0
 801444a:	8b85                	andi	a5,a5,1
 801444c:	fef42623          	sw	a5,-20(s0)
	while(lo_lock_flag == 0)
 8014450:	fec42783          	lw	a5,-20(s0)
 8014454:	dff1                	beqz	a5,8014430 <config_thmts_rf_pll_mfc+0x12>
	}


	uint32_t clk_lock_flag = 0;
 8014456:	fe042423          	sw	zero,-24(s0)
	// PLL
	while(clk_lock_flag == 0)
 801445a:	a00d                	j	801447c <config_thmts_rf_pll_mfc+0x5e>
	{
		config_thmts_rf_clkpll_mfc(156);
 801445c:	09c00513          	li	a0,156
 8014460:	ac0ff0ef          	jal	ra,8013720 <config_thmts_rf_clkpll_mfc>
		thmts_sleep_us(2000);
 8014464:	7d000513          	li	a0,2000
 8014468:	f7fff0ef          	jal	ra,80143e6 <thmts_sleep_us>
		clk_lock_flag = read_thmts_rf_reg(0x31) & 0x00000001;
 801446c:	03100513          	li	a0,49
 8014470:	f0afe0ef          	jal	ra,8012b7a <read_thmts_rf_reg>
 8014474:	87aa                	mv	a5,a0
 8014476:	8b85                	andi	a5,a5,1
 8014478:	fef42423          	sw	a5,-24(s0)
	while(clk_lock_flag == 0)
 801447c:	fe842783          	lw	a5,-24(s0)
 8014480:	dff1                	beqz	a5,801445c <config_thmts_rf_pll_mfc+0x3e>
	}



    // config tx channel
    uint32_t dac_div_clk_valid = 0;
 8014482:	fe042223          	sw	zero,-28(s0)

	  dac_div_clk_valid = config_thmts_rf_dac();
 8014486:	c31ff0ef          	jal	ra,80140b6 <config_thmts_rf_dac>
 801448a:	fea42223          	sw	a0,-28(s0)

//	  //124.8MHz
//    // Switch riscv clock freq to 124.8MHz
//    config_thmts_rf_clkmode(0, 1);
}
 801448e:	0001                	nop
 8014490:	40f2                	lw	ra,28(sp)
 8014492:	4462                	lw	s0,24(sp)
 8014494:	6105                	addi	sp,sp,32
 8014496:	8082                	ret

08014498 <config_thmts_rf_allinone>:




void config_thmts_rf_allinone(uint32_t rx_num)
{
 8014498:	1101                	addi	sp,sp,-32
 801449a:	ce06                	sw	ra,28(sp)
 801449c:	cc22                	sw	s0,24(sp)
 801449e:	1000                	addi	s0,sp,32
 80144a0:	fea42623          	sw	a0,-20(s0)
	uint32_t i;



    config_thmts_rf_tx();
 80144a4:	c9bff0ef          	jal	ra,801413e <config_thmts_rf_tx>
    config_thmts_rf_da2lpf();
 80144a8:	c6fff0ef          	jal	ra,8014116 <config_thmts_rf_da2lpf>

    // config rx channel
    config_thmts_rf_rx0();
 80144ac:	d8bff0ef          	jal	ra,8014236 <config_thmts_rf_rx0>
    config_thmts_rf_adc0();
 80144b0:	cb7ff0ef          	jal	ra,8014166 <config_thmts_rf_adc0>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 80144b4:	d5bff0ef          	jal	ra,801420e <config_thmts_rf_lpf2ad>

#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif

    if (rx_num >= 2)
 80144b8:	fec42703          	lw	a4,-20(s0)
 80144bc:	4785                	li	a5,1
 80144be:	00e7f863          	bgeu	a5,a4,80144ce <config_thmts_rf_allinone+0x36>
    {
    	config_thmts_rf_rx1();
 80144c2:	d9fff0ef          	jal	ra,8014260 <config_thmts_rf_rx1>
    	config_thmts_rf_adc1();
 80144c6:	ccbff0ef          	jal	ra,8014190 <config_thmts_rf_adc1>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 80144ca:	d45ff0ef          	jal	ra,801420e <config_thmts_rf_lpf2ad>
#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif
    }

    if (rx_num >=3)
 80144ce:	fec42703          	lw	a4,-20(s0)
 80144d2:	4789                	li	a5,2
 80144d4:	00e7f863          	bgeu	a5,a4,80144e4 <config_thmts_rf_allinone+0x4c>
    {
    	config_thmts_rf_rx2();
 80144d8:	db3ff0ef          	jal	ra,801428a <config_thmts_rf_rx2>
    	config_thmts_rf_adc2();
 80144dc:	cdfff0ef          	jal	ra,80141ba <config_thmts_rf_adc2>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 80144e0:	d2fff0ef          	jal	ra,801420e <config_thmts_rf_lpf2ad>
#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif
    }

    if (rx_num == 4)
 80144e4:	fec42703          	lw	a4,-20(s0)
 80144e8:	4791                	li	a5,4
 80144ea:	00f71863          	bne	a4,a5,80144fa <config_thmts_rf_allinone+0x62>
    {
    	config_thmts_rf_rx3();
 80144ee:	dc7ff0ef          	jal	ra,80142b4 <config_thmts_rf_rx3>
    	config_thmts_rf_adc3();
 80144f2:	cf3ff0ef          	jal	ra,80141e4 <config_thmts_rf_adc3>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 80144f6:	d19ff0ef          	jal	ra,801420e <config_thmts_rf_lpf2ad>
#endif
    }


    // enable tx and rx sw
    config_thmts_rf_trsw_enable(1);
 80144fa:	4505                	li	a0,1
 80144fc:	e23ff0ef          	jal	ra,801431e <config_thmts_rf_trsw_enable>

    // enable dagc
    config_thmts_rf_dagc_enable(1);
 8014500:	4505                	li	a0,1
 8014502:	dddff0ef          	jal	ra,80142de <config_thmts_rf_dagc_enable>


//    // Switch riscv clock freq to 124.8MHz
//    config_thmts_rf_clkmode(0, 1);

    return;
 8014506:	0001                	nop
}
 8014508:	40f2                	lw	ra,28(sp)
 801450a:	4462                	lw	s0,24(sp)
 801450c:	6105                	addi	sp,sp,32
 801450e:	8082                	ret

08014510 <crc_crc32>:
    0x54de5729, 0x23d967bf, 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
    0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d
};

uint32_t crc_crc32(uint32_t crc, const uint8_t *buf, uint32_t size)
{
 8014510:	7179                	addi	sp,sp,-48
 8014512:	d622                	sw	s0,44(sp)
 8014514:	1800                	addi	s0,sp,48
 8014516:	fca42e23          	sw	a0,-36(s0)
 801451a:	fcb42c23          	sw	a1,-40(s0)
 801451e:	fcc42a23          	sw	a2,-44(s0)
    for (uint32_t i=0; i<size; i++) {
 8014522:	fe042623          	sw	zero,-20(s0)
 8014526:	a081                	j	8014566 <crc_crc32+0x56>
        crc = crc32_tab[(crc ^ buf[i]) & 0xff] ^ (crc >> 8);
 8014528:	fd842703          	lw	a4,-40(s0)
 801452c:	fec42783          	lw	a5,-20(s0)
 8014530:	97ba                	add	a5,a5,a4
 8014532:	0007c783          	lbu	a5,0(a5)
 8014536:	873e                	mv	a4,a5
 8014538:	fdc42783          	lw	a5,-36(s0)
 801453c:	8fb9                	xor	a5,a5,a4
 801453e:	0ff7f793          	zext.b	a5,a5
 8014542:	08118737          	lui	a4,0x8118
 8014546:	7b870713          	addi	a4,a4,1976 # 81187b8 <crc32_tab>
 801454a:	078a                	slli	a5,a5,0x2
 801454c:	97ba                	add	a5,a5,a4
 801454e:	4398                	lw	a4,0(a5)
 8014550:	fdc42783          	lw	a5,-36(s0)
 8014554:	83a1                	srli	a5,a5,0x8
 8014556:	8fb9                	xor	a5,a5,a4
 8014558:	fcf42e23          	sw	a5,-36(s0)
    for (uint32_t i=0; i<size; i++) {
 801455c:	fec42783          	lw	a5,-20(s0)
 8014560:	0785                	addi	a5,a5,1
 8014562:	fef42623          	sw	a5,-20(s0)
 8014566:	fec42703          	lw	a4,-20(s0)
 801456a:	fd442783          	lw	a5,-44(s0)
 801456e:	faf76de3          	bltu	a4,a5,8014528 <crc_crc32+0x18>
    }

    return crc;
 8014572:	fdc42783          	lw	a5,-36(s0)
}
 8014576:	853e                	mv	a0,a5
 8014578:	5432                	lw	s0,44(sp)
 801457a:	6145                	addi	sp,sp,48
 801457c:	8082                	ret

0801457e <SPI_ReadWriteByte16>:

/**
 * SPI
 */
uint16_t SPI_ReadWriteByte16(uint16_t cmd)
{
 801457e:	1101                	addi	sp,sp,-32
 8014580:	ce06                	sw	ra,28(sp)
 8014582:	cc22                	sw	s0,24(sp)
 8014584:	1000                	addi	s0,sp,32
 8014586:	87aa                	mv	a5,a0
 8014588:	fef41723          	sh	a5,-18(s0)

    while(SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_TX_FULL)){}
 801458c:	0001                	nop
 801458e:	45c1                	li	a1,16
 8014590:	18004537          	lui	a0,0x18004
 8014594:	fabf10ef          	jal	ra,800653e <QSPI_GetFlag>
 8014598:	872a                	mv	a4,a0
 801459a:	4785                	li	a5,1
 801459c:	fef709e3          	beq	a4,a5,801458e <SPI_ReadWriteByte16+0x10>
    QSPI2->TXDATA = cmd;
 80145a0:	180047b7          	lui	a5,0x18004
 80145a4:	fee45703          	lhu	a4,-18(s0)
 80145a8:	c7b8                	sw	a4,72(a5)
    while (SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_BUSY)){}
 80145aa:	0001                	nop
 80145ac:	4585                	li	a1,1
 80145ae:	18004537          	lui	a0,0x18004
 80145b2:	f8df10ef          	jal	ra,800653e <QSPI_GetFlag>
 80145b6:	872a                	mv	a4,a0
 80145b8:	4785                	li	a5,1
 80145ba:	fef709e3          	beq	a4,a5,80145ac <SPI_ReadWriteByte16+0x2e>
    while(SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_RX_EMPTY)){}
 80145be:	0001                	nop
 80145c0:	02000593          	li	a1,32
 80145c4:	18004537          	lui	a0,0x18004
 80145c8:	f77f10ef          	jal	ra,800653e <QSPI_GetFlag>
 80145cc:	872a                	mv	a4,a0
 80145ce:	4785                	li	a5,1
 80145d0:	fef708e3          	beq	a4,a5,80145c0 <SPI_ReadWriteByte16+0x42>
    return (uint16_t)(QSPI2->RXDATA);
 80145d4:	180047b7          	lui	a5,0x18004
 80145d8:	47fc                	lw	a5,76(a5)
 80145da:	0807c7b3          	zext.h	a5,a5
}
 80145de:	853e                	mv	a0,a5
 80145e0:	40f2                	lw	ra,28(sp)
 80145e2:	4462                	lw	s0,24(sp)
 80145e4:	6105                	addi	sp,sp,32
 80145e6:	8082                	ret

080145e8 <IMU_SPI_ReadReg>:

/**
 * SPI
 */
uint16_t IMU_SPI_ReadReg(uint16_t addr)
{
 80145e8:	1101                	addi	sp,sp,-32
 80145ea:	ce06                	sw	ra,28(sp)
 80145ec:	cc22                	sw	s0,24(sp)
 80145ee:	1000                	addi	s0,sp,32
 80145f0:	87aa                	mv	a5,a0
 80145f2:	fef41723          	sh	a5,-18(s0)
    SPI_ReadWriteByte16(addr);
 80145f6:	fee45783          	lhu	a5,-18(s0)
 80145fa:	853e                	mv	a0,a5
 80145fc:	f83ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(DUMMY);
 8014600:	0ff00513          	li	a0,255
 8014604:	f7bff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
    return SPI_ReadWriteByte16(DUMMY);
 8014608:	0ff00513          	li	a0,255
 801460c:	f73ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
 8014610:	87aa                	mv	a5,a0
}
 8014612:	853e                	mv	a0,a5
 8014614:	40f2                	lw	ra,28(sp)
 8014616:	4462                	lw	s0,24(sp)
 8014618:	6105                	addi	sp,sp,32
 801461a:	8082                	ret

0801461c <IMU_Init>:
    rxdata = QSPI_ReceiveData(QSPI2);
    return (uint16_t)(rxdata);
}

void IMU_Init(void)
{
 801461c:	1141                	addi	sp,sp,-16
 801461e:	c606                	sw	ra,12(sp)
 8014620:	c422                	sw	s0,8(sp)
 8014622:	0800                	addi	s0,sp,16
    // CSIMU
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource5, 0);
 8014624:	4601                	li	a2,0
 8014626:	02000593          	li	a1,32
 801462a:	18008537          	lui	a0,0x18008
 801462e:	bf0f10ef          	jal	ra,8005a1e <LGPIO_WriteBit>

    // 
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 1);
 8014632:	4605                	li	a2,1
 8014634:	08000593          	li	a1,128
 8014638:	18008537          	lui	a0,0x18008
 801463c:	be2f10ef          	jal	ra,8005a1e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100));
 8014640:	4529                	li	a0,10
 8014642:	4581                	li	a1,0
 8014644:	e6dee0ef          	jal	ra,80034b0 <vTaskDelay>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 0);
 8014648:	4601                	li	a2,0
 801464a:	08000593          	li	a1,128
 801464e:	18008537          	lui	a0,0x18008
 8014652:	bccf10ef          	jal	ra,8005a1e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100));
 8014656:	4529                	li	a0,10
 8014658:	4581                	li	a1,0
 801465a:	e57ee0ef          	jal	ra,80034b0 <vTaskDelay>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 1);
 801465e:	4605                	li	a2,1
 8014660:	08000593          	li	a1,128
 8014664:	18008537          	lui	a0,0x18008
 8014668:	bb6f10ef          	jal	ra,8005a1e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100)*30);  // IMU3sIMU
 801466c:	12c00513          	li	a0,300
 8014670:	4581                	li	a1,0
 8014672:	e3fee0ef          	jal	ra,80034b0 <vTaskDelay>
}
 8014676:	0001                	nop
 8014678:	40b2                	lw	ra,12(sp)
 801467a:	4422                	lw	s0,8(sp)
 801467c:	0141                	addi	sp,sp,16
 801467e:	8082                	ret

08014680 <IMU_SPI_Init>:

void IMU_SPI_Init(void)
{
 8014680:	1101                	addi	sp,sp,-32
 8014682:	ce06                	sw	ra,28(sp)
 8014684:	cc22                	sw	s0,24(sp)
 8014686:	1000                	addi	s0,sp,32
    uint16_t filter_ctrl, imu_id[3], odr;

    SPI_ReadWriteByte16(0xFE01);//
 8014688:	67c1                	lui	a5,0x10
 801468a:	e0178513          	addi	a0,a5,-511 # fe01 <__HEAP_SIZE+0xf601>
 801468e:	ef1ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(0x8655);//,15hz,
 8014692:	67a1                	lui	a5,0x8
 8014694:	65578513          	addi	a0,a5,1621 # 8655 <__HEAP_SIZE+0x7e55>
 8014698:	ee7ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
    filter_ctrl = IMU_SPI_ReadReg(0x0600);
 801469c:	60000513          	li	a0,1536
 80146a0:	f49ff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 80146a4:	87aa                	mv	a5,a0
 80146a6:	fef41723          	sh	a5,-18(s0)

    imu_id[0] = IMU_SPI_ReadReg(0x6C00);
 80146aa:	679d                	lui	a5,0x7
 80146ac:	c0078513          	addi	a0,a5,-1024 # 6c00 <__HEAP_SIZE+0x6400>
 80146b0:	f39ff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 80146b4:	87aa                	mv	a5,a0
 80146b6:	fef41223          	sh	a5,-28(s0)
    imu_id[1] = IMU_SPI_ReadReg(0x6E00);
 80146ba:	679d                	lui	a5,0x7
 80146bc:	e0078513          	addi	a0,a5,-512 # 6e00 <__HEAP_SIZE+0x6600>
 80146c0:	f29ff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 80146c4:	87aa                	mv	a5,a0
 80146c6:	fef41323          	sh	a5,-26(s0)
    imu_id[2] = IMU_SPI_ReadReg(0x7000);
 80146ca:	651d                	lui	a0,0x7
 80146cc:	f1dff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 80146d0:	87aa                	mv	a5,a0
 80146d2:	fef41423          	sh	a5,-24(s0)

    SPI_ReadWriteByte16(0xC064);  // odr100Hz: C064  10Hz: 0xC00A
 80146d6:	67b1                	lui	a5,0xc
 80146d8:	06478513          	addi	a0,a5,100 # c064 <__HEAP_SIZE+0xb864>
 80146dc:	ea3ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(0xC100);
 80146e0:	67b1                	lui	a5,0xc
 80146e2:	10078513          	addi	a0,a5,256 # c100 <__HEAP_SIZE+0xb900>
 80146e6:	e99ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>

    odr = IMU_SPI_ReadReg(0x4000);
 80146ea:	6511                	lui	a0,0x4
 80146ec:	efdff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 80146f0:	87aa                	mv	a5,a0
 80146f2:	fef41623          	sh	a5,-20(s0)
    odr |= IMU_SPI_ReadReg(0x4100) << 8;
 80146f6:	6791                	lui	a5,0x4
 80146f8:	10078513          	addi	a0,a5,256 # 4100 <__HEAP_SIZE+0x3900>
 80146fc:	eedff0ef          	jal	ra,80145e8 <IMU_SPI_ReadReg>
 8014700:	87aa                	mv	a5,a0
 8014702:	07a2                	slli	a5,a5,0x8
 8014704:	01079713          	slli	a4,a5,0x10
 8014708:	8741                	srai	a4,a4,0x10
 801470a:	fec45783          	lhu	a5,-20(s0)
 801470e:	07c2                	slli	a5,a5,0x10
 8014710:	87c1                	srai	a5,a5,0x10
 8014712:	8fd9                	or	a5,a5,a4
 8014714:	07c2                	slli	a5,a5,0x10
 8014716:	87c1                	srai	a5,a5,0x10
 8014718:	fef41623          	sh	a5,-20(s0)

    // printf("spi filter_ctrl: %d, odr: %d\r\n", filter_ctrl, odr);

    SPI_ReadWriteByte16(0xFE00);//
 801471c:	67c1                	lui	a5,0x10
 801471e:	e0078513          	addi	a0,a5,-512 # fe00 <__HEAP_SIZE+0xf600>
 8014722:	e5dff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
	SPI_ReadWriteByte16(0x8D02);//Burst2
 8014726:	67a5                	lui	a5,0x9
 8014728:	d0278513          	addi	a0,a5,-766 # 8d02 <__HEAP_SIZE+0x8502>
 801472c:	e53ff0ef          	jal	ra,801457e <SPI_ReadWriteByte16>
}
 8014730:	0001                	nop
 8014732:	40f2                	lw	ra,28(sp)
 8014734:	4462                	lw	s0,24(sp)
 8014736:	6105                	addi	sp,sp,32
 8014738:	8082                	ret

0801473a <IMU_SPI_Master_Read_Burst2>:

uint32_t spi_error = 0;
uint32_t time_cnt = 0;

void IMU_SPI_Master_Read_Burst2(uint16_t *imu_data, uint64_t imu_timestamp)
{
 801473a:	7179                	addi	sp,sp,-48
 801473c:	d606                	sw	ra,44(sp)
 801473e:	d422                	sw	s0,40(sp)
 8014740:	1800                	addi	s0,sp,48
 8014742:	fca42e23          	sw	a0,-36(s0)
 8014746:	fcb42823          	sw	a1,-48(s0)
 801474a:	fcc42a23          	sw	a2,-44(s0)
	/**
	*CRC
	*/
	uint32_t check_crc = 1;
 801474e:	4785                	li	a5,1
 8014750:	fef42623          	sw	a5,-20(s0)
    uint32_t data_crc = 0;
 8014754:	fe042423          	sw	zero,-24(s0)
    uint32_t data_u32 = 0;
 8014758:	fe042223          	sw	zero,-28(s0)

    // uint32_t timep[2] = {0};

	data_crc = crc_crc32(check_crc, (uint8_t *)(&(imu_data[2])), sizeof(spi_burst_ext_data_t_mode2) - 4);
 801475c:	fdc42783          	lw	a5,-36(s0)
 8014760:	0791                	addi	a5,a5,4
 8014762:	02c00613          	li	a2,44
 8014766:	85be                	mv	a1,a5
 8014768:	fec42503          	lw	a0,-20(s0)
 801476c:	da5ff0ef          	jal	ra,8014510 <crc_crc32>
 8014770:	fea42423          	sw	a0,-24(s0)

	/**
	*
	*/
	if((uint32_t)(imu_data[25]<<16 | imu_data[24]) == data_crc)
 8014774:	fdc42783          	lw	a5,-36(s0)
 8014778:	03278793          	addi	a5,a5,50
 801477c:	0007d783          	lhu	a5,0(a5)
 8014780:	07c2                	slli	a5,a5,0x10
 8014782:	fdc42703          	lw	a4,-36(s0)
 8014786:	03070713          	addi	a4,a4,48
 801478a:	00075703          	lhu	a4,0(a4)
 801478e:	8f5d                	or	a4,a4,a5
 8014790:	fe842783          	lw	a5,-24(s0)
 8014794:	7af71063          	bne	a4,a5,8014f34 <IMU_SPI_Master_Read_Burst2+0x7fa>
	{
        data_u32 = (imu_data[3]<<16 | imu_data[2]);
 8014798:	fdc42783          	lw	a5,-36(s0)
 801479c:	0799                	addi	a5,a5,6
 801479e:	0007d783          	lhu	a5,0(a5)
 80147a2:	07c2                	slli	a5,a5,0x10
 80147a4:	fdc42703          	lw	a4,-36(s0)
 80147a8:	0711                	addi	a4,a4,4
 80147aa:	00075703          	lhu	a4,0(a4)
 80147ae:	8fd9                	or	a5,a5,a4
 80147b0:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[0] = *(float*)&data_u32;
 80147b4:	fe440793          	addi	a5,s0,-28
 80147b8:	639c                	flw	fa5,0(a5)
 80147ba:	081287b7          	lui	a5,0x8128
 80147be:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 80147c2:	e39c                	fsw	fa5,0(a5)
        
        data_u32 = (imu_data[5]<<16 | imu_data[4]);
 80147c4:	fdc42783          	lw	a5,-36(s0)
 80147c8:	07a9                	addi	a5,a5,10
 80147ca:	0007d783          	lhu	a5,0(a5)
 80147ce:	07c2                	slli	a5,a5,0x10
 80147d0:	fdc42703          	lw	a4,-36(s0)
 80147d4:	0721                	addi	a4,a4,8
 80147d6:	00075703          	lhu	a4,0(a4)
 80147da:	8fd9                	or	a5,a5,a4
 80147dc:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[1] = *(float*)&data_u32;
 80147e0:	fe440793          	addi	a5,s0,-28
 80147e4:	639c                	flw	fa5,0(a5)
 80147e6:	081287b7          	lui	a5,0x8128
 80147ea:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 80147ee:	e3dc                	fsw	fa5,4(a5)
        
        data_u32 = (imu_data[7]<<16 | imu_data[6]);
 80147f0:	fdc42783          	lw	a5,-36(s0)
 80147f4:	07b9                	addi	a5,a5,14
 80147f6:	0007d783          	lhu	a5,0(a5)
 80147fa:	07c2                	slli	a5,a5,0x10
 80147fc:	fdc42703          	lw	a4,-36(s0)
 8014800:	0731                	addi	a4,a4,12
 8014802:	00075703          	lhu	a4,0(a4)
 8014806:	8fd9                	or	a5,a5,a4
 8014808:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[2] = *(float*)&data_u32;
 801480c:	fe440793          	addi	a5,s0,-28
 8014810:	639c                	flw	fa5,0(a5)
 8014812:	081287b7          	lui	a5,0x8128
 8014816:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 801481a:	e79c                	fsw	fa5,8(a5)
        
        data_u32 = (imu_data[9]<<16 | imu_data[8]);
 801481c:	fdc42783          	lw	a5,-36(s0)
 8014820:	07c9                	addi	a5,a5,18
 8014822:	0007d783          	lhu	a5,0(a5)
 8014826:	07c2                	slli	a5,a5,0x10
 8014828:	fdc42703          	lw	a4,-36(s0)
 801482c:	0741                	addi	a4,a4,16
 801482e:	00075703          	lhu	a4,0(a4)
 8014832:	8fd9                	or	a5,a5,a4
 8014834:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[0] = *(float*)&data_u32;
 8014838:	fe440793          	addi	a5,s0,-28
 801483c:	639c                	flw	fa5,0(a5)
 801483e:	081287b7          	lui	a5,0x8128
 8014842:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014846:	e7dc                	fsw	fa5,12(a5)
        
        data_u32 = (imu_data[11]<<16 | imu_data[10]);
 8014848:	fdc42783          	lw	a5,-36(s0)
 801484c:	07d9                	addi	a5,a5,22
 801484e:	0007d783          	lhu	a5,0(a5)
 8014852:	07c2                	slli	a5,a5,0x10
 8014854:	fdc42703          	lw	a4,-36(s0)
 8014858:	0751                	addi	a4,a4,20
 801485a:	00075703          	lhu	a4,0(a4)
 801485e:	8fd9                	or	a5,a5,a4
 8014860:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[1] = *(float*)&data_u32;
 8014864:	fe440793          	addi	a5,s0,-28
 8014868:	639c                	flw	fa5,0(a5)
 801486a:	081287b7          	lui	a5,0x8128
 801486e:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014872:	eb9c                	fsw	fa5,16(a5)
        
        data_u32 = (imu_data[13]<<16 | imu_data[12]);
 8014874:	fdc42783          	lw	a5,-36(s0)
 8014878:	07e9                	addi	a5,a5,26
 801487a:	0007d783          	lhu	a5,0(a5)
 801487e:	07c2                	slli	a5,a5,0x10
 8014880:	fdc42703          	lw	a4,-36(s0)
 8014884:	0761                	addi	a4,a4,24
 8014886:	00075703          	lhu	a4,0(a4)
 801488a:	8fd9                	or	a5,a5,a4
 801488c:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[2] = *(float*)&data_u32;
 8014890:	fe440793          	addi	a5,s0,-28
 8014894:	639c                	flw	fa5,0(a5)
 8014896:	081287b7          	lui	a5,0x8128
 801489a:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 801489e:	ebdc                	fsw	fa5,20(a5)
        
        data_u32 = (imu_data[15]<<16 | imu_data[14]);
 80148a0:	fdc42783          	lw	a5,-36(s0)
 80148a4:	07f9                	addi	a5,a5,30
 80148a6:	0007d783          	lhu	a5,0(a5)
 80148aa:	07c2                	slli	a5,a5,0x10
 80148ac:	fdc42703          	lw	a4,-36(s0)
 80148b0:	0771                	addi	a4,a4,28
 80148b2:	00075703          	lhu	a4,0(a4)
 80148b6:	8fd9                	or	a5,a5,a4
 80148b8:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.temperature = *(float*)&data_u32;
 80148bc:	fe440793          	addi	a5,s0,-28
 80148c0:	639c                	flw	fa5,0(a5)
 80148c2:	081287b7          	lui	a5,0x8128
 80148c6:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 80148ca:	ef9c                	fsw	fa5,24(a5)
        
        data_u32 = (imu_data[17]<<16 | imu_data[16]);
 80148cc:	fdc42783          	lw	a5,-36(s0)
 80148d0:	02278793          	addi	a5,a5,34
 80148d4:	0007d783          	lhu	a5,0(a5)
 80148d8:	07c2                	slli	a5,a5,0x10
 80148da:	fdc42703          	lw	a4,-36(s0)
 80148de:	02070713          	addi	a4,a4,32
 80148e2:	00075703          	lhu	a4,0(a4)
 80148e6:	8fd9                	or	a5,a5,a4
 80148e8:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[0] = *(float*)&data_u32;
 80148ec:	fe440793          	addi	a5,s0,-28
 80148f0:	639c                	flw	fa5,0(a5)
 80148f2:	081287b7          	lui	a5,0x8128
 80148f6:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 80148fa:	efdc                	fsw	fa5,28(a5)
        
        data_u32 = (imu_data[19]<<16 | imu_data[18]);
 80148fc:	fdc42783          	lw	a5,-36(s0)
 8014900:	02678793          	addi	a5,a5,38
 8014904:	0007d783          	lhu	a5,0(a5)
 8014908:	07c2                	slli	a5,a5,0x10
 801490a:	fdc42703          	lw	a4,-36(s0)
 801490e:	02470713          	addi	a4,a4,36
 8014912:	00075703          	lhu	a4,0(a4)
 8014916:	8fd9                	or	a5,a5,a4
 8014918:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[1] = *(float*)&data_u32;
 801491c:	fe440793          	addi	a5,s0,-28
 8014920:	639c                	flw	fa5,0(a5)
 8014922:	081287b7          	lui	a5,0x8128
 8014926:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 801492a:	f39c                	fsw	fa5,32(a5)
        
        data_u32 = (imu_data[21]<<16 | imu_data[20]);
 801492c:	fdc42783          	lw	a5,-36(s0)
 8014930:	02a78793          	addi	a5,a5,42
 8014934:	0007d783          	lhu	a5,0(a5)
 8014938:	07c2                	slli	a5,a5,0x10
 801493a:	fdc42703          	lw	a4,-36(s0)
 801493e:	02870713          	addi	a4,a4,40
 8014942:	00075703          	lhu	a4,0(a4)
 8014946:	8fd9                	or	a5,a5,a4
 8014948:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[2] = *(float*)&data_u32;
 801494c:	fe440793          	addi	a5,s0,-28
 8014950:	639c                	flw	fa5,0(a5)
 8014952:	081287b7          	lui	a5,0x8128
 8014956:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 801495a:	f3dc                	fsw	fa5,36(a5)
        
        spi_burst_data_mode2.status=((int32_t)(imu_data[23]<<16) | imu_data[22]);
 801495c:	fdc42783          	lw	a5,-36(s0)
 8014960:	02e78793          	addi	a5,a5,46
 8014964:	0007d783          	lhu	a5,0(a5)
 8014968:	07c2                	slli	a5,a5,0x10
 801496a:	fdc42703          	lw	a4,-36(s0)
 801496e:	02c70713          	addi	a4,a4,44
 8014972:	00075703          	lhu	a4,0(a4)
 8014976:	8fd9                	or	a5,a5,a4
 8014978:	873e                	mv	a4,a5
 801497a:	081287b7          	lui	a5,0x8128
 801497e:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014982:	d798                	sw	a4,40(a5)
        
        spi_burst_data_mode2.check_crc =((int32_t)(imu_data[25]<<16) | imu_data[24]);
 8014984:	fdc42783          	lw	a5,-36(s0)
 8014988:	03278793          	addi	a5,a5,50
 801498c:	0007d783          	lhu	a5,0(a5)
 8014990:	07c2                	slli	a5,a5,0x10
 8014992:	fdc42703          	lw	a4,-36(s0)
 8014996:	03070713          	addi	a4,a4,48
 801499a:	00075703          	lhu	a4,0(a4)
 801499e:	8fd9                	or	a5,a5,a4
 80149a0:	873e                	mv	a4,a5
 80149a2:	081287b7          	lui	a5,0x8128
 80149a6:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 80149aa:	d7d8                	sw	a4,44(a5)
        //     (int32_t)(spi_burst_data_mode2.attitude[0]),
        //     (int32_t)(spi_burst_data_mode2.attitude[1]),
        //     (int32_t)(spi_burst_data_mode2.attitude[2]),
        //     (int32_t)(spi_burst_data_mode2.temperature));
        
        Sensor_IMU_data.utime = 0; // imu_timestamp / 63897600000;
 80149ac:	081287b7          	lui	a5,0x8128
 80149b0:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 80149b4:	0007c703          	lbu	a4,0(a5)
 80149b8:	8b01                	andi	a4,a4,0
 80149ba:	00e78023          	sb	a4,0(a5)
 80149be:	0017c703          	lbu	a4,1(a5)
 80149c2:	8b01                	andi	a4,a4,0
 80149c4:	00e780a3          	sb	a4,1(a5)
 80149c8:	0027c703          	lbu	a4,2(a5)
 80149cc:	8b01                	andi	a4,a4,0
 80149ce:	00e78123          	sb	a4,2(a5)
 80149d2:	0037c703          	lbu	a4,3(a5)
 80149d6:	8b01                	andi	a4,a4,0
 80149d8:	00e781a3          	sb	a4,3(a5)
 80149dc:	0047c703          	lbu	a4,4(a5)
 80149e0:	8b01                	andi	a4,a4,0
 80149e2:	00e78223          	sb	a4,4(a5)
 80149e6:	0057c703          	lbu	a4,5(a5)
 80149ea:	8b01                	andi	a4,a4,0
 80149ec:	00e782a3          	sb	a4,5(a5)
 80149f0:	0067c703          	lbu	a4,6(a5)
 80149f4:	8b01                	andi	a4,a4,0
 80149f6:	00e78323          	sb	a4,6(a5)
 80149fa:	0077c703          	lbu	a4,7(a5)
 80149fe:	8b01                	andi	a4,a4,0
 8014a00:	00e783a3          	sb	a4,7(a5)
        Sensor_IMU_data.gyro[0] = spi_burst_data_mode2.gyro[0] * M_PI / 180;  // /s
 8014a04:	081287b7          	lui	a5,0x8128
 8014a08:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014a0c:	639c                	flw	fa5,0(a5)
 8014a0e:	42078753          	fcvt.d.s	fa4,fa5
 8014a12:	081197b7          	lui	a5,0x8119
 8014a16:	ca07b787          	fld	fa5,-864(a5) # 8118ca0 <crc32_tab+0x4e8>
 8014a1a:	12f77753          	fmul.d	fa4,fa4,fa5
 8014a1e:	081197b7          	lui	a5,0x8119
 8014a22:	ca87b787          	fld	fa5,-856(a5) # 8118ca8 <crc32_tab+0x4f0>
 8014a26:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8014a2a:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014a2e:	081287b7          	lui	a5,0x8128
 8014a32:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014a36:	e0078753          	fmv.x.w	a4,fa5
 8014a3a:	0ff77593          	zext.b	a1,a4
 8014a3e:	0087c683          	lbu	a3,8(a5)
 8014a42:	8a81                	andi	a3,a3,0
 8014a44:	8636                	mv	a2,a3
 8014a46:	86ae                	mv	a3,a1
 8014a48:	8ed1                	or	a3,a3,a2
 8014a4a:	00d78423          	sb	a3,8(a5)
 8014a4e:	00875693          	srli	a3,a4,0x8
 8014a52:	0ff6f593          	zext.b	a1,a3
 8014a56:	0097c683          	lbu	a3,9(a5)
 8014a5a:	8a81                	andi	a3,a3,0
 8014a5c:	8636                	mv	a2,a3
 8014a5e:	86ae                	mv	a3,a1
 8014a60:	8ed1                	or	a3,a3,a2
 8014a62:	00d784a3          	sb	a3,9(a5)
 8014a66:	01075693          	srli	a3,a4,0x10
 8014a6a:	0ff6f593          	zext.b	a1,a3
 8014a6e:	00a7c683          	lbu	a3,10(a5)
 8014a72:	8a81                	andi	a3,a3,0
 8014a74:	8636                	mv	a2,a3
 8014a76:	86ae                	mv	a3,a1
 8014a78:	8ed1                	or	a3,a3,a2
 8014a7a:	00d78523          	sb	a3,10(a5)
 8014a7e:	01875613          	srli	a2,a4,0x18
 8014a82:	00b7c703          	lbu	a4,11(a5)
 8014a86:	8b01                	andi	a4,a4,0
 8014a88:	86ba                	mv	a3,a4
 8014a8a:	8732                	mv	a4,a2
 8014a8c:	8f55                	or	a4,a4,a3
 8014a8e:	00e785a3          	sb	a4,11(a5)
        Sensor_IMU_data.gyro[1] = spi_burst_data_mode2.gyro[1] * M_PI / 180;
 8014a92:	081287b7          	lui	a5,0x8128
 8014a96:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014a9a:	63dc                	flw	fa5,4(a5)
 8014a9c:	42078753          	fcvt.d.s	fa4,fa5
 8014aa0:	081197b7          	lui	a5,0x8119
 8014aa4:	ca07b787          	fld	fa5,-864(a5) # 8118ca0 <crc32_tab+0x4e8>
 8014aa8:	12f77753          	fmul.d	fa4,fa4,fa5
 8014aac:	081197b7          	lui	a5,0x8119
 8014ab0:	ca87b787          	fld	fa5,-856(a5) # 8118ca8 <crc32_tab+0x4f0>
 8014ab4:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8014ab8:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014abc:	081287b7          	lui	a5,0x8128
 8014ac0:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014ac4:	e0078753          	fmv.x.w	a4,fa5
 8014ac8:	0ff77593          	zext.b	a1,a4
 8014acc:	00c7c683          	lbu	a3,12(a5)
 8014ad0:	8a81                	andi	a3,a3,0
 8014ad2:	8636                	mv	a2,a3
 8014ad4:	86ae                	mv	a3,a1
 8014ad6:	8ed1                	or	a3,a3,a2
 8014ad8:	00d78623          	sb	a3,12(a5)
 8014adc:	00875693          	srli	a3,a4,0x8
 8014ae0:	0ff6f593          	zext.b	a1,a3
 8014ae4:	00d7c683          	lbu	a3,13(a5)
 8014ae8:	8a81                	andi	a3,a3,0
 8014aea:	8636                	mv	a2,a3
 8014aec:	86ae                	mv	a3,a1
 8014aee:	8ed1                	or	a3,a3,a2
 8014af0:	00d786a3          	sb	a3,13(a5)
 8014af4:	01075693          	srli	a3,a4,0x10
 8014af8:	0ff6f593          	zext.b	a1,a3
 8014afc:	00e7c683          	lbu	a3,14(a5)
 8014b00:	8a81                	andi	a3,a3,0
 8014b02:	8636                	mv	a2,a3
 8014b04:	86ae                	mv	a3,a1
 8014b06:	8ed1                	or	a3,a3,a2
 8014b08:	00d78723          	sb	a3,14(a5)
 8014b0c:	01875613          	srli	a2,a4,0x18
 8014b10:	00f7c703          	lbu	a4,15(a5)
 8014b14:	8b01                	andi	a4,a4,0
 8014b16:	86ba                	mv	a3,a4
 8014b18:	8732                	mv	a4,a2
 8014b1a:	8f55                	or	a4,a4,a3
 8014b1c:	00e787a3          	sb	a4,15(a5)
        Sensor_IMU_data.gyro[2] = spi_burst_data_mode2.gyro[2] * M_PI / 180;
 8014b20:	081287b7          	lui	a5,0x8128
 8014b24:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014b28:	679c                	flw	fa5,8(a5)
 8014b2a:	42078753          	fcvt.d.s	fa4,fa5
 8014b2e:	081197b7          	lui	a5,0x8119
 8014b32:	ca07b787          	fld	fa5,-864(a5) # 8118ca0 <crc32_tab+0x4e8>
 8014b36:	12f77753          	fmul.d	fa4,fa4,fa5
 8014b3a:	081197b7          	lui	a5,0x8119
 8014b3e:	ca87b787          	fld	fa5,-856(a5) # 8118ca8 <crc32_tab+0x4f0>
 8014b42:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8014b46:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014b4a:	081287b7          	lui	a5,0x8128
 8014b4e:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014b52:	e0078753          	fmv.x.w	a4,fa5
 8014b56:	0ff77593          	zext.b	a1,a4
 8014b5a:	0107c683          	lbu	a3,16(a5)
 8014b5e:	8a81                	andi	a3,a3,0
 8014b60:	8636                	mv	a2,a3
 8014b62:	86ae                	mv	a3,a1
 8014b64:	8ed1                	or	a3,a3,a2
 8014b66:	00d78823          	sb	a3,16(a5)
 8014b6a:	00875693          	srli	a3,a4,0x8
 8014b6e:	0ff6f593          	zext.b	a1,a3
 8014b72:	0117c683          	lbu	a3,17(a5)
 8014b76:	8a81                	andi	a3,a3,0
 8014b78:	8636                	mv	a2,a3
 8014b7a:	86ae                	mv	a3,a1
 8014b7c:	8ed1                	or	a3,a3,a2
 8014b7e:	00d788a3          	sb	a3,17(a5)
 8014b82:	01075693          	srli	a3,a4,0x10
 8014b86:	0ff6f593          	zext.b	a1,a3
 8014b8a:	0127c683          	lbu	a3,18(a5)
 8014b8e:	8a81                	andi	a3,a3,0
 8014b90:	8636                	mv	a2,a3
 8014b92:	86ae                	mv	a3,a1
 8014b94:	8ed1                	or	a3,a3,a2
 8014b96:	00d78923          	sb	a3,18(a5)
 8014b9a:	01875613          	srli	a2,a4,0x18
 8014b9e:	0137c703          	lbu	a4,19(a5)
 8014ba2:	8b01                	andi	a4,a4,0
 8014ba4:	86ba                	mv	a3,a4
 8014ba6:	8732                	mv	a4,a2
 8014ba8:	8f55                	or	a4,a4,a3
 8014baa:	00e789a3          	sb	a4,19(a5)
        Sensor_IMU_data.acc[0] = spi_burst_data_mode2.accel[0] * GRAVITY;  // m/s^2
 8014bae:	081287b7          	lui	a5,0x8128
 8014bb2:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014bb6:	67dc                	flw	fa5,12(a5)
 8014bb8:	42078753          	fcvt.d.s	fa4,fa5
 8014bbc:	081197b7          	lui	a5,0x8119
 8014bc0:	cb07b787          	fld	fa5,-848(a5) # 8118cb0 <crc32_tab+0x4f8>
 8014bc4:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014bc8:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014bcc:	081287b7          	lui	a5,0x8128
 8014bd0:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014bd4:	e0078753          	fmv.x.w	a4,fa5
 8014bd8:	0ff77593          	zext.b	a1,a4
 8014bdc:	0147c683          	lbu	a3,20(a5)
 8014be0:	8a81                	andi	a3,a3,0
 8014be2:	8636                	mv	a2,a3
 8014be4:	86ae                	mv	a3,a1
 8014be6:	8ed1                	or	a3,a3,a2
 8014be8:	00d78a23          	sb	a3,20(a5)
 8014bec:	00875693          	srli	a3,a4,0x8
 8014bf0:	0ff6f593          	zext.b	a1,a3
 8014bf4:	0157c683          	lbu	a3,21(a5)
 8014bf8:	8a81                	andi	a3,a3,0
 8014bfa:	8636                	mv	a2,a3
 8014bfc:	86ae                	mv	a3,a1
 8014bfe:	8ed1                	or	a3,a3,a2
 8014c00:	00d78aa3          	sb	a3,21(a5)
 8014c04:	01075693          	srli	a3,a4,0x10
 8014c08:	0ff6f593          	zext.b	a1,a3
 8014c0c:	0167c683          	lbu	a3,22(a5)
 8014c10:	8a81                	andi	a3,a3,0
 8014c12:	8636                	mv	a2,a3
 8014c14:	86ae                	mv	a3,a1
 8014c16:	8ed1                	or	a3,a3,a2
 8014c18:	00d78b23          	sb	a3,22(a5)
 8014c1c:	01875613          	srli	a2,a4,0x18
 8014c20:	0177c703          	lbu	a4,23(a5)
 8014c24:	8b01                	andi	a4,a4,0
 8014c26:	86ba                	mv	a3,a4
 8014c28:	8732                	mv	a4,a2
 8014c2a:	8f55                	or	a4,a4,a3
 8014c2c:	00e78ba3          	sb	a4,23(a5)
        Sensor_IMU_data.acc[1] = spi_burst_data_mode2.accel[1] * GRAVITY;
 8014c30:	081287b7          	lui	a5,0x8128
 8014c34:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014c38:	6b9c                	flw	fa5,16(a5)
 8014c3a:	42078753          	fcvt.d.s	fa4,fa5
 8014c3e:	081197b7          	lui	a5,0x8119
 8014c42:	cb07b787          	fld	fa5,-848(a5) # 8118cb0 <crc32_tab+0x4f8>
 8014c46:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014c4a:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014c4e:	081287b7          	lui	a5,0x8128
 8014c52:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014c56:	e0078753          	fmv.x.w	a4,fa5
 8014c5a:	0ff77593          	zext.b	a1,a4
 8014c5e:	0187c683          	lbu	a3,24(a5)
 8014c62:	8a81                	andi	a3,a3,0
 8014c64:	8636                	mv	a2,a3
 8014c66:	86ae                	mv	a3,a1
 8014c68:	8ed1                	or	a3,a3,a2
 8014c6a:	00d78c23          	sb	a3,24(a5)
 8014c6e:	00875693          	srli	a3,a4,0x8
 8014c72:	0ff6f593          	zext.b	a1,a3
 8014c76:	0197c683          	lbu	a3,25(a5)
 8014c7a:	8a81                	andi	a3,a3,0
 8014c7c:	8636                	mv	a2,a3
 8014c7e:	86ae                	mv	a3,a1
 8014c80:	8ed1                	or	a3,a3,a2
 8014c82:	00d78ca3          	sb	a3,25(a5)
 8014c86:	01075693          	srli	a3,a4,0x10
 8014c8a:	0ff6f593          	zext.b	a1,a3
 8014c8e:	01a7c683          	lbu	a3,26(a5)
 8014c92:	8a81                	andi	a3,a3,0
 8014c94:	8636                	mv	a2,a3
 8014c96:	86ae                	mv	a3,a1
 8014c98:	8ed1                	or	a3,a3,a2
 8014c9a:	00d78d23          	sb	a3,26(a5)
 8014c9e:	01875613          	srli	a2,a4,0x18
 8014ca2:	01b7c703          	lbu	a4,27(a5)
 8014ca6:	8b01                	andi	a4,a4,0
 8014ca8:	86ba                	mv	a3,a4
 8014caa:	8732                	mv	a4,a2
 8014cac:	8f55                	or	a4,a4,a3
 8014cae:	00e78da3          	sb	a4,27(a5)
        Sensor_IMU_data.acc[2] = spi_burst_data_mode2.accel[2] * GRAVITY;  
 8014cb2:	081287b7          	lui	a5,0x8128
 8014cb6:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014cba:	6bdc                	flw	fa5,20(a5)
 8014cbc:	42078753          	fcvt.d.s	fa4,fa5
 8014cc0:	081197b7          	lui	a5,0x8119
 8014cc4:	cb07b787          	fld	fa5,-848(a5) # 8118cb0 <crc32_tab+0x4f8>
 8014cc8:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014ccc:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014cd0:	081287b7          	lui	a5,0x8128
 8014cd4:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014cd8:	e0078753          	fmv.x.w	a4,fa5
 8014cdc:	0ff77593          	zext.b	a1,a4
 8014ce0:	01c7c683          	lbu	a3,28(a5)
 8014ce4:	8a81                	andi	a3,a3,0
 8014ce6:	8636                	mv	a2,a3
 8014ce8:	86ae                	mv	a3,a1
 8014cea:	8ed1                	or	a3,a3,a2
 8014cec:	00d78e23          	sb	a3,28(a5)
 8014cf0:	00875693          	srli	a3,a4,0x8
 8014cf4:	0ff6f593          	zext.b	a1,a3
 8014cf8:	01d7c683          	lbu	a3,29(a5)
 8014cfc:	8a81                	andi	a3,a3,0
 8014cfe:	8636                	mv	a2,a3
 8014d00:	86ae                	mv	a3,a1
 8014d02:	8ed1                	or	a3,a3,a2
 8014d04:	00d78ea3          	sb	a3,29(a5)
 8014d08:	01075693          	srli	a3,a4,0x10
 8014d0c:	0ff6f593          	zext.b	a1,a3
 8014d10:	01e7c683          	lbu	a3,30(a5)
 8014d14:	8a81                	andi	a3,a3,0
 8014d16:	8636                	mv	a2,a3
 8014d18:	86ae                	mv	a3,a1
 8014d1a:	8ed1                	or	a3,a3,a2
 8014d1c:	00d78f23          	sb	a3,30(a5)
 8014d20:	01875613          	srli	a2,a4,0x18
 8014d24:	01f7c703          	lbu	a4,31(a5)
 8014d28:	8b01                	andi	a4,a4,0
 8014d2a:	86ba                	mv	a3,a4
 8014d2c:	8732                	mv	a4,a2
 8014d2e:	8f55                	or	a4,a4,a3
 8014d30:	00e78fa3          	sb	a4,31(a5)
        Sensor_IMU_data.attitude[0] = spi_burst_data_mode2.attitude[1];  // roll
 8014d34:	081287b7          	lui	a5,0x8128
 8014d38:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014d3c:	739c                	flw	fa5,32(a5)
 8014d3e:	081287b7          	lui	a5,0x8128
 8014d42:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014d46:	e0078753          	fmv.x.w	a4,fa5
 8014d4a:	0ff77593          	zext.b	a1,a4
 8014d4e:	0207c683          	lbu	a3,32(a5)
 8014d52:	8a81                	andi	a3,a3,0
 8014d54:	8636                	mv	a2,a3
 8014d56:	86ae                	mv	a3,a1
 8014d58:	8ed1                	or	a3,a3,a2
 8014d5a:	02d78023          	sb	a3,32(a5)
 8014d5e:	00875693          	srli	a3,a4,0x8
 8014d62:	0ff6f593          	zext.b	a1,a3
 8014d66:	0217c683          	lbu	a3,33(a5)
 8014d6a:	8a81                	andi	a3,a3,0
 8014d6c:	8636                	mv	a2,a3
 8014d6e:	86ae                	mv	a3,a1
 8014d70:	8ed1                	or	a3,a3,a2
 8014d72:	02d780a3          	sb	a3,33(a5)
 8014d76:	01075693          	srli	a3,a4,0x10
 8014d7a:	0ff6f593          	zext.b	a1,a3
 8014d7e:	0227c683          	lbu	a3,34(a5)
 8014d82:	8a81                	andi	a3,a3,0
 8014d84:	8636                	mv	a2,a3
 8014d86:	86ae                	mv	a3,a1
 8014d88:	8ed1                	or	a3,a3,a2
 8014d8a:	02d78123          	sb	a3,34(a5)
 8014d8e:	01875613          	srli	a2,a4,0x18
 8014d92:	0237c703          	lbu	a4,35(a5)
 8014d96:	8b01                	andi	a4,a4,0
 8014d98:	86ba                	mv	a3,a4
 8014d9a:	8732                	mv	a4,a2
 8014d9c:	8f55                	or	a4,a4,a3
 8014d9e:	02e781a3          	sb	a4,35(a5)
        Sensor_IMU_data.attitude[1] = spi_burst_data_mode2.attitude[0];  // pitch
 8014da2:	081287b7          	lui	a5,0x8128
 8014da6:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014daa:	6fdc                	flw	fa5,28(a5)
 8014dac:	081287b7          	lui	a5,0x8128
 8014db0:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014db4:	e0078753          	fmv.x.w	a4,fa5
 8014db8:	0ff77593          	zext.b	a1,a4
 8014dbc:	0247c683          	lbu	a3,36(a5)
 8014dc0:	8a81                	andi	a3,a3,0
 8014dc2:	8636                	mv	a2,a3
 8014dc4:	86ae                	mv	a3,a1
 8014dc6:	8ed1                	or	a3,a3,a2
 8014dc8:	02d78223          	sb	a3,36(a5)
 8014dcc:	00875693          	srli	a3,a4,0x8
 8014dd0:	0ff6f593          	zext.b	a1,a3
 8014dd4:	0257c683          	lbu	a3,37(a5)
 8014dd8:	8a81                	andi	a3,a3,0
 8014dda:	8636                	mv	a2,a3
 8014ddc:	86ae                	mv	a3,a1
 8014dde:	8ed1                	or	a3,a3,a2
 8014de0:	02d782a3          	sb	a3,37(a5)
 8014de4:	01075693          	srli	a3,a4,0x10
 8014de8:	0ff6f593          	zext.b	a1,a3
 8014dec:	0267c683          	lbu	a3,38(a5)
 8014df0:	8a81                	andi	a3,a3,0
 8014df2:	8636                	mv	a2,a3
 8014df4:	86ae                	mv	a3,a1
 8014df6:	8ed1                	or	a3,a3,a2
 8014df8:	02d78323          	sb	a3,38(a5)
 8014dfc:	01875613          	srli	a2,a4,0x18
 8014e00:	0277c703          	lbu	a4,39(a5)
 8014e04:	8b01                	andi	a4,a4,0
 8014e06:	86ba                	mv	a3,a4
 8014e08:	8732                	mv	a4,a2
 8014e0a:	8f55                	or	a4,a4,a3
 8014e0c:	02e783a3          	sb	a4,39(a5)
        Sensor_IMU_data.attitude[2] = spi_burst_data_mode2.attitude[2];  // yaw
 8014e10:	081287b7          	lui	a5,0x8128
 8014e14:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014e18:	73dc                	flw	fa5,36(a5)
 8014e1a:	081287b7          	lui	a5,0x8128
 8014e1e:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014e22:	e0078753          	fmv.x.w	a4,fa5
 8014e26:	0ff77593          	zext.b	a1,a4
 8014e2a:	0287c683          	lbu	a3,40(a5)
 8014e2e:	8a81                	andi	a3,a3,0
 8014e30:	8636                	mv	a2,a3
 8014e32:	86ae                	mv	a3,a1
 8014e34:	8ed1                	or	a3,a3,a2
 8014e36:	02d78423          	sb	a3,40(a5)
 8014e3a:	00875693          	srli	a3,a4,0x8
 8014e3e:	0ff6f593          	zext.b	a1,a3
 8014e42:	0297c683          	lbu	a3,41(a5)
 8014e46:	8a81                	andi	a3,a3,0
 8014e48:	8636                	mv	a2,a3
 8014e4a:	86ae                	mv	a3,a1
 8014e4c:	8ed1                	or	a3,a3,a2
 8014e4e:	02d784a3          	sb	a3,41(a5)
 8014e52:	01075693          	srli	a3,a4,0x10
 8014e56:	0ff6f593          	zext.b	a1,a3
 8014e5a:	02a7c683          	lbu	a3,42(a5)
 8014e5e:	8a81                	andi	a3,a3,0
 8014e60:	8636                	mv	a2,a3
 8014e62:	86ae                	mv	a3,a1
 8014e64:	8ed1                	or	a3,a3,a2
 8014e66:	02d78523          	sb	a3,42(a5)
 8014e6a:	01875613          	srli	a2,a4,0x18
 8014e6e:	02b7c703          	lbu	a4,43(a5)
 8014e72:	8b01                	andi	a4,a4,0
 8014e74:	86ba                	mv	a3,a4
 8014e76:	8732                	mv	a4,a2
 8014e78:	8f55                	or	a4,a4,a3
 8014e7a:	02e785a3          	sb	a4,43(a5)
        Sensor_IMU_data.temperature = spi_burst_data_mode2.temperature;
 8014e7e:	081287b7          	lui	a5,0x8128
 8014e82:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014e86:	6f9c                	flw	fa5,24(a5)
 8014e88:	081287b7          	lui	a5,0x8128
 8014e8c:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014e90:	e0078753          	fmv.x.w	a4,fa5
 8014e94:	0ff77593          	zext.b	a1,a4
 8014e98:	02c7c683          	lbu	a3,44(a5)
 8014e9c:	8a81                	andi	a3,a3,0
 8014e9e:	8636                	mv	a2,a3
 8014ea0:	86ae                	mv	a3,a1
 8014ea2:	8ed1                	or	a3,a3,a2
 8014ea4:	02d78623          	sb	a3,44(a5)
 8014ea8:	00875693          	srli	a3,a4,0x8
 8014eac:	0ff6f593          	zext.b	a1,a3
 8014eb0:	02d7c683          	lbu	a3,45(a5)
 8014eb4:	8a81                	andi	a3,a3,0
 8014eb6:	8636                	mv	a2,a3
 8014eb8:	86ae                	mv	a3,a1
 8014eba:	8ed1                	or	a3,a3,a2
 8014ebc:	02d786a3          	sb	a3,45(a5)
 8014ec0:	01075693          	srli	a3,a4,0x10
 8014ec4:	0ff6f593          	zext.b	a1,a3
 8014ec8:	02e7c683          	lbu	a3,46(a5)
 8014ecc:	8a81                	andi	a3,a3,0
 8014ece:	8636                	mv	a2,a3
 8014ed0:	86ae                	mv	a3,a1
 8014ed2:	8ed1                	or	a3,a3,a2
 8014ed4:	02d78723          	sb	a3,46(a5)
 8014ed8:	01875613          	srli	a2,a4,0x18
 8014edc:	02f7c703          	lbu	a4,47(a5)
 8014ee0:	8b01                	andi	a4,a4,0
 8014ee2:	86ba                	mv	a3,a4
 8014ee4:	8732                	mv	a4,a2
 8014ee6:	8f55                	or	a4,a4,a3
 8014ee8:	02e787a3          	sb	a4,47(a5)
        Sensor_IMU_data.type = 0x01;
 8014eec:	081287b7          	lui	a5,0x8128
 8014ef0:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014ef4:	4705                	li	a4,1
 8014ef6:	02e78823          	sb	a4,48(a5)
        Sensor_IMU_data.status = (uint8_t)spi_burst_data_mode2.status;
 8014efa:	081287b7          	lui	a5,0x8128
 8014efe:	15878793          	addi	a5,a5,344 # 8128158 <spi_burst_data_mode2>
 8014f02:	579c                	lw	a5,40(a5)
 8014f04:	0ff7f713          	zext.b	a4,a5
 8014f08:	081287b7          	lui	a5,0x8128
 8014f0c:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014f10:	02e788a3          	sb	a4,49(a5)
        Sensor_IMU_data.msg_cnt++;
 8014f14:	081287b7          	lui	a5,0x8128
 8014f18:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014f1c:	0327c783          	lbu	a5,50(a5)
 8014f20:	0785                	addi	a5,a5,1
 8014f22:	0ff7f713          	zext.b	a4,a5
 8014f26:	081287b7          	lui	a5,0x8128
 8014f2a:	5c478793          	addi	a5,a5,1476 # 81285c4 <Sensor_IMU_data>
 8014f2e:	02e78923          	sb	a4,50(a5)
	}
    else
    {
        spi_error++;
    }
}
 8014f32:	a819                	j	8014f48 <IMU_SPI_Master_Read_Burst2+0x80e>
        spi_error++;
 8014f34:	081197b7          	lui	a5,0x8119
 8014f38:	0c47a783          	lw	a5,196(a5) # 81190c4 <spi_error>
 8014f3c:	00178713          	addi	a4,a5,1
 8014f40:	081197b7          	lui	a5,0x8119
 8014f44:	0ce7a223          	sw	a4,196(a5) # 81190c4 <spi_error>
}
 8014f48:	0001                	nop
 8014f4a:	50b2                	lw	ra,44(sp)
 8014f4c:	5422                	lw	s0,40(sp)
 8014f4e:	6145                	addi	sp,sp,48
 8014f50:	8082                	ret

08014f52 <read_and_send_IMU_data>:
//	}
}


void read_and_send_IMU_data(QueueHandle_t msgQueue)
{
 8014f52:	7179                	addi	sp,sp,-48
 8014f54:	d606                	sw	ra,44(sp)
 8014f56:	d422                	sw	s0,40(sp)
 8014f58:	1800                	addi	s0,sp,48
 8014f5a:	fca42e23          	sw	a0,-36(s0)
	if (SWITCH_THMTS_SENSOR_IMU_DATA_T)
 8014f5e:	081197b7          	lui	a5,0x8119
 8014f62:	0cf7c783          	lbu	a5,207(a5) # 81190cf <SWITCH_THMTS_SENSOR_IMU_DATA_T>
 8014f66:	c3e9                	beqz	a5,8015028 <read_and_send_IMU_data+0xd6>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 8014f68:	4525                	li	a0,9
 8014f6a:	925ec0ef          	jal	ra,800188e <pvPortMalloc>
 8014f6e:	87aa                	mv	a5,a0
 8014f70:	fef42623          	sw	a5,-20(s0)
		ptMsg->msg_id      = 1;
 8014f74:	fec42783          	lw	a5,-20(s0)
 8014f78:	4705                	li	a4,1
 8014f7a:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_SENSOR_IMU_DATA_T;   // IMU
 8014f7e:	fec42783          	lw	a5,-20(s0)
 8014f82:	f9700713          	li	a4,-105
 8014f86:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 8014f8a:	fec42783          	lw	a5,-20(s0)
 8014f8e:	4705                	li	a4,1
 8014f90:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_length  = sizeof(thmts_sensor_imu_data_t);
 8014f94:	fec42783          	lw	a5,-20(s0)
 8014f98:	0037c703          	lbu	a4,3(a5)
 8014f9c:	8b01                	andi	a4,a4,0
 8014f9e:	03376713          	ori	a4,a4,51
 8014fa2:	00e781a3          	sb	a4,3(a5)
 8014fa6:	0047c703          	lbu	a4,4(a5)
 8014faa:	8b01                	andi	a4,a4,0
 8014fac:	00e78223          	sb	a4,4(a5)
		ptMsg->msg_ptr     = &Sensor_IMU_data;
 8014fb0:	fec42783          	lw	a5,-20(s0)
 8014fb4:	08128737          	lui	a4,0x8128
 8014fb8:	5c470713          	addi	a4,a4,1476 # 81285c4 <Sensor_IMU_data>
 8014fbc:	0ff77593          	zext.b	a1,a4
 8014fc0:	0057c683          	lbu	a3,5(a5)
 8014fc4:	8a81                	andi	a3,a3,0
 8014fc6:	8636                	mv	a2,a3
 8014fc8:	86ae                	mv	a3,a1
 8014fca:	8ed1                	or	a3,a3,a2
 8014fcc:	00d782a3          	sb	a3,5(a5)
 8014fd0:	00875693          	srli	a3,a4,0x8
 8014fd4:	0ff6f593          	zext.b	a1,a3
 8014fd8:	0067c683          	lbu	a3,6(a5)
 8014fdc:	8a81                	andi	a3,a3,0
 8014fde:	8636                	mv	a2,a3
 8014fe0:	86ae                	mv	a3,a1
 8014fe2:	8ed1                	or	a3,a3,a2
 8014fe4:	00d78323          	sb	a3,6(a5)
 8014fe8:	01075693          	srli	a3,a4,0x10
 8014fec:	0ff6f593          	zext.b	a1,a3
 8014ff0:	0077c683          	lbu	a3,7(a5)
 8014ff4:	8a81                	andi	a3,a3,0
 8014ff6:	8636                	mv	a2,a3
 8014ff8:	86ae                	mv	a3,a1
 8014ffa:	8ed1                	or	a3,a3,a2
 8014ffc:	00d783a3          	sb	a3,7(a5)
 8015000:	01875613          	srli	a2,a4,0x18
 8015004:	0087c703          	lbu	a4,8(a5)
 8015008:	8b01                	andi	a4,a4,0
 801500a:	86ba                	mv	a3,a4
 801500c:	8732                	mv	a4,a2
 801500e:	8f55                	or	a4,a4,a3
 8015010:	00e78423          	sb	a4,8(a5)
		xQueueSend(msgQueue, &ptMsg, portMAX_DELAY);
 8015014:	fec40793          	addi	a5,s0,-20
 8015018:	4701                	li	a4,0
 801501a:	567d                	li	a2,-1
 801501c:	56fd                	li	a3,-1
 801501e:	85be                	mv	a1,a5
 8015020:	fdc42503          	lw	a0,-36(s0)
 8015024:	898ed0ef          	jal	ra,80020bc <xQueueGenericSend>
	}
}
 8015028:	0001                	nop
 801502a:	50b2                	lw	ra,44(sp)
 801502c:	5422                	lw	s0,40(sp)
 801502e:	6145                	addi	sp,sp,48
 8015030:	8082                	ret

08015032 <atan2>:
 8015032:	a0e9                	j	80150fc <__ieee754_atan2>

08015034 <pow>:
 8015034:	7139                	addi	sp,sp,-64
 8015036:	a42a                	fsd	fa0,8(sp)
 8015038:	4622                	lw	a2,8(sp)
 801503a:	46b2                	lw	a3,12(sp)
 801503c:	ac4a                	fsd	fs2,24(sp)
 801503e:	c432                	sw	a2,8(sp)
 8015040:	c636                	sw	a3,12(sp)
 8015042:	2922                	fld	fs2,8(sp)
 8015044:	a42e                	fsd	fa1,8(sp)
 8015046:	4622                	lw	a2,8(sp)
 8015048:	46b2                	lw	a3,12(sp)
 801504a:	b422                	fsd	fs0,40(sp)
 801504c:	c432                	sw	a2,8(sp)
 801504e:	c636                	sw	a3,12(sp)
 8015050:	2422                	fld	fs0,8(sp)
 8015052:	b026                	fsd	fs1,32(sp)
 8015054:	de06                	sw	ra,60(sp)
 8015056:	a84e                	fsd	fs3,16(sp)
 8015058:	2c89                	jal	80152aa <__ieee754_pow>
 801505a:	a42a                	fsd	fa0,8(sp)
 801505c:	4622                	lw	a2,8(sp)
 801505e:	46b2                	lw	a3,12(sp)
 8015060:	a28427d3          	feq.d	a5,fs0,fs0
 8015064:	c432                	sw	a2,8(sp)
 8015066:	c636                	sw	a3,12(sp)
 8015068:	24a2                	fld	fs1,8(sp)
 801506a:	cbbd                	beqz	a5,80150e0 <pow+0xac>
 801506c:	d20009d3          	fcvt.d.w	fs3,zero
 8015070:	a33927d3          	feq.d	a5,fs2,fs3
 8015074:	c38d                	beqz	a5,8015096 <pow+0x62>
 8015076:	a33427d3          	feq.d	a5,fs0,fs3
 801507a:	efa5                	bnez	a5,80150f2 <pow+0xbe>
 801507c:	22840553          	fmv.d	fa0,fs0
 8015080:	359000ef          	jal	ra,8015bd8 <finite>
 8015084:	cd31                	beqz	a0,80150e0 <pow+0xac>
 8015086:	a33417d3          	flt.d	a5,fs0,fs3
 801508a:	cbb9                	beqz	a5,80150e0 <pow+0xac>
 801508c:	03c010ef          	jal	ra,80160c8 <__errno>
 8015090:	02200793          	li	a5,34
 8015094:	a02d                	j	80150be <pow+0x8a>
 8015096:	343000ef          	jal	ra,8015bd8 <finite>
 801509a:	e505                	bnez	a0,80150c2 <pow+0x8e>
 801509c:	23290553          	fmv.d	fa0,fs2
 80150a0:	339000ef          	jal	ra,8015bd8 <finite>
 80150a4:	cd19                	beqz	a0,80150c2 <pow+0x8e>
 80150a6:	22840553          	fmv.d	fa0,fs0
 80150aa:	32f000ef          	jal	ra,8015bd8 <finite>
 80150ae:	c911                	beqz	a0,80150c2 <pow+0x8e>
 80150b0:	a294a7d3          	feq.d	a5,fs1,fs1
 80150b4:	ffe1                	bnez	a5,801508c <pow+0x58>
 80150b6:	012010ef          	jal	ra,80160c8 <__errno>
 80150ba:	02100793          	li	a5,33
 80150be:	c11c                	sw	a5,0(a0)
 80150c0:	a005                	j	80150e0 <pow+0xac>
 80150c2:	d20007d3          	fcvt.d.w	fa5,zero
 80150c6:	a2f4a7d3          	feq.d	a5,fs1,fa5
 80150ca:	cb99                	beqz	a5,80150e0 <pow+0xac>
 80150cc:	23290553          	fmv.d	fa0,fs2
 80150d0:	309000ef          	jal	ra,8015bd8 <finite>
 80150d4:	c511                	beqz	a0,80150e0 <pow+0xac>
 80150d6:	22840553          	fmv.d	fa0,fs0
 80150da:	2ff000ef          	jal	ra,8015bd8 <finite>
 80150de:	f55d                	bnez	a0,801508c <pow+0x58>
 80150e0:	50f2                	lw	ra,60(sp)
 80150e2:	22948553          	fmv.d	fa0,fs1
 80150e6:	3422                	fld	fs0,40(sp)
 80150e8:	3482                	fld	fs1,32(sp)
 80150ea:	2962                	fld	fs2,24(sp)
 80150ec:	29c2                	fld	fs3,16(sp)
 80150ee:	6121                	addi	sp,sp,64
 80150f0:	8082                	ret
 80150f2:	00102797          	auipc	a5,0x102
 80150f6:	7367b487          	fld	fs1,1846(a5) # 8117828 <_impure_ptr+0x4>
 80150fa:	b7dd                	j	80150e0 <pow+0xac>

080150fc <__ieee754_atan2>:
 80150fc:	1101                	addi	sp,sp,-32
 80150fe:	a02a                	fsd	fa0,0(sp)
 8015100:	a42e                	fsd	fa1,8(sp)
 8015102:	4602                	lw	a2,0(sp)
 8015104:	4692                	lw	a3,4(sp)
 8015106:	4722                	lw	a4,8(sp)
 8015108:	47b2                	lw	a5,12(sp)
 801510a:	c032                	sw	a2,0(sp)
 801510c:	c236                	sw	a3,4(sp)
 801510e:	863a                	mv	a2,a4
 8015110:	86be                	mv	a3,a5
 8015112:	40e00733          	neg	a4,a4
 8015116:	800007b7          	lui	a5,0x80000
 801511a:	fff7c793          	not	a5,a5
 801511e:	8f51                	or	a4,a4,a2
 8015120:	00d7f5b3          	and	a1,a5,a3
 8015124:	837d                	srli	a4,a4,0x1f
 8015126:	ce06                	sw	ra,28(sp)
 8015128:	cc22                	sw	s0,24(sp)
 801512a:	8f4d                	or	a4,a4,a1
 801512c:	7ff00537          	lui	a0,0x7ff00
 8015130:	00e56e63          	bltu	a0,a4,801514c <__ieee754_atan2+0x50>
 8015134:	4882                	lw	a7,0(sp)
 8015136:	4812                	lw	a6,4(sp)
 8015138:	41100733          	neg	a4,a7
 801513c:	01176733          	or	a4,a4,a7
 8015140:	0107f7b3          	and	a5,a5,a6
 8015144:	837d                	srli	a4,a4,0x1f
 8015146:	8f5d                	or	a4,a4,a5
 8015148:	00e57a63          	bgeu	a0,a4,801515c <__ieee754_atan2+0x60>
 801514c:	2782                	fld	fa5,0(sp)
 801514e:	c032                	sw	a2,0(sp)
 8015150:	c236                	sw	a3,4(sp)
 8015152:	2702                	fld	fa4,0(sp)
 8015154:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 8015158:	a03e                	fsd	fa5,0(sp)
 801515a:	a0f9                	j	8015228 <__ieee754_atan2+0x12c>
 801515c:	c0100737          	lui	a4,0xc0100
 8015160:	9736                	add	a4,a4,a3
 8015162:	8f51                	or	a4,a4,a2
 8015164:	e711                	bnez	a4,8015170 <__ieee754_atan2+0x74>
 8015166:	4462                	lw	s0,24(sp)
 8015168:	40f2                	lw	ra,28(sp)
 801516a:	6105                	addi	sp,sp,32
 801516c:	06d0006f          	j	80159d8 <atan>
 8015170:	41e6d413          	srai	s0,a3,0x1e
 8015174:	01f85713          	srli	a4,a6,0x1f
 8015178:	8809                	andi	s0,s0,2
 801517a:	8c59                	or	s0,s0,a4
 801517c:	0117e733          	or	a4,a5,a7
 8015180:	ef01                	bnez	a4,8015198 <__ieee754_atan2+0x9c>
 8015182:	4789                	li	a5,2
 8015184:	10f40463          	beq	s0,a5,801528c <__ieee754_atan2+0x190>
 8015188:	478d                	li	a5,3
 801518a:	08f41f63          	bne	s0,a5,8015228 <__ieee754_atan2+0x12c>
 801518e:	00102797          	auipc	a5,0x102
 8015192:	6aa7b787          	fld	fa5,1706(a5) # 8117838 <_impure_ptr+0x14>
 8015196:	b7c9                	j	8015158 <__ieee754_atan2+0x5c>
 8015198:	00c5e733          	or	a4,a1,a2
 801519c:	eb01                	bnez	a4,80151ac <__ieee754_atan2+0xb0>
 801519e:	10085163          	bgez	a6,80152a0 <__ieee754_atan2+0x1a4>
 80151a2:	00102797          	auipc	a5,0x102
 80151a6:	6ae7b787          	fld	fa5,1710(a5) # 8117850 <_impure_ptr+0x2c>
 80151aa:	b77d                	j	8015158 <__ieee754_atan2+0x5c>
 80151ac:	02a59a63          	bne	a1,a0,80151e0 <__ieee754_atan2+0xe4>
 80151b0:	147d                	addi	s0,s0,-1
 80151b2:	00b79d63          	bne	a5,a1,80151cc <__ieee754_atan2+0xd0>
 80151b6:	4789                	li	a5,2
 80151b8:	0c87ef63          	bltu	a5,s0,8015296 <__ieee754_atan2+0x19a>
 80151bc:	00104797          	auipc	a5,0x104
 80151c0:	afc78793          	addi	a5,a5,-1284 # 8118cb8 <CSWTCH.8>
 80151c4:	20f46433          	sh3add	s0,s0,a5
 80151c8:	201c                	fld	fa5,0(s0)
 80151ca:	b779                	j	8015158 <__ieee754_atan2+0x5c>
 80151cc:	4789                	li	a5,2
 80151ce:	c002                	sw	zero,0(sp)
 80151d0:	c202                	sw	zero,4(sp)
 80151d2:	0487eb63          	bltu	a5,s0,8015228 <__ieee754_atan2+0x12c>
 80151d6:	00104797          	auipc	a5,0x104
 80151da:	afa78793          	addi	a5,a5,-1286 # 8118cd0 <CSWTCH.9>
 80151de:	b7dd                	j	80151c4 <__ieee754_atan2+0xc8>
 80151e0:	faa78fe3          	beq	a5,a0,801519e <__ieee754_atan2+0xa2>
 80151e4:	8f8d                	sub	a5,a5,a1
 80151e6:	87d1                	srai	a5,a5,0x14
 80151e8:	03c00713          	li	a4,60
 80151ec:	04f74363          	blt	a4,a5,8015232 <__ieee754_atan2+0x136>
 80151f0:	0006d663          	bgez	a3,80151fc <__ieee754_atan2+0x100>
 80151f4:	fc400713          	li	a4,-60
 80151f8:	04e7c363          	blt	a5,a4,801523e <__ieee754_atan2+0x142>
 80151fc:	2782                	fld	fa5,0(sp)
 80151fe:	c032                	sw	a2,0(sp)
 8015200:	c236                	sw	a3,4(sp)
 8015202:	2702                	fld	fa4,0(sp)
 8015204:	1ae7f553          	fdiv.d	fa0,fa5,fa4
 8015208:	1cb000ef          	jal	ra,8015bd2 <fabs>
 801520c:	7cc000ef          	jal	ra,80159d8 <atan>
 8015210:	a02a                	fsd	fa0,0(sp)
 8015212:	4602                	lw	a2,0(sp)
 8015214:	4692                	lw	a3,4(sp)
 8015216:	c032                	sw	a2,0(sp)
 8015218:	c236                	sw	a3,4(sp)
 801521a:	4785                	li	a5,1
 801521c:	02f40463          	beq	s0,a5,8015244 <__ieee754_atan2+0x148>
 8015220:	4789                	li	a5,2
 8015222:	02f40963          	beq	s0,a5,8015254 <__ieee754_atan2+0x158>
 8015226:	e429                	bnez	s0,8015270 <__ieee754_atan2+0x174>
 8015228:	40f2                	lw	ra,28(sp)
 801522a:	4462                	lw	s0,24(sp)
 801522c:	2502                	fld	fa0,0(sp)
 801522e:	6105                	addi	sp,sp,32
 8015230:	8082                	ret
 8015232:	00102797          	auipc	a5,0x102
 8015236:	5fe7b787          	fld	fa5,1534(a5) # 8117830 <_impure_ptr+0xc>
 801523a:	a03e                	fsd	fa5,0(sp)
 801523c:	bff9                	j	801521a <__ieee754_atan2+0x11e>
 801523e:	c002                	sw	zero,0(sp)
 8015240:	c202                	sw	zero,4(sp)
 8015242:	bfe1                	j	801521a <__ieee754_atan2+0x11e>
 8015244:	4692                	lw	a3,4(sp)
 8015246:	4702                	lw	a4,0(sp)
 8015248:	800007b7          	lui	a5,0x80000
 801524c:	8fb5                	xor	a5,a5,a3
 801524e:	c03a                	sw	a4,0(sp)
 8015250:	c23e                	sw	a5,4(sp)
 8015252:	bfd9                	j	8015228 <__ieee754_atan2+0x12c>
 8015254:	2702                	fld	fa4,0(sp)
 8015256:	00102797          	auipc	a5,0x102
 801525a:	6027b787          	fld	fa5,1538(a5) # 8117858 <_impure_ptr+0x34>
 801525e:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015262:	00102797          	auipc	a5,0x102
 8015266:	5de7b707          	fld	fa4,1502(a5) # 8117840 <_impure_ptr+0x1c>
 801526a:	0af777d3          	fsub.d	fa5,fa4,fa5
 801526e:	b5ed                	j	8015158 <__ieee754_atan2+0x5c>
 8015270:	2702                	fld	fa4,0(sp)
 8015272:	00102797          	auipc	a5,0x102
 8015276:	5e67b787          	fld	fa5,1510(a5) # 8117858 <_impure_ptr+0x34>
 801527a:	0af777d3          	fsub.d	fa5,fa4,fa5
 801527e:	00102797          	auipc	a5,0x102
 8015282:	5c27b707          	fld	fa4,1474(a5) # 8117840 <_impure_ptr+0x1c>
 8015286:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 801528a:	b5f9                	j	8015158 <__ieee754_atan2+0x5c>
 801528c:	00102797          	auipc	a5,0x102
 8015290:	5b47b787          	fld	fa5,1460(a5) # 8117840 <_impure_ptr+0x1c>
 8015294:	b5d1                	j	8015158 <__ieee754_atan2+0x5c>
 8015296:	00102797          	auipc	a5,0x102
 801529a:	5b27b787          	fld	fa5,1458(a5) # 8117848 <_impure_ptr+0x24>
 801529e:	bd6d                	j	8015158 <__ieee754_atan2+0x5c>
 80152a0:	00102797          	auipc	a5,0x102
 80152a4:	5907b787          	fld	fa5,1424(a5) # 8117830 <_impure_ptr+0xc>
 80152a8:	bd45                	j	8015158 <__ieee754_atan2+0x5c>

080152aa <__ieee754_pow>:
 80152aa:	711d                	addi	sp,sp,-96
 80152ac:	a42a                	fsd	fa0,8(sp)
 80152ae:	46b2                	lw	a3,12(sp)
 80152b0:	4622                	lw	a2,8(sp)
 80152b2:	a42e                	fsd	fa1,8(sp)
 80152b4:	ca36                	sw	a3,20(sp)
 80152b6:	46b2                	lw	a3,12(sp)
 80152b8:	c832                	sw	a2,16(sp)
 80152ba:	4622                	lw	a2,8(sp)
 80152bc:	ce36                	sw	a3,28(sp)
 80152be:	c6ce                	sw	s3,76(sp)
 80152c0:	cc32                	sw	a2,24(sp)
 80152c2:	49f2                	lw	s3,28(sp)
 80152c4:	4762                	lw	a4,24(sp)
 80152c6:	cca2                	sw	s0,88(sp)
 80152c8:	80000437          	lui	s0,0x80000
 80152cc:	fff44413          	not	s0,s0
 80152d0:	c8ca                	sw	s2,80(sp)
 80152d2:	01347933          	and	s2,s0,s3
 80152d6:	ce86                	sw	ra,92(sp)
 80152d8:	caa6                	sw	s1,84(sp)
 80152da:	c4d2                	sw	s4,72(sp)
 80152dc:	c2d6                	sw	s5,68(sp)
 80152de:	bc22                	fsd	fs0,56(sp)
 80152e0:	00e967b3          	or	a5,s2,a4
 80152e4:	e3b9                	bnez	a5,801532a <__ieee754_pow+0x80>
 80152e6:	47d2                	lw	a5,20(sp)
 80152e8:	4742                	lw	a4,16(sp)
 80152ea:	69379793          	binvi	a5,a5,0x13
 80152ee:	837d                	srli	a4,a4,0x1f
 80152f0:	0786                	slli	a5,a5,0x1
 80152f2:	8fd9                	or	a5,a5,a4
 80152f4:	4742                	lw	a4,16(sp)
 80152f6:	00171693          	slli	a3,a4,0x1
 80152fa:	fff00737          	lui	a4,0xfff00
 80152fe:	00f76663          	bltu	a4,a5,801530a <__ieee754_pow+0x60>
 8015302:	64e79d63          	bne	a5,a4,801595c <__ieee754_pow+0x6b2>
 8015306:	64068b63          	beqz	a3,801595c <__ieee754_pow+0x6b2>
 801530a:	27c2                	fld	fa5,16(sp)
 801530c:	2762                	fld	fa4,24(sp)
 801530e:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 8015312:	a43e                	fsd	fa5,8(sp)
 8015314:	40f6                	lw	ra,92(sp)
 8015316:	4466                	lw	s0,88(sp)
 8015318:	2522                	fld	fa0,8(sp)
 801531a:	44d6                	lw	s1,84(sp)
 801531c:	4946                	lw	s2,80(sp)
 801531e:	49b6                	lw	s3,76(sp)
 8015320:	4a26                	lw	s4,72(sp)
 8015322:	4a96                	lw	s5,68(sp)
 8015324:	3462                	fld	fs0,56(sp)
 8015326:	6125                	addi	sp,sp,96
 8015328:	8082                	ret
 801532a:	4a52                	lw	s4,20(sp)
 801532c:	7ff007b7          	lui	a5,0x7ff00
 8015330:	4ac2                	lw	s5,16(sp)
 8015332:	01447433          	and	s0,s0,s4
 8015336:	0087cd63          	blt	a5,s0,8015350 <__ieee754_pow+0xa6>
 801533a:	00f41463          	bne	s0,a5,8015342 <__ieee754_pow+0x98>
 801533e:	fc0a96e3          	bnez	s5,801530a <__ieee754_pow+0x60>
 8015342:	7ff007b7          	lui	a5,0x7ff00
 8015346:	0127c563          	blt	a5,s2,8015350 <__ieee754_pow+0xa6>
 801534a:	02f91363          	bne	s2,a5,8015370 <__ieee754_pow+0xc6>
 801534e:	c30d                	beqz	a4,8015370 <__ieee754_pow+0xc6>
 8015350:	4752                	lw	a4,20(sp)
 8015352:	c01007b7          	lui	a5,0xc0100
 8015356:	97ba                	add	a5,a5,a4
 8015358:	4742                	lw	a4,16(sp)
 801535a:	8fd9                	or	a5,a5,a4
 801535c:	f7dd                	bnez	a5,801530a <__ieee754_pow+0x60>
 801535e:	47f2                	lw	a5,28(sp)
 8015360:	4762                	lw	a4,24(sp)
 8015362:	69379793          	binvi	a5,a5,0x13
 8015366:	837d                	srli	a4,a4,0x1f
 8015368:	0786                	slli	a5,a5,0x1
 801536a:	8fd9                	or	a5,a5,a4
 801536c:	4762                	lw	a4,24(sp)
 801536e:	b761                	j	80152f6 <__ieee754_pow+0x4c>
 8015370:	4481                	li	s1,0
 8015372:	0c0a5463          	bgez	s4,801543a <__ieee754_pow+0x190>
 8015376:	434007b7          	lui	a5,0x43400
 801537a:	0af95f63          	bge	s2,a5,8015438 <__ieee754_pow+0x18e>
 801537e:	3ff007b7          	lui	a5,0x3ff00
 8015382:	02f94663          	blt	s2,a5,80153ae <__ieee754_pow+0x104>
 8015386:	41495793          	srai	a5,s2,0x14
 801538a:	c0178693          	addi	a3,a5,-1023 # 3feffc01 <_sp+0x37dbfc01>
 801538e:	47d1                	li	a5,20
 8015390:	06d7d963          	bge	a5,a3,8015402 <__ieee754_pow+0x158>
 8015394:	03400793          	li	a5,52
 8015398:	8f95                	sub	a5,a5,a3
 801539a:	46e2                	lw	a3,24(sp)
 801539c:	00f6d6b3          	srl	a3,a3,a5
 80153a0:	00f697b3          	sll	a5,a3,a5
 80153a4:	00e79563          	bne	a5,a4,80153ae <__ieee754_pow+0x104>
 80153a8:	8a85                	andi	a3,a3,1
 80153aa:	4489                	li	s1,2
 80153ac:	8c95                	sub	s1,s1,a3
 80153ae:	c72d                	beqz	a4,8015418 <__ieee754_pow+0x16e>
 80153b0:	2542                	fld	fa0,16(sp)
 80153b2:	021000ef          	jal	ra,8015bd2 <fabs>
 80153b6:	a42a                	fsd	fa0,8(sp)
 80153b8:	4622                	lw	a2,8(sp)
 80153ba:	46b2                	lw	a3,12(sp)
 80153bc:	c432                	sw	a2,8(sp)
 80153be:	c636                	sw	a3,12(sp)
 80153c0:	0e0a9763          	bnez	s5,80154ae <__ieee754_pow+0x204>
 80153c4:	c801                	beqz	s0,80153d4 <__ieee754_pow+0x12a>
 80153c6:	47d2                	lw	a5,20(sp)
 80153c8:	3ff00737          	lui	a4,0x3ff00
 80153cc:	078a                	slli	a5,a5,0x2
 80153ce:	8389                	srli	a5,a5,0x2
 80153d0:	0ce79f63          	bne	a5,a4,80154ae <__ieee754_pow+0x204>
 80153d4:	0009da63          	bgez	s3,80153e8 <__ieee754_pow+0x13e>
 80153d8:	2722                	fld	fa4,8(sp)
 80153da:	00102797          	auipc	a5,0x102
 80153de:	44e7b787          	fld	fa5,1102(a5) # 8117828 <_impure_ptr+0x4>
 80153e2:	1ae7f7d3          	fdiv.d	fa5,fa5,fa4
 80153e6:	a43e                	fsd	fa5,8(sp)
 80153e8:	f20a56e3          	bgez	s4,8015314 <__ieee754_pow+0x6a>
 80153ec:	c01007b7          	lui	a5,0xc0100
 80153f0:	943e                	add	s0,s0,a5
 80153f2:	8c45                	or	s0,s0,s1
 80153f4:	e845                	bnez	s0,80154a4 <__ieee754_pow+0x1fa>
 80153f6:	27a2                	fld	fa5,8(sp)
 80153f8:	0af7f7d3          	fsub.d	fa5,fa5,fa5
 80153fc:	1af7f7d3          	fdiv.d	fa5,fa5,fa5
 8015400:	bf09                	j	8015312 <__ieee754_pow+0x68>
 8015402:	f75d                	bnez	a4,80153b0 <__ieee754_pow+0x106>
 8015404:	8f95                	sub	a5,a5,a3
 8015406:	40f95733          	sra	a4,s2,a5
 801540a:	00f717b3          	sll	a5,a4,a5
 801540e:	01279563          	bne	a5,s2,8015418 <__ieee754_pow+0x16e>
 8015412:	8b05                	andi	a4,a4,1
 8015414:	4489                	li	s1,2
 8015416:	8c99                	sub	s1,s1,a4
 8015418:	3ff007b7          	lui	a5,0x3ff00
 801541c:	04f91b63          	bne	s2,a5,8015472 <__ieee754_pow+0x1c8>
 8015420:	27c2                	fld	fa5,16(sp)
 8015422:	a43e                	fsd	fa5,8(sp)
 8015424:	ee09d8e3          	bgez	s3,8015314 <__ieee754_pow+0x6a>
 8015428:	2722                	fld	fa4,8(sp)
 801542a:	00102797          	auipc	a5,0x102
 801542e:	3fe7b787          	fld	fa5,1022(a5) # 8117828 <_impure_ptr+0x4>
 8015432:	1ae7f7d3          	fdiv.d	fa5,fa5,fa4
 8015436:	bdf1                	j	8015312 <__ieee754_pow+0x68>
 8015438:	4489                	li	s1,2
 801543a:	fb3d                	bnez	a4,80153b0 <__ieee754_pow+0x106>
 801543c:	7ff007b7          	lui	a5,0x7ff00
 8015440:	fcf91ce3          	bne	s2,a5,8015418 <__ieee754_pow+0x16e>
 8015444:	4742                	lw	a4,16(sp)
 8015446:	c01007b7          	lui	a5,0xc0100
 801544a:	97a2                	add	a5,a5,s0
 801544c:	8fd9                	or	a5,a5,a4
 801544e:	50078763          	beqz	a5,801595c <__ieee754_pow+0x6b2>
 8015452:	3ff007b7          	lui	a5,0x3ff00
 8015456:	c402                	sw	zero,8(sp)
 8015458:	c602                	sw	zero,12(sp)
 801545a:	00f44663          	blt	s0,a5,8015466 <__ieee754_pow+0x1bc>
 801545e:	ea09cbe3          	bltz	s3,8015314 <__ieee754_pow+0x6a>
 8015462:	27e2                	fld	fa5,24(sp)
 8015464:	b57d                	j	8015312 <__ieee754_pow+0x68>
 8015466:	ea09d7e3          	bgez	s3,8015314 <__ieee754_pow+0x6a>
 801546a:	27e2                	fld	fa5,24(sp)
 801546c:	22f797d3          	fneg.d	fa5,fa5
 8015470:	b54d                	j	8015312 <__ieee754_pow+0x68>
 8015472:	400007b7          	lui	a5,0x40000
 8015476:	00f99663          	bne	s3,a5,8015482 <__ieee754_pow+0x1d8>
 801547a:	27c2                	fld	fa5,16(sp)
 801547c:	12f7f7d3          	fmul.d	fa5,fa5,fa5
 8015480:	bd49                	j	8015312 <__ieee754_pow+0x68>
 8015482:	3fe007b7          	lui	a5,0x3fe00
 8015486:	f2f995e3          	bne	s3,a5,80153b0 <__ieee754_pow+0x106>
 801548a:	f20a43e3          	bltz	s4,80153b0 <__ieee754_pow+0x106>
 801548e:	4466                	lw	s0,88(sp)
 8015490:	2542                	fld	fa0,16(sp)
 8015492:	40f6                	lw	ra,92(sp)
 8015494:	44d6                	lw	s1,84(sp)
 8015496:	4946                	lw	s2,80(sp)
 8015498:	49b6                	lw	s3,76(sp)
 801549a:	4a26                	lw	s4,72(sp)
 801549c:	4a96                	lw	s5,68(sp)
 801549e:	3462                	fld	fs0,56(sp)
 80154a0:	6125                	addi	sp,sp,96
 80154a2:	a1d1                	j	8015966 <__ieee754_sqrt>
 80154a4:	4785                	li	a5,1
 80154a6:	e6f497e3          	bne	s1,a5,8015314 <__ieee754_pow+0x6a>
 80154aa:	27a2                	fld	fa5,8(sp)
 80154ac:	b7c1                	j	801546c <__ieee754_pow+0x1c2>
 80154ae:	47d2                	lw	a5,20(sp)
 80154b0:	01f7d613          	srli	a2,a5,0x1f
 80154b4:	167d                	addi	a2,a2,-1
 80154b6:	00c4e7b3          	or	a5,s1,a2
 80154ba:	e399                	bnez	a5,80154c0 <__ieee754_pow+0x216>
 80154bc:	27c2                	fld	fa5,16(sp)
 80154be:	bf2d                	j	80153f8 <__ieee754_pow+0x14e>
 80154c0:	41e007b7          	lui	a5,0x41e00
 80154c4:	1127dc63          	bge	a5,s2,80155dc <__ieee754_pow+0x332>
 80154c8:	43f007b7          	lui	a5,0x43f00
 80154cc:	0327d363          	bge	a5,s2,80154f2 <__ieee754_pow+0x248>
 80154d0:	3ff007b7          	lui	a5,0x3ff00
 80154d4:	02f45763          	bge	s0,a5,8015502 <__ieee754_pow+0x258>
 80154d8:	0209d763          	bgez	s3,8015506 <__ieee754_pow+0x25c>
 80154dc:	4501                	li	a0,0
 80154de:	4466                	lw	s0,88(sp)
 80154e0:	40f6                	lw	ra,92(sp)
 80154e2:	44d6                	lw	s1,84(sp)
 80154e4:	4946                	lw	s2,80(sp)
 80154e6:	49b6                	lw	s3,76(sp)
 80154e8:	4a26                	lw	s4,72(sp)
 80154ea:	4a96                	lw	s5,68(sp)
 80154ec:	3462                	fld	fs0,56(sp)
 80154ee:	6125                	addi	sp,sp,96
 80154f0:	a9f1                	j	80159cc <__math_oflow>
 80154f2:	3ff007b7          	lui	a5,0x3ff00
 80154f6:	ffe78713          	addi	a4,a5,-2 # 3feffffe <_sp+0x37dbfffe>
 80154fa:	fc875fe3          	bge	a4,s0,80154d8 <__ieee754_pow+0x22e>
 80154fe:	0087df63          	bge	a5,s0,801551c <__ieee754_pow+0x272>
 8015502:	fd304de3          	bgtz	s3,80154dc <__ieee754_pow+0x232>
 8015506:	4501                	li	a0,0
 8015508:	4466                	lw	s0,88(sp)
 801550a:	40f6                	lw	ra,92(sp)
 801550c:	44d6                	lw	s1,84(sp)
 801550e:	4946                	lw	s2,80(sp)
 8015510:	49b6                	lw	s3,76(sp)
 8015512:	4a26                	lw	s4,72(sp)
 8015514:	4a96                	lw	s5,68(sp)
 8015516:	3462                	fld	fs0,56(sp)
 8015518:	6125                	addi	sp,sp,96
 801551a:	a15d                	j	80159c0 <__math_uflow>
 801551c:	2722                	fld	fa4,8(sp)
 801551e:	00102797          	auipc	a5,0x102
 8015522:	30a7b787          	fld	fa5,778(a5) # 8117828 <_impure_ptr+0x4>
 8015526:	00102797          	auipc	a5,0x102
 801552a:	34a7b607          	fld	fa2,842(a5) # 8117870 <_impure_ptr+0x4c>
 801552e:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015532:	00102797          	auipc	a5,0x102
 8015536:	3367b687          	fld	fa3,822(a5) # 8117868 <_impure_ptr+0x44>
 801553a:	c402                	sw	zero,8(sp)
 801553c:	62d7f6cb          	fnmsub.d	fa3,fa5,fa3,fa2
 8015540:	00102797          	auipc	a5,0x102
 8015544:	3387b607          	fld	fa2,824(a5) # 8117878 <_impure_ptr+0x54>
 8015548:	12f7f753          	fmul.d	fa4,fa5,fa5
 801554c:	62f6f6cb          	fnmsub.d	fa3,fa3,fa5,fa2
 8015550:	00102797          	auipc	a5,0x102
 8015554:	3407b607          	fld	fa2,832(a5) # 8117890 <_impure_ptr+0x6c>
 8015558:	12d77753          	fmul.d	fa4,fa4,fa3
 801555c:	00102797          	auipc	a5,0x102
 8015560:	3247b687          	fld	fa3,804(a5) # 8117880 <_impure_ptr+0x5c>
 8015564:	12d776d3          	fmul.d	fa3,fa4,fa3
 8015568:	00102797          	auipc	a5,0x102
 801556c:	3207b707          	fld	fa4,800(a5) # 8117888 <_impure_ptr+0x64>
 8015570:	6ae7f747          	fmsub.d	fa4,fa5,fa4,fa3
 8015574:	72c7f6c3          	fmadd.d	fa3,fa5,fa2,fa4
 8015578:	a836                	fsd	fa3,16(sp)
 801557a:	47d2                	lw	a5,20(sp)
 801557c:	c63e                	sw	a5,12(sp)
 801557e:	26a2                	fld	fa3,8(sp)
 8015580:	6ac7f7cb          	fnmsub.d	fa5,fa5,fa2,fa3
 8015584:	14fd                	addi	s1,s1,-1
 8015586:	8e45                	or	a2,a2,s1
 8015588:	0af77753          	fsub.d	fa4,fa4,fa5
 801558c:	22061363          	bnez	a2,80157b2 <__ieee754_pow+0x508>
 8015590:	00102797          	auipc	a5,0x102
 8015594:	2d07b407          	fld	fs0,720(a5) # 8117860 <_impure_ptr+0x3c>
 8015598:	47f2                	lw	a5,28(sp)
 801559a:	c402                	sw	zero,8(sp)
 801559c:	27e2                	fld	fa5,24(sp)
 801559e:	c63e                	sw	a5,12(sp)
 80155a0:	2622                	fld	fa2,8(sp)
 80155a2:	409007b7          	lui	a5,0x40900
 80155a6:	0ac7f7d3          	fsub.d	fa5,fa5,fa2
 80155aa:	2662                	fld	fa2,24(sp)
 80155ac:	12c77753          	fmul.d	fa4,fa4,fa2
 80155b0:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 80155b4:	2722                	fld	fa4,8(sp)
 80155b6:	12e6f753          	fmul.d	fa4,fa3,fa4
 80155ba:	02e7f6d3          	fadd.d	fa3,fa5,fa4
 80155be:	a436                	fsd	fa3,8(sp)
 80155c0:	4832                	lw	a6,12(sp)
 80155c2:	34f84863          	blt	a6,a5,8015912 <__ieee754_pow+0x668>
 80155c6:	4722                	lw	a4,8(sp)
 80155c8:	40f807b3          	sub	a5,a6,a5
 80155cc:	8fd9                	or	a5,a5,a4
 80155ce:	1e078763          	beqz	a5,80157bc <__ieee754_pow+0x512>
 80155d2:	d20007d3          	fcvt.d.w	fa5,zero
 80155d6:	a2f41553          	flt.d	a0,fs0,fa5
 80155da:	b711                	j	80154de <__ieee754_pow+0x234>
 80155dc:	4752                	lw	a4,20(sp)
 80155de:	7ff007b7          	lui	a5,0x7ff00
 80155e2:	4681                	li	a3,0
 80155e4:	8ff9                	and	a5,a5,a4
 80155e6:	ef81                	bnez	a5,80155fe <__ieee754_pow+0x354>
 80155e8:	2722                	fld	fa4,8(sp)
 80155ea:	00102797          	auipc	a5,0x102
 80155ee:	2ae7b787          	fld	fa5,686(a5) # 8117898 <_impure_ptr+0x74>
 80155f2:	fcb00693          	li	a3,-53
 80155f6:	12f777d3          	fmul.d	fa5,fa4,fa5
 80155fa:	a43e                	fsd	fa5,8(sp)
 80155fc:	4432                	lw	s0,12(sp)
 80155fe:	00100537          	lui	a0,0x100
 8015602:	41445713          	srai	a4,s0,0x14
 8015606:	fff50793          	addi	a5,a0,-1 # fffff <__HEAP_SIZE+0xff7ff>
 801560a:	0003a5b7          	lui	a1,0x3a
 801560e:	8c7d                	and	s0,s0,a5
 8015610:	c0170713          	addi	a4,a4,-1023 # 3feffc01 <_sp+0x37dbfc01>
 8015614:	3ff007b7          	lui	a5,0x3ff00
 8015618:	88e58593          	addi	a1,a1,-1906 # 3988e <__HEAP_SIZE+0x3908e>
 801561c:	9736                	add	a4,a4,a3
 801561e:	8fc1                	or	a5,a5,s0
 8015620:	4681                	li	a3,0
 8015622:	0085dc63          	bge	a1,s0,801563a <__ieee754_pow+0x390>
 8015626:	000bb5b7          	lui	a1,0xbb
 801562a:	67958593          	addi	a1,a1,1657 # bb679 <__HEAP_SIZE+0xbae79>
 801562e:	4685                	li	a3,1
 8015630:	0085d563          	bge	a1,s0,801563a <__ieee754_pow+0x390>
 8015634:	0705                	addi	a4,a4,1
 8015636:	8f89                	sub	a5,a5,a0
 8015638:	4681                	li	a3,0
 801563a:	45a2                	lw	a1,8(sp)
 801563c:	00103517          	auipc	a0,0x103
 8015640:	6ac50513          	addi	a0,a0,1708 # 8118ce8 <bp>
 8015644:	ca3e                	sw	a5,20(sp)
 8015646:	c82e                	sw	a1,16(sp)
 8015648:	00369593          	slli	a1,a3,0x3
 801564c:	952e                	add	a0,a0,a1
 801564e:	2114                	fld	fa3,0(a0)
 8015650:	27c2                	fld	fa5,16(sp)
 8015652:	8785                	srai	a5,a5,0x1
 8015654:	06ca                	slli	a3,a3,0x12
 8015656:	02f6f653          	fadd.d	fa2,fa3,fa5
 801565a:	0ad7f753          	fsub.d	fa4,fa5,fa3
 801565e:	00102517          	auipc	a0,0x102
 8015662:	1ca53787          	fld	fa5,458(a0) # 8117828 <_impure_ptr+0x4>
 8015666:	29d79793          	bseti	a5,a5,0x1d
 801566a:	d402                	sw	zero,40(sp)
 801566c:	c402                	sw	zero,8(sp)
 801566e:	1ac7f653          	fdiv.d	fa2,fa5,fa2
 8015672:	12c777d3          	fmul.d	fa5,fa4,fa2
 8015676:	b03e                	fsd	fa5,32(sp)
 8015678:	5512                	lw	a0,36(sp)
 801567a:	c62a                	sw	a0,12(sp)
 801567c:	00080537          	lui	a0,0x80
 8015680:	97aa                	add	a5,a5,a0
 8015682:	97b6                	add	a5,a5,a3
 8015684:	d63e                	sw	a5,44(sp)
 8015686:	37a2                	fld	fa5,40(sp)
 8015688:	35a2                	fld	fa1,40(sp)
 801568a:	0ad7f7d3          	fsub.d	fa5,fa5,fa3
 801568e:	26c2                	fld	fa3,16(sp)
 8015690:	c802                	sw	zero,16(sp)
 8015692:	0af6f7d3          	fsub.d	fa5,fa3,fa5
 8015696:	26a2                	fld	fa3,8(sp)
 8015698:	72b6f74b          	fnmsub.d	fa4,fa3,fa1,fa4
 801569c:	00102797          	auipc	a5,0x102
 80156a0:	20c7b587          	fld	fa1,524(a5) # 81178a8 <_impure_ptr+0x84>
 80156a4:	72f6f7cb          	fnmsub.d	fa5,fa3,fa5,fa4
 80156a8:	3702                	fld	fa4,32(sp)
 80156aa:	12c7f7d3          	fmul.d	fa5,fa5,fa2
 80156ae:	12e77653          	fmul.d	fa2,fa4,fa4
 80156b2:	00102797          	auipc	a5,0x102
 80156b6:	1ee7b707          	fld	fa4,494(a5) # 81178a0 <_impure_ptr+0x7c>
 80156ba:	5ae67743          	fmadd.d	fa4,fa2,fa4,fa1
 80156be:	00102797          	auipc	a5,0x102
 80156c2:	1f27b587          	fld	fa1,498(a5) # 81178b0 <_impure_ptr+0x8c>
 80156c6:	12c676d3          	fmul.d	fa3,fa2,fa2
 80156ca:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 80156ce:	00102797          	auipc	a5,0x102
 80156d2:	1ea7b587          	fld	fa1,490(a5) # 81178b8 <_impure_ptr+0x94>
 80156d6:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 80156da:	00102797          	auipc	a5,0x102
 80156de:	1e67b587          	fld	fa1,486(a5) # 81178c0 <_impure_ptr+0x9c>
 80156e2:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 80156e6:	00102797          	auipc	a5,0x102
 80156ea:	1e27b587          	fld	fa1,482(a5) # 81178c8 <_impure_ptr+0xa4>
 80156ee:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 80156f2:	25a2                	fld	fa1,8(sp)
 80156f4:	3602                	fld	fa2,32(sp)
 80156f6:	02b67653          	fadd.d	fa2,fa2,fa1
 80156fa:	12f67653          	fmul.d	fa2,fa2,fa5
 80156fe:	62e6f743          	fmadd.d	fa4,fa3,fa4,fa2
 8015702:	00102797          	auipc	a5,0x102
 8015706:	1ce7b687          	fld	fa3,462(a5) # 81178d0 <_impure_ptr+0xac>
 801570a:	6ab5f643          	fmadd.d	fa2,fa1,fa1,fa3
 801570e:	02e67653          	fadd.d	fa2,fa2,fa4
 8015712:	b432                	fsd	fa2,40(sp)
 8015714:	57b2                	lw	a5,44(sp)
 8015716:	ca3e                	sw	a5,20(sp)
 8015718:	2642                	fld	fa2,16(sp)
 801571a:	0ad676d3          	fsub.d	fa3,fa2,fa3
 801571e:	6ab5f6cb          	fnmsub.d	fa3,fa1,fa1,fa3
 8015722:	0ad77753          	fsub.d	fa4,fa4,fa3
 8015726:	3682                	fld	fa3,32(sp)
 8015728:	d002                	sw	zero,32(sp)
 801572a:	12d77753          	fmul.d	fa4,fa4,fa3
 801572e:	26c2                	fld	fa3,16(sp)
 8015730:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015734:	7ab6f743          	fmadd.d	fa4,fa3,fa1,fa5
 8015738:	26c2                	fld	fa3,16(sp)
 801573a:	b43a                	fsd	fa4,40(sp)
 801573c:	57b2                	lw	a5,44(sp)
 801573e:	d23e                	sw	a5,36(sp)
 8015740:	3602                	fld	fa2,32(sp)
 8015742:	62d5f74b          	fnmsub.d	fa4,fa1,fa3,fa2
 8015746:	22c606d3          	fmv.d	fa3,fa2
 801574a:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 801574e:	00102797          	auipc	a5,0x102
 8015752:	18a7b707          	fld	fa4,394(a5) # 81178d8 <_impure_ptr+0xb4>
 8015756:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 801575a:	00102797          	auipc	a5,0x102
 801575e:	1867b707          	fld	fa4,390(a5) # 81178e0 <_impure_ptr+0xbc>
 8015762:	00103797          	auipc	a5,0x103
 8015766:	5a678793          	addi	a5,a5,1446 # 8118d08 <dp_l>
 801576a:	97ae                	add	a5,a5,a1
 801576c:	7ac77743          	fmadd.d	fa4,fa4,fa2,fa5
 8015770:	239c                	fld	fa5,0(a5)
 8015772:	00102797          	auipc	a5,0x102
 8015776:	1767b607          	fld	fa2,374(a5) # 81178e8 <_impure_ptr+0xc4>
 801577a:	00103797          	auipc	a5,0x103
 801577e:	57e78793          	addi	a5,a5,1406 # 8118cf8 <dp_h>
 8015782:	97ae                	add	a5,a5,a1
 8015784:	238c                	fld	fa1,0(a5)
 8015786:	02f77753          	fadd.d	fa4,fa4,fa5
 801578a:	d20707d3          	fcvt.d.w	fa5,a4
 801578e:	72d676c3          	fmadd.d	fa3,fa2,fa3,fa4
 8015792:	02b6f6d3          	fadd.d	fa3,fa3,fa1
 8015796:	02f6f6d3          	fadd.d	fa3,fa3,fa5
 801579a:	a836                	fsd	fa3,16(sp)
 801579c:	47d2                	lw	a5,20(sp)
 801579e:	c63e                	sw	a5,12(sp)
 80157a0:	26a2                	fld	fa3,8(sp)
 80157a2:	0af6f7d3          	fsub.d	fa5,fa3,fa5
 80157a6:	0ab7f7d3          	fsub.d	fa5,fa5,fa1
 80157aa:	3582                	fld	fa1,32(sp)
 80157ac:	7ac5f7cb          	fnmsub.d	fa5,fa1,fa2,fa5
 80157b0:	bbd1                	j	8015584 <__ieee754_pow+0x2da>
 80157b2:	00102797          	auipc	a5,0x102
 80157b6:	0767b407          	fld	fs0,118(a5) # 8117828 <_impure_ptr+0x4>
 80157ba:	bbf9                	j	8015598 <__ieee754_pow+0x2ee>
 80157bc:	02e7f653          	fadd.d	fa2,fa5,fa4
 80157c0:	00102797          	auipc	a5,0x102
 80157c4:	1307b687          	fld	fa3,304(a5) # 81178f0 <_impure_ptr+0xcc>
 80157c8:	02d7f6d3          	fadd.d	fa3,fa5,fa3
 80157cc:	0ae67653          	fsub.d	fa2,fa2,fa4
 80157d0:	a2d617d3          	flt.d	a5,fa2,fa3
 80157d4:	de079fe3          	bnez	a5,80155d2 <__ieee754_pow+0x328>
 80157d8:	4732                	lw	a4,12(sp)
 80157da:	800007b7          	lui	a5,0x80000
 80157de:	4501                	li	a0,0
 80157e0:	40f777b3          	andn	a5,a4,a5
 80157e4:	3fe00737          	lui	a4,0x3fe00
 80157e8:	04f75863          	bge	a4,a5,8015838 <__ieee754_pow+0x58e>
 80157ec:	4147d513          	srai	a0,a5,0x14
 80157f0:	47b2                	lw	a5,12(sp)
 80157f2:	001005b7          	lui	a1,0x100
 80157f6:	c0250513          	addi	a0,a0,-1022 # 7fc02 <__HEAP_SIZE+0x7f402>
 80157fa:	40a5d533          	sra	a0,a1,a0
 80157fe:	953e                	add	a0,a0,a5
 8015800:	41455793          	srai	a5,a0,0x14
 8015804:	7ff7f793          	andi	a5,a5,2047
 8015808:	c0178713          	addi	a4,a5,-1023 # 7ffffc01 <_sp+0x77ebfc01>
 801580c:	fff58793          	addi	a5,a1,-1 # fffff <__HEAP_SIZE+0xff7ff>
 8015810:	40e7d6b3          	sra	a3,a5,a4
 8015814:	40d578b3          	andn	a7,a0,a3
 8015818:	4301                	li	t1,0
 801581a:	8d7d                	and	a0,a0,a5
 801581c:	47d1                	li	a5,20
 801581e:	c41a                	sw	t1,8(sp)
 8015820:	c646                	sw	a7,12(sp)
 8015822:	8d4d                	or	a0,a0,a1
 8015824:	8f99                	sub	a5,a5,a4
 8015826:	26a2                	fld	fa3,8(sp)
 8015828:	40f55533          	sra	a0,a0,a5
 801582c:	00085463          	bgez	a6,8015834 <__ieee754_pow+0x58a>
 8015830:	40a00533          	neg	a0,a0
 8015834:	0ad77753          	fsub.d	fa4,fa4,fa3
 8015838:	02f776d3          	fadd.d	fa3,fa4,fa5
 801583c:	c402                	sw	zero,8(sp)
 801583e:	a836                	fsd	fa3,16(sp)
 8015840:	47d2                	lw	a5,20(sp)
 8015842:	c63e                	sw	a5,12(sp)
 8015844:	26a2                	fld	fa3,8(sp)
 8015846:	00102797          	auipc	a5,0x102
 801584a:	0d27b587          	fld	fa1,210(a5) # 8117918 <_impure_ptr+0xf4>
 801584e:	0ae6f753          	fsub.d	fa4,fa3,fa4
 8015852:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015856:	00102797          	auipc	a5,0x102
 801585a:	0a27b707          	fld	fa4,162(a5) # 81178f8 <_impure_ptr+0xd4>
 801585e:	12d77753          	fmul.d	fa4,fa4,fa3
 8015862:	00102797          	auipc	a5,0x102
 8015866:	09e7b687          	fld	fa3,158(a5) # 8117900 <_impure_ptr+0xdc>
 801586a:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 801586e:	26a2                	fld	fa3,8(sp)
 8015870:	00102797          	auipc	a5,0x102
 8015874:	0987b707          	fld	fa4,152(a5) # 8117908 <_impure_ptr+0xe4>
 8015878:	7ad77643          	fmadd.d	fa2,fa4,fa3,fa5
 801587c:	62e6f74b          	fnmsub.d	fa4,fa3,fa4,fa2
 8015880:	12c676d3          	fmul.d	fa3,fa2,fa2
 8015884:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015888:	00102797          	auipc	a5,0x102
 801588c:	0887b707          	fld	fa4,136(a5) # 8117910 <_impure_ptr+0xec>
 8015890:	5ae6f743          	fmadd.d	fa4,fa3,fa4,fa1
 8015894:	00102797          	auipc	a5,0x102
 8015898:	08c7b587          	fld	fa1,140(a5) # 8117920 <_impure_ptr+0xfc>
 801589c:	7af677c3          	fmadd.d	fa5,fa2,fa5,fa5
 80158a0:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 80158a4:	00102797          	auipc	a5,0x102
 80158a8:	0847b587          	fld	fa1,132(a5) # 8117928 <_impure_ptr+0x104>
 80158ac:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 80158b0:	00102797          	auipc	a5,0x102
 80158b4:	0807b587          	fld	fa1,128(a5) # 8117930 <_impure_ptr+0x10c>
 80158b8:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 80158bc:	00102797          	auipc	a5,0x102
 80158c0:	07c7b587          	fld	fa1,124(a5) # 8117938 <_impure_ptr+0x114>
 80158c4:	62d7774b          	fnmsub.d	fa4,fa4,fa3,fa2
 80158c8:	12e676d3          	fmul.d	fa3,fa2,fa4
 80158cc:	0ab77753          	fsub.d	fa4,fa4,fa1
 80158d0:	1ae6f753          	fdiv.d	fa4,fa3,fa4
 80158d4:	0af777d3          	fsub.d	fa5,fa4,fa5
 80158d8:	00102797          	auipc	a5,0x102
 80158dc:	f507b707          	fld	fa4,-176(a5) # 8117828 <_impure_ptr+0x4>
 80158e0:	01451793          	slli	a5,a0,0x14
 80158e4:	0ac7f7d3          	fsub.d	fa5,fa5,fa2
 80158e8:	0af777d3          	fsub.d	fa5,fa4,fa5
 80158ec:	a43e                	fsd	fa5,8(sp)
 80158ee:	4732                	lw	a4,12(sp)
 80158f0:	97ba                	add	a5,a5,a4
 80158f2:	4147d713          	srai	a4,a5,0x14
 80158f6:	06e04063          	bgtz	a4,8015956 <__ieee754_pow+0x6ac>
 80158fa:	22f78553          	fmv.d	fa0,fa5
 80158fe:	24e5                	jal	8015be6 <scalbn>
 8015900:	a42a                	fsd	fa0,8(sp)
 8015902:	4622                	lw	a2,8(sp)
 8015904:	46b2                	lw	a3,12(sp)
 8015906:	c432                	sw	a2,8(sp)
 8015908:	c636                	sw	a3,12(sp)
 801590a:	27a2                	fld	fa5,8(sp)
 801590c:	1287f7d3          	fmul.d	fa5,fa5,fs0
 8015910:	b409                	j	8015312 <__ieee754_pow+0x68>
 8015912:	47b2                	lw	a5,12(sp)
 8015914:	80000737          	lui	a4,0x80000
 8015918:	40e7f733          	andn	a4,a5,a4
 801591c:	4090d7b7          	lui	a5,0x4090d
 8015920:	bff78793          	addi	a5,a5,-1025 # 4090cbff <_sp+0x387ccbff>
 8015924:	eae7dae3          	bge	a5,a4,80157d8 <__ieee754_pow+0x52e>
 8015928:	4732                	lw	a4,12(sp)
 801592a:	3f6f37b7          	lui	a5,0x3f6f3
 801592e:	40078793          	addi	a5,a5,1024 # 3f6f3400 <_sp+0x375b3400>
 8015932:	97ba                	add	a5,a5,a4
 8015934:	4722                	lw	a4,8(sp)
 8015936:	8fd9                	or	a5,a5,a4
 8015938:	c791                	beqz	a5,8015944 <__ieee754_pow+0x69a>
 801593a:	d20007d3          	fcvt.d.w	fa5,zero
 801593e:	a2f41553          	flt.d	a0,fs0,fa5
 8015942:	b6d9                	j	8015508 <__ieee754_pow+0x25e>
 8015944:	02e7f6d3          	fadd.d	fa3,fa5,fa4
 8015948:	0ae6f6d3          	fsub.d	fa3,fa3,fa4
 801594c:	a2d787d3          	fle.d	a5,fa5,fa3
 8015950:	e80784e3          	beqz	a5,80157d8 <__ieee754_pow+0x52e>
 8015954:	b7dd                	j	801593a <__ieee754_pow+0x690>
 8015956:	4622                	lw	a2,8(sp)
 8015958:	86be                	mv	a3,a5
 801595a:	b775                	j	8015906 <__ieee754_pow+0x65c>
 801595c:	00102797          	auipc	a5,0x102
 8015960:	ecc7b787          	fld	fa5,-308(a5) # 8117828 <_impure_ptr+0x4>
 8015964:	b27d                	j	8015312 <__ieee754_pow+0x68>

08015966 <__ieee754_sqrt>:
 8015966:	5a057553          	fsqrt.d	fa0,fa0
 801596a:	8082                	ret

0801596c <with_errno>:
 801596c:	1101                	addi	sp,sp,-32
 801596e:	a42a                	fsd	fa0,8(sp)
 8015970:	cc22                	sw	s0,24(sp)
 8015972:	4432                	lw	s0,12(sp)
 8015974:	ca26                	sw	s1,20(sp)
 8015976:	c84a                	sw	s2,16(sp)
 8015978:	ce06                	sw	ra,28(sp)
 801597a:	44a2                	lw	s1,8(sp)
 801597c:	892a                	mv	s2,a0
 801597e:	27a9                	jal	80160c8 <__errno>
 8015980:	40f2                	lw	ra,28(sp)
 8015982:	c622                	sw	s0,12(sp)
 8015984:	4462                	lw	s0,24(sp)
 8015986:	c426                	sw	s1,8(sp)
 8015988:	01252023          	sw	s2,0(a0)
 801598c:	2522                	fld	fa0,8(sp)
 801598e:	44d2                	lw	s1,20(sp)
 8015990:	4942                	lw	s2,16(sp)
 8015992:	6105                	addi	sp,sp,32
 8015994:	8082                	ret

08015996 <xflow>:
 8015996:	1101                	addi	sp,sp,-32
 8015998:	a42a                	fsd	fa0,8(sp)
 801599a:	4622                	lw	a2,8(sp)
 801599c:	46b2                	lw	a3,12(sp)
 801599e:	c432                	sw	a2,8(sp)
 80159a0:	c636                	sw	a3,12(sp)
 80159a2:	27a2                	fld	fa5,8(sp)
 80159a4:	22f79753          	fneg.d	fa4,fa5
 80159a8:	e119                	bnez	a0,80159ae <xflow+0x18>
 80159aa:	22f78753          	fmv.d	fa4,fa5
 80159ae:	ac3a                	fsd	fa4,24(sp)
 80159b0:	2562                	fld	fa0,24(sp)
 80159b2:	02200513          	li	a0,34
 80159b6:	12a7f553          	fmul.d	fa0,fa5,fa0
 80159ba:	6105                	addi	sp,sp,32
 80159bc:	fb1ff06f          	j	801596c <with_errno>

080159c0 <__math_uflow>:
 80159c0:	00102797          	auipc	a5,0x102
 80159c4:	f807b507          	fld	fa0,-128(a5) # 8117940 <_impure_ptr+0x11c>
 80159c8:	fcfff06f          	j	8015996 <xflow>

080159cc <__math_oflow>:
 80159cc:	00102797          	auipc	a5,0x102
 80159d0:	f847b507          	fld	fa0,-124(a5) # 8117950 <_impure_ptr+0x12c>
 80159d4:	fc3ff06f          	j	8015996 <xflow>

080159d8 <atan>:
 80159d8:	1101                	addi	sp,sp,-32
 80159da:	a42a                	fsd	fa0,8(sp)
 80159dc:	46b2                	lw	a3,12(sp)
 80159de:	4622                	lw	a2,8(sp)
 80159e0:	ca26                	sw	s1,20(sp)
 80159e2:	c636                	sw	a3,12(sp)
 80159e4:	44b2                	lw	s1,12(sp)
 80159e6:	cc22                	sw	s0,24(sp)
 80159e8:	ce06                	sw	ra,28(sp)
 80159ea:	80000437          	lui	s0,0x80000
 80159ee:	c432                	sw	a2,8(sp)
 80159f0:	441007b7          	lui	a5,0x44100
 80159f4:	4084f433          	andn	s0,s1,s0
 80159f8:	02f44663          	blt	s0,a5,8015a24 <atan+0x4c>
 80159fc:	7ff007b7          	lui	a5,0x7ff00
 8015a00:	0087c663          	blt	a5,s0,8015a0c <atan+0x34>
 8015a04:	00f41963          	bne	s0,a5,8015a16 <atan+0x3e>
 8015a08:	47a2                	lw	a5,8(sp)
 8015a0a:	c791                	beqz	a5,8015a16 <atan+0x3e>
 8015a0c:	27a2                	fld	fa5,8(sp)
 8015a0e:	02f7f7d3          	fadd.d	fa5,fa5,fa5
 8015a12:	a43e                	fsd	fa5,8(sp)
 8015a14:	a265                	j	8015bbc <atan+0x1e4>
 8015a16:	1a904963          	bgtz	s1,8015bc8 <atan+0x1f0>
 8015a1a:	00102797          	auipc	a5,0x102
 8015a1e:	e367b787          	fld	fa5,-458(a5) # 8117850 <_impure_ptr+0x2c>
 8015a22:	bfc5                	j	8015a12 <atan+0x3a>
 8015a24:	3fdc07b7          	lui	a5,0x3fdc0
 8015a28:	02f45763          	bge	s0,a5,8015a56 <atan+0x7e>
 8015a2c:	3e2007b7          	lui	a5,0x3e200
 8015a30:	02f45163          	bge	s0,a5,8015a52 <atan+0x7a>
 8015a34:	2722                	fld	fa4,8(sp)
 8015a36:	00102797          	auipc	a5,0x102
 8015a3a:	f2a7b787          	fld	fa5,-214(a5) # 8117960 <_impure_ptr+0x13c>
 8015a3e:	02f777d3          	fadd.d	fa5,fa4,fa5
 8015a42:	00102797          	auipc	a5,0x102
 8015a46:	de67b707          	fld	fa4,-538(a5) # 8117828 <_impure_ptr+0x4>
 8015a4a:	a2f717d3          	flt.d	a5,fa4,fa5
 8015a4e:	16079763          	bnez	a5,8015bbc <atan+0x1e4>
 8015a52:	57fd                	li	a5,-1
 8015a54:	a081                	j	8015a94 <atan+0xbc>
 8015a56:	2ab5                	jal	8015bd2 <fabs>
 8015a58:	a42a                	fsd	fa0,8(sp)
 8015a5a:	4622                	lw	a2,8(sp)
 8015a5c:	46b2                	lw	a3,12(sp)
 8015a5e:	3ff307b7          	lui	a5,0x3ff30
 8015a62:	c432                	sw	a2,8(sp)
 8015a64:	c636                	sw	a3,12(sp)
 8015a66:	27a2                	fld	fa5,8(sp)
 8015a68:	0ef45363          	bge	s0,a5,8015b4e <atan+0x176>
 8015a6c:	3fe607b7          	lui	a5,0x3fe60
 8015a70:	0cf45263          	bge	s0,a5,8015b34 <atan+0x15c>
 8015a74:	00102797          	auipc	a5,0x102
 8015a78:	ec47b687          	fld	fa3,-316(a5) # 8117938 <_impure_ptr+0x114>
 8015a7c:	00102797          	auipc	a5,0x102
 8015a80:	de47b707          	fld	fa4,-540(a5) # 8117860 <_impure_ptr+0x3c>
 8015a84:	72d7f743          	fmadd.d	fa4,fa5,fa3,fa4
 8015a88:	02d7f7d3          	fadd.d	fa5,fa5,fa3
 8015a8c:	4781                	li	a5,0
 8015a8e:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8015a92:	a43e                	fsd	fa5,8(sp)
 8015a94:	27a2                	fld	fa5,8(sp)
 8015a96:	00102717          	auipc	a4,0x102
 8015a9a:	ee273707          	fld	fa4,-286(a4) # 8117978 <_impure_ptr+0x154>
 8015a9e:	00102717          	auipc	a4,0x102
 8015aa2:	f0a73587          	fld	fa1,-246(a4) # 81179a8 <_impure_ptr+0x184>
 8015aa6:	12f7f653          	fmul.d	fa2,fa5,fa5
 8015aaa:	00102717          	auipc	a4,0x102
 8015aae:	ec673787          	fld	fa5,-314(a4) # 8117970 <_impure_ptr+0x14c>
 8015ab2:	12c676d3          	fmul.d	fa3,fa2,fa2
 8015ab6:	72f6f7c3          	fmadd.d	fa5,fa3,fa5,fa4
 8015aba:	00102717          	auipc	a4,0x102
 8015abe:	ec673707          	fld	fa4,-314(a4) # 8117980 <_impure_ptr+0x15c>
 8015ac2:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015ac6:	00102717          	auipc	a4,0x102
 8015aca:	ec273707          	fld	fa4,-318(a4) # 8117988 <_impure_ptr+0x164>
 8015ace:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015ad2:	00102717          	auipc	a4,0x102
 8015ad6:	ebe73707          	fld	fa4,-322(a4) # 8117990 <_impure_ptr+0x16c>
 8015ada:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015ade:	00102717          	auipc	a4,0x102
 8015ae2:	eba73707          	fld	fa4,-326(a4) # 8117998 <_impure_ptr+0x174>
 8015ae6:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015aea:	00102717          	auipc	a4,0x102
 8015aee:	eb673707          	fld	fa4,-330(a4) # 81179a0 <_impure_ptr+0x17c>
 8015af2:	5ae6f743          	fmadd.d	fa4,fa3,fa4,fa1
 8015af6:	00102717          	auipc	a4,0x102
 8015afa:	eba73587          	fld	fa1,-326(a4) # 81179b0 <_impure_ptr+0x18c>
 8015afe:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b02:	00102717          	auipc	a4,0x102
 8015b06:	eb673587          	fld	fa1,-330(a4) # 81179b8 <_impure_ptr+0x194>
 8015b0a:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b0e:	00102717          	auipc	a4,0x102
 8015b12:	eb273587          	fld	fa1,-334(a4) # 81179c0 <_impure_ptr+0x19c>
 8015b16:	577d                	li	a4,-1
 8015b18:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b1c:	12d77753          	fmul.d	fa4,fa4,fa3
 8015b20:	72c7f7c3          	fmadd.d	fa5,fa5,fa2,fa4
 8015b24:	2722                	fld	fa4,8(sp)
 8015b26:	12f777d3          	fmul.d	fa5,fa4,fa5
 8015b2a:	06e79063          	bne	a5,a4,8015b8a <atan+0x1b2>
 8015b2e:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015b32:	b5c5                	j	8015a12 <atan+0x3a>
 8015b34:	00102797          	auipc	a5,0x102
 8015b38:	cf47b707          	fld	fa4,-780(a5) # 8117828 <_impure_ptr+0x4>
 8015b3c:	0ae7f6d3          	fsub.d	fa3,fa5,fa4
 8015b40:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 8015b44:	4785                	li	a5,1
 8015b46:	1af6f7d3          	fdiv.d	fa5,fa3,fa5
 8015b4a:	a43e                	fsd	fa5,8(sp)
 8015b4c:	b7a1                	j	8015a94 <atan+0xbc>
 8015b4e:	400387b7          	lui	a5,0x40038
 8015b52:	02f45363          	bge	s0,a5,8015b78 <atan+0x1a0>
 8015b56:	00102797          	auipc	a5,0x102
 8015b5a:	e127b707          	fld	fa4,-494(a5) # 8117968 <_impure_ptr+0x144>
 8015b5e:	00102797          	auipc	a5,0x102
 8015b62:	cca7b607          	fld	fa2,-822(a5) # 8117828 <_impure_ptr+0x4>
 8015b66:	0ae7f6d3          	fsub.d	fa3,fa5,fa4
 8015b6a:	62e7f7c3          	fmadd.d	fa5,fa5,fa4,fa2
 8015b6e:	4789                	li	a5,2
 8015b70:	1af6f7d3          	fdiv.d	fa5,fa3,fa5
 8015b74:	a43e                	fsd	fa5,8(sp)
 8015b76:	bf39                	j	8015a94 <atan+0xbc>
 8015b78:	00102797          	auipc	a5,0x102
 8015b7c:	ce87b707          	fld	fa4,-792(a5) # 8117860 <_impure_ptr+0x3c>
 8015b80:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8015b84:	478d                	li	a5,3
 8015b86:	a43e                	fsd	fa5,8(sp)
 8015b88:	b731                	j	8015a94 <atan+0xbc>
 8015b8a:	078e                	slli	a5,a5,0x3
 8015b8c:	00103717          	auipc	a4,0x103
 8015b90:	18c70713          	addi	a4,a4,396 # 8118d18 <atanhi>
 8015b94:	00103697          	auipc	a3,0x103
 8015b98:	1a468693          	addi	a3,a3,420 # 8118d38 <atanlo>
 8015b9c:	973e                	add	a4,a4,a5
 8015b9e:	97b6                	add	a5,a5,a3
 8015ba0:	2398                	fld	fa4,0(a5)
 8015ba2:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015ba6:	2722                	fld	fa4,8(sp)
 8015ba8:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015bac:	2318                	fld	fa4,0(a4)
 8015bae:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015bb2:	a43e                	fsd	fa5,8(sp)
 8015bb4:	22f797d3          	fneg.d	fa5,fa5
 8015bb8:	e404cde3          	bltz	s1,8015a12 <atan+0x3a>
 8015bbc:	40f2                	lw	ra,28(sp)
 8015bbe:	4462                	lw	s0,24(sp)
 8015bc0:	2522                	fld	fa0,8(sp)
 8015bc2:	44d2                	lw	s1,20(sp)
 8015bc4:	6105                	addi	sp,sp,32
 8015bc6:	8082                	ret
 8015bc8:	00102797          	auipc	a5,0x102
 8015bcc:	c687b787          	fld	fa5,-920(a5) # 8117830 <_impure_ptr+0xc>
 8015bd0:	b589                	j	8015a12 <atan+0x3a>

08015bd2 <fabs>:
 8015bd2:	22a52553          	fabs.d	fa0,fa0
 8015bd6:	8082                	ret

08015bd8 <finite>:
 8015bd8:	e2051553          	fclass.d	a0,fa0
 8015bdc:	38157513          	andi	a0,a0,897
 8015be0:	00153513          	seqz	a0,a0
 8015be4:	8082                	ret

08015be6 <scalbn>:
 8015be6:	1141                	addi	sp,sp,-16
 8015be8:	a02a                	fsd	fa0,0(sp)
 8015bea:	4692                	lw	a3,4(sp)
 8015bec:	4602                	lw	a2,0(sp)
 8015bee:	c236                	sw	a3,4(sp)
 8015bf0:	4712                	lw	a4,4(sp)
 8015bf2:	c032                	sw	a2,0(sp)
 8015bf4:	41475793          	srai	a5,a4,0x14
 8015bf8:	7ff7f793          	andi	a5,a5,2047
 8015bfc:	ef8d                	bnez	a5,8015c36 <scalbn+0x50>
 8015bfe:	800007b7          	lui	a5,0x80000
 8015c02:	40f777b3          	andn	a5,a4,a5
 8015c06:	4702                	lw	a4,0(sp)
 8015c08:	8fd9                	or	a5,a5,a4
 8015c0a:	c7c1                	beqz	a5,8015c92 <scalbn+0xac>
 8015c0c:	2702                	fld	fa4,0(sp)
 8015c0e:	00102797          	auipc	a5,0x102
 8015c12:	dba7b787          	fld	fa5,-582(a5) # 81179c8 <_impure_ptr+0x1a4>
 8015c16:	77d1                	lui	a5,0xffff4
 8015c18:	12f777d3          	fmul.d	fa5,fa4,fa5
 8015c1c:	cb078793          	addi	a5,a5,-848 # ffff3cb0 <_sp+0xf7eb3cb0>
 8015c20:	a03e                	fsd	fa5,0(sp)
 8015c22:	02f55363          	bge	a0,a5,8015c48 <scalbn+0x62>
 8015c26:	2702                	fld	fa4,0(sp)
 8015c28:	00102797          	auipc	a5,0x102
 8015c2c:	da87b787          	fld	fa5,-600(a5) # 81179d0 <_impure_ptr+0x1ac>
 8015c30:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 8015c34:	a801                	j	8015c44 <scalbn+0x5e>
 8015c36:	7ff00693          	li	a3,2047
 8015c3a:	00d79e63          	bne	a5,a3,8015c56 <scalbn+0x70>
 8015c3e:	2782                	fld	fa5,0(sp)
 8015c40:	02f7f7d3          	fadd.d	fa5,fa5,fa5
 8015c44:	a03e                	fsd	fa5,0(sp)
 8015c46:	a0b1                	j	8015c92 <scalbn+0xac>
 8015c48:	4712                	lw	a4,4(sp)
 8015c4a:	41475793          	srai	a5,a4,0x14
 8015c4e:	7ff7f793          	andi	a5,a5,2047
 8015c52:	fca78793          	addi	a5,a5,-54
 8015c56:	66b1                	lui	a3,0xc
 8015c58:	35068693          	addi	a3,a3,848 # c350 <__HEAP_SIZE+0xbb50>
 8015c5c:	00a6da63          	bge	a3,a0,8015c70 <scalbn+0x8a>
 8015c60:	00102797          	auipc	a5,0x102
 8015c64:	d007b787          	fld	fa5,-768(a5) # 8117960 <_impure_ptr+0x13c>
 8015c68:	2702                	fld	fa4,0(sp)
 8015c6a:	22e78753          	fsgnj.d	fa4,fa5,fa4
 8015c6e:	b7c9                	j	8015c30 <scalbn+0x4a>
 8015c70:	953e                	add	a0,a0,a5
 8015c72:	7fe00793          	li	a5,2046
 8015c76:	fea7c5e3          	blt	a5,a0,8015c60 <scalbn+0x7a>
 8015c7a:	00a05f63          	blez	a0,8015c98 <scalbn+0xb2>
 8015c7e:	801007b7          	lui	a5,0x80100
 8015c82:	4602                	lw	a2,0(sp)
 8015c84:	17fd                	addi	a5,a5,-1
 8015c86:	8f7d                	and	a4,a4,a5
 8015c88:	0552                	slli	a0,a0,0x14
 8015c8a:	00a766b3          	or	a3,a4,a0
 8015c8e:	c032                	sw	a2,0(sp)
 8015c90:	c236                	sw	a3,4(sp)
 8015c92:	2502                	fld	fa0,0(sp)
 8015c94:	0141                	addi	sp,sp,16
 8015c96:	8082                	ret
 8015c98:	fcb00793          	li	a5,-53
 8015c9c:	00f55763          	bge	a0,a5,8015caa <scalbn+0xc4>
 8015ca0:	00102797          	auipc	a5,0x102
 8015ca4:	d307b787          	fld	fa5,-720(a5) # 81179d0 <_impure_ptr+0x1ac>
 8015ca8:	b7c1                	j	8015c68 <scalbn+0x82>
 8015caa:	801007b7          	lui	a5,0x80100
 8015cae:	17fd                	addi	a5,a5,-1
 8015cb0:	8f7d                	and	a4,a4,a5
 8015cb2:	4782                	lw	a5,0(sp)
 8015cb4:	03650513          	addi	a0,a0,54
 8015cb8:	0552                	slli	a0,a0,0x14
 8015cba:	c43e                	sw	a5,8(sp)
 8015cbc:	00e567b3          	or	a5,a0,a4
 8015cc0:	c63e                	sw	a5,12(sp)
 8015cc2:	2722                	fld	fa4,8(sp)
 8015cc4:	00102797          	auipc	a5,0x102
 8015cc8:	d147b787          	fld	fa5,-748(a5) # 81179d8 <_impure_ptr+0x1b4>
 8015ccc:	b795                	j	8015c30 <scalbn+0x4a>

08015cce <__fixdfdi>:
 8015cce:	1101                	addi	sp,sp,-32
 8015cd0:	a42a                	fsd	fa0,8(sp)
 8015cd2:	4622                	lw	a2,8(sp)
 8015cd4:	46b2                	lw	a3,12(sp)
 8015cd6:	d2000753          	fcvt.d.w	fa4,zero
 8015cda:	c432                	sw	a2,8(sp)
 8015cdc:	c636                	sw	a3,12(sp)
 8015cde:	27a2                	fld	fa5,8(sp)
 8015ce0:	ce06                	sw	ra,28(sp)
 8015ce2:	a2e797d3          	flt.d	a5,fa5,fa4
 8015ce6:	e781                	bnez	a5,8015cee <__fixdfdi+0x20>
 8015ce8:	40f2                	lw	ra,28(sp)
 8015cea:	6105                	addi	sp,sp,32
 8015cec:	a839                	j	8015d0a <__fixunsdfdi>
 8015cee:	22f79553          	fneg.d	fa0,fa5
 8015cf2:	2821                	jal	8015d0a <__fixunsdfdi>
 8015cf4:	40f2                	lw	ra,28(sp)
 8015cf6:	00a037b3          	snez	a5,a0
 8015cfa:	40a00733          	neg	a4,a0
 8015cfe:	40b005b3          	neg	a1,a1
 8015d02:	8d9d                	sub	a1,a1,a5
 8015d04:	853a                	mv	a0,a4
 8015d06:	6105                	addi	sp,sp,32
 8015d08:	8082                	ret

08015d0a <__fixunsdfdi>:
 8015d0a:	1141                	addi	sp,sp,-16
 8015d0c:	a42a                	fsd	fa0,8(sp)
 8015d0e:	4622                	lw	a2,8(sp)
 8015d10:	46b2                	lw	a3,12(sp)
 8015d12:	00102797          	auipc	a5,0x102
 8015d16:	cce7b707          	fld	fa4,-818(a5) # 81179e0 <_impure_ptr+0x1bc>
 8015d1a:	c432                	sw	a2,8(sp)
 8015d1c:	c636                	sw	a3,12(sp)
 8015d1e:	27a2                	fld	fa5,8(sp)
 8015d20:	00102797          	auipc	a5,0x102
 8015d24:	cc87b687          	fld	fa3,-824(a5) # 81179e8 <_impure_ptr+0x1c4>
 8015d28:	12e7f753          	fmul.d	fa4,fa5,fa4
 8015d2c:	0141                	addi	sp,sp,16
 8015d2e:	c21715d3          	fcvt.wu.d	a1,fa4,rtz
 8015d32:	d2158753          	fcvt.d.wu	fa4,a1
 8015d36:	7ad777cb          	fnmsub.d	fa5,fa4,fa3,fa5
 8015d3a:	c2179553          	fcvt.wu.d	a0,fa5,rtz
 8015d3e:	8082                	ret

08015d40 <__floatdidf>:
 8015d40:	d2058553          	fcvt.d.w	fa0,a1
 8015d44:	d21507d3          	fcvt.d.wu	fa5,a0
 8015d48:	00102797          	auipc	a5,0x102
 8015d4c:	ca07b707          	fld	fa4,-864(a5) # 81179e8 <_impure_ptr+0x1c4>
 8015d50:	7ae57543          	fmadd.d	fa0,fa0,fa4,fa5
 8015d54:	8082                	ret

08015d56 <__floatundidf>:
 8015d56:	d2158553          	fcvt.d.wu	fa0,a1
 8015d5a:	d21507d3          	fcvt.d.wu	fa5,a0
 8015d5e:	00102797          	auipc	a5,0x102
 8015d62:	c8a7b707          	fld	fa4,-886(a5) # 81179e8 <_impure_ptr+0x1c4>
 8015d66:	7ae57543          	fmadd.d	fa0,fa0,fa4,fa5
 8015d6a:	8082                	ret

08015d6c <__udivdi3>:
 8015d6c:	88aa                	mv	a7,a0
 8015d6e:	87ae                	mv	a5,a1
 8015d70:	8832                	mv	a6,a2
 8015d72:	8536                	mv	a0,a3
 8015d74:	8346                	mv	t1,a7
 8015d76:	20069163          	bnez	a3,8015f78 <__udivdi3+0x20c>
 8015d7a:	00103697          	auipc	a3,0x103
 8015d7e:	fde68693          	addi	a3,a3,-34 # 8118d58 <__clz_tab>
 8015d82:	0ac5fd63          	bgeu	a1,a2,8015e3c <__udivdi3+0xd0>
 8015d86:	6741                	lui	a4,0x10
 8015d88:	0ae67363          	bgeu	a2,a4,8015e2e <__udivdi3+0xc2>
 8015d8c:	0ff00713          	li	a4,255
 8015d90:	00c73733          	sltu	a4,a4,a2
 8015d94:	070e                	slli	a4,a4,0x3
 8015d96:	00e65533          	srl	a0,a2,a4
 8015d9a:	96aa                	add	a3,a3,a0
 8015d9c:	0006c683          	lbu	a3,0(a3)
 8015da0:	02000513          	li	a0,32
 8015da4:	9736                	add	a4,a4,a3
 8015da6:	40e506b3          	sub	a3,a0,a4
 8015daa:	00e50b63          	beq	a0,a4,8015dc0 <__udivdi3+0x54>
 8015dae:	00d795b3          	sll	a1,a5,a3
 8015db2:	00e8d733          	srl	a4,a7,a4
 8015db6:	00d61833          	sll	a6,a2,a3
 8015dba:	8dd9                	or	a1,a1,a4
 8015dbc:	00d89333          	sll	t1,a7,a3
 8015dc0:	01085893          	srli	a7,a6,0x10
 8015dc4:	0315d6b3          	divu	a3,a1,a7
 8015dc8:	08084633          	zext.h	a2,a6
 8015dcc:	01035793          	srli	a5,t1,0x10
 8015dd0:	0315f733          	remu	a4,a1,a7
 8015dd4:	8536                	mv	a0,a3
 8015dd6:	02d605b3          	mul	a1,a2,a3
 8015dda:	0742                	slli	a4,a4,0x10
 8015ddc:	8fd9                	or	a5,a5,a4
 8015dde:	00b7fc63          	bgeu	a5,a1,8015df6 <__udivdi3+0x8a>
 8015de2:	97c2                	add	a5,a5,a6
 8015de4:	fff68513          	addi	a0,a3,-1
 8015de8:	0107e763          	bltu	a5,a6,8015df6 <__udivdi3+0x8a>
 8015dec:	00b7f563          	bgeu	a5,a1,8015df6 <__udivdi3+0x8a>
 8015df0:	ffe68513          	addi	a0,a3,-2
 8015df4:	97c2                	add	a5,a5,a6
 8015df6:	8f8d                	sub	a5,a5,a1
 8015df8:	0317f733          	remu	a4,a5,a7
 8015dfc:	08034333          	zext.h	t1,t1
 8015e00:	0317d7b3          	divu	a5,a5,a7
 8015e04:	0742                	slli	a4,a4,0x10
 8015e06:	00676333          	or	t1,a4,t1
 8015e0a:	02f606b3          	mul	a3,a2,a5
 8015e0e:	863e                	mv	a2,a5
 8015e10:	00d37b63          	bgeu	t1,a3,8015e26 <__udivdi3+0xba>
 8015e14:	9342                	add	t1,t1,a6
 8015e16:	fff78613          	addi	a2,a5,-1
 8015e1a:	01036663          	bltu	t1,a6,8015e26 <__udivdi3+0xba>
 8015e1e:	00d37463          	bgeu	t1,a3,8015e26 <__udivdi3+0xba>
 8015e22:	ffe78613          	addi	a2,a5,-2
 8015e26:	0542                	slli	a0,a0,0x10
 8015e28:	8d51                	or	a0,a0,a2
 8015e2a:	4581                	li	a1,0
 8015e2c:	a84d                	j	8015ede <__udivdi3+0x172>
 8015e2e:	01000537          	lui	a0,0x1000
 8015e32:	4741                	li	a4,16
 8015e34:	f6a661e3          	bltu	a2,a0,8015d96 <__udivdi3+0x2a>
 8015e38:	4761                	li	a4,24
 8015e3a:	bfb1                	j	8015d96 <__udivdi3+0x2a>
 8015e3c:	e601                	bnez	a2,8015e44 <__udivdi3+0xd8>
 8015e3e:	4705                	li	a4,1
 8015e40:	02c75833          	divu	a6,a4,a2
 8015e44:	6741                	lui	a4,0x10
 8015e46:	08e87d63          	bgeu	a6,a4,8015ee0 <__udivdi3+0x174>
 8015e4a:	0ff00713          	li	a4,255
 8015e4e:	01077363          	bgeu	a4,a6,8015e54 <__udivdi3+0xe8>
 8015e52:	4521                	li	a0,8
 8015e54:	00a85733          	srl	a4,a6,a0
 8015e58:	96ba                	add	a3,a3,a4
 8015e5a:	0006c703          	lbu	a4,0(a3)
 8015e5e:	02000613          	li	a2,32
 8015e62:	972a                	add	a4,a4,a0
 8015e64:	40e606b3          	sub	a3,a2,a4
 8015e68:	08e61363          	bne	a2,a4,8015eee <__udivdi3+0x182>
 8015e6c:	410787b3          	sub	a5,a5,a6
 8015e70:	4585                	li	a1,1
 8015e72:	01085893          	srli	a7,a6,0x10
 8015e76:	08084633          	zext.h	a2,a6
 8015e7a:	01035713          	srli	a4,t1,0x10
 8015e7e:	0317f6b3          	remu	a3,a5,a7
 8015e82:	0317d7b3          	divu	a5,a5,a7
 8015e86:	06c2                	slli	a3,a3,0x10
 8015e88:	8f55                	or	a4,a4,a3
 8015e8a:	02f60e33          	mul	t3,a2,a5
 8015e8e:	853e                	mv	a0,a5
 8015e90:	01c77c63          	bgeu	a4,t3,8015ea8 <__udivdi3+0x13c>
 8015e94:	9742                	add	a4,a4,a6
 8015e96:	fff78513          	addi	a0,a5,-1
 8015e9a:	01076763          	bltu	a4,a6,8015ea8 <__udivdi3+0x13c>
 8015e9e:	01c77563          	bgeu	a4,t3,8015ea8 <__udivdi3+0x13c>
 8015ea2:	ffe78513          	addi	a0,a5,-2
 8015ea6:	9742                	add	a4,a4,a6
 8015ea8:	41c70733          	sub	a4,a4,t3
 8015eac:	031777b3          	remu	a5,a4,a7
 8015eb0:	08034333          	zext.h	t1,t1
 8015eb4:	03175733          	divu	a4,a4,a7
 8015eb8:	07c2                	slli	a5,a5,0x10
 8015eba:	0067e333          	or	t1,a5,t1
 8015ebe:	02e606b3          	mul	a3,a2,a4
 8015ec2:	863a                	mv	a2,a4
 8015ec4:	00d37b63          	bgeu	t1,a3,8015eda <__udivdi3+0x16e>
 8015ec8:	9342                	add	t1,t1,a6
 8015eca:	fff70613          	addi	a2,a4,-1 # ffff <__HEAP_SIZE+0xf7ff>
 8015ece:	01036663          	bltu	t1,a6,8015eda <__udivdi3+0x16e>
 8015ed2:	00d37463          	bgeu	t1,a3,8015eda <__udivdi3+0x16e>
 8015ed6:	ffe70613          	addi	a2,a4,-2
 8015eda:	0542                	slli	a0,a0,0x10
 8015edc:	8d51                	or	a0,a0,a2
 8015ede:	8082                	ret
 8015ee0:	01000737          	lui	a4,0x1000
 8015ee4:	4541                	li	a0,16
 8015ee6:	f6e867e3          	bltu	a6,a4,8015e54 <__udivdi3+0xe8>
 8015eea:	4561                	li	a0,24
 8015eec:	b7a5                	j	8015e54 <__udivdi3+0xe8>
 8015eee:	00d81833          	sll	a6,a6,a3
 8015ef2:	00e7d533          	srl	a0,a5,a4
 8015ef6:	00d89333          	sll	t1,a7,a3
 8015efa:	00d797b3          	sll	a5,a5,a3
 8015efe:	00e8d733          	srl	a4,a7,a4
 8015f02:	01085893          	srli	a7,a6,0x10
 8015f06:	00f76633          	or	a2,a4,a5
 8015f0a:	03157733          	remu	a4,a0,a7
 8015f0e:	080847b3          	zext.h	a5,a6
 8015f12:	01065593          	srli	a1,a2,0x10
 8015f16:	03155533          	divu	a0,a0,a7
 8015f1a:	0742                	slli	a4,a4,0x10
 8015f1c:	8f4d                	or	a4,a4,a1
 8015f1e:	02a786b3          	mul	a3,a5,a0
 8015f22:	85aa                	mv	a1,a0
 8015f24:	00d77c63          	bgeu	a4,a3,8015f3c <__udivdi3+0x1d0>
 8015f28:	9742                	add	a4,a4,a6
 8015f2a:	fff50593          	addi	a1,a0,-1 # ffffff <__HEAP_SIZE+0xfff7ff>
 8015f2e:	01076763          	bltu	a4,a6,8015f3c <__udivdi3+0x1d0>
 8015f32:	00d77563          	bgeu	a4,a3,8015f3c <__udivdi3+0x1d0>
 8015f36:	ffe50593          	addi	a1,a0,-2
 8015f3a:	9742                	add	a4,a4,a6
 8015f3c:	40d706b3          	sub	a3,a4,a3
 8015f40:	0316f733          	remu	a4,a3,a7
 8015f44:	08064633          	zext.h	a2,a2
 8015f48:	0316d6b3          	divu	a3,a3,a7
 8015f4c:	0742                	slli	a4,a4,0x10
 8015f4e:	02d78533          	mul	a0,a5,a3
 8015f52:	00c767b3          	or	a5,a4,a2
 8015f56:	8736                	mv	a4,a3
 8015f58:	00a7fc63          	bgeu	a5,a0,8015f70 <__udivdi3+0x204>
 8015f5c:	97c2                	add	a5,a5,a6
 8015f5e:	fff68713          	addi	a4,a3,-1
 8015f62:	0107e763          	bltu	a5,a6,8015f70 <__udivdi3+0x204>
 8015f66:	00a7f563          	bgeu	a5,a0,8015f70 <__udivdi3+0x204>
 8015f6a:	ffe68713          	addi	a4,a3,-2
 8015f6e:	97c2                	add	a5,a5,a6
 8015f70:	05c2                	slli	a1,a1,0x10
 8015f72:	8f89                	sub	a5,a5,a0
 8015f74:	8dd9                	or	a1,a1,a4
 8015f76:	bdf5                	j	8015e72 <__udivdi3+0x106>
 8015f78:	14d5e063          	bltu	a1,a3,80160b8 <__udivdi3+0x34c>
 8015f7c:	6741                	lui	a4,0x10
 8015f7e:	02e6ff63          	bgeu	a3,a4,8015fbc <__udivdi3+0x250>
 8015f82:	0ff00713          	li	a4,255
 8015f86:	00d735b3          	sltu	a1,a4,a3
 8015f8a:	058e                	slli	a1,a1,0x3
 8015f8c:	00b6d533          	srl	a0,a3,a1
 8015f90:	00103717          	auipc	a4,0x103
 8015f94:	dc870713          	addi	a4,a4,-568 # 8118d58 <__clz_tab>
 8015f98:	972a                	add	a4,a4,a0
 8015f9a:	00074703          	lbu	a4,0(a4)
 8015f9e:	02000513          	li	a0,32
 8015fa2:	972e                	add	a4,a4,a1
 8015fa4:	40e505b3          	sub	a1,a0,a4
 8015fa8:	02e51163          	bne	a0,a4,8015fca <__udivdi3+0x25e>
 8015fac:	4505                	li	a0,1
 8015fae:	f2f6e8e3          	bltu	a3,a5,8015ede <__udivdi3+0x172>
 8015fb2:	00c8b533          	sltu	a0,a7,a2
 8015fb6:	00154513          	xori	a0,a0,1
 8015fba:	b715                	j	8015ede <__udivdi3+0x172>
 8015fbc:	01000737          	lui	a4,0x1000
 8015fc0:	45c1                	li	a1,16
 8015fc2:	fce6e5e3          	bltu	a3,a4,8015f8c <__udivdi3+0x220>
 8015fc6:	45e1                	li	a1,24
 8015fc8:	b7d1                	j	8015f8c <__udivdi3+0x220>
 8015fca:	00e65833          	srl	a6,a2,a4
 8015fce:	00b696b3          	sll	a3,a3,a1
 8015fd2:	00d86833          	or	a6,a6,a3
 8015fd6:	00e7d333          	srl	t1,a5,a4
 8015fda:	01085e93          	srli	t4,a6,0x10
 8015fde:	03d376b3          	remu	a3,t1,t4
 8015fe2:	00b797b3          	sll	a5,a5,a1
 8015fe6:	00e8d733          	srl	a4,a7,a4
 8015fea:	00b61e33          	sll	t3,a2,a1
 8015fee:	00f76633          	or	a2,a4,a5
 8015ff2:	080847b3          	zext.h	a5,a6
 8015ff6:	01065713          	srli	a4,a2,0x10
 8015ffa:	03d35333          	divu	t1,t1,t4
 8015ffe:	06c2                	slli	a3,a3,0x10
 8016000:	8f55                	or	a4,a4,a3
 8016002:	02678f33          	mul	t5,a5,t1
 8016006:	851a                	mv	a0,t1
 8016008:	01e77c63          	bgeu	a4,t5,8016020 <__udivdi3+0x2b4>
 801600c:	9742                	add	a4,a4,a6
 801600e:	fff30513          	addi	a0,t1,-1
 8016012:	01076763          	bltu	a4,a6,8016020 <__udivdi3+0x2b4>
 8016016:	01e77563          	bgeu	a4,t5,8016020 <__udivdi3+0x2b4>
 801601a:	ffe30513          	addi	a0,t1,-2
 801601e:	9742                	add	a4,a4,a6
 8016020:	41e70733          	sub	a4,a4,t5
 8016024:	03d776b3          	remu	a3,a4,t4
 8016028:	03d75733          	divu	a4,a4,t4
 801602c:	06c2                	slli	a3,a3,0x10
 801602e:	02e78333          	mul	t1,a5,a4
 8016032:	080647b3          	zext.h	a5,a2
 8016036:	8fd5                	or	a5,a5,a3
 8016038:	863a                	mv	a2,a4
 801603a:	0067fc63          	bgeu	a5,t1,8016052 <__udivdi3+0x2e6>
 801603e:	97c2                	add	a5,a5,a6
 8016040:	fff70613          	addi	a2,a4,-1 # ffffff <__HEAP_SIZE+0xfff7ff>
 8016044:	0107e763          	bltu	a5,a6,8016052 <__udivdi3+0x2e6>
 8016048:	0067f563          	bgeu	a5,t1,8016052 <__udivdi3+0x2e6>
 801604c:	ffe70613          	addi	a2,a4,-2
 8016050:	97c2                	add	a5,a5,a6
 8016052:	0542                	slli	a0,a0,0x10
 8016054:	6ec1                	lui	t4,0x10
 8016056:	8d51                	or	a0,a0,a2
 8016058:	fffe8693          	addi	a3,t4,-1 # ffff <__HEAP_SIZE+0xf7ff>
 801605c:	010e5613          	srli	a2,t3,0x10
 8016060:	01055813          	srli	a6,a0,0x10
 8016064:	406787b3          	sub	a5,a5,t1
 8016068:	00d57333          	and	t1,a0,a3
 801606c:	00de76b3          	and	a3,t3,a3
 8016070:	02d30e33          	mul	t3,t1,a3
 8016074:	02d806b3          	mul	a3,a6,a3
 8016078:	010e5713          	srli	a4,t3,0x10
 801607c:	02c30333          	mul	t1,t1,a2
 8016080:	9336                	add	t1,t1,a3
 8016082:	971a                	add	a4,a4,t1
 8016084:	02c80833          	mul	a6,a6,a2
 8016088:	00d77363          	bgeu	a4,a3,801608e <__udivdi3+0x322>
 801608c:	9876                	add	a6,a6,t4
 801608e:	01075693          	srli	a3,a4,0x10
 8016092:	9836                	add	a6,a6,a3
 8016094:	0307e063          	bltu	a5,a6,80160b4 <__udivdi3+0x348>
 8016098:	d90799e3          	bne	a5,a6,8015e2a <__udivdi3+0xbe>
 801609c:	67c1                	lui	a5,0x10
 801609e:	17fd                	addi	a5,a5,-1
 80160a0:	8f7d                	and	a4,a4,a5
 80160a2:	0742                	slli	a4,a4,0x10
 80160a4:	00fe7e33          	and	t3,t3,a5
 80160a8:	00b898b3          	sll	a7,a7,a1
 80160ac:	9772                	add	a4,a4,t3
 80160ae:	4581                	li	a1,0
 80160b0:	e2e8f7e3          	bgeu	a7,a4,8015ede <__udivdi3+0x172>
 80160b4:	157d                	addi	a0,a0,-1
 80160b6:	bb95                	j	8015e2a <__udivdi3+0xbe>
 80160b8:	4581                	li	a1,0
 80160ba:	4501                	li	a0,0
 80160bc:	b50d                	j	8015ede <__udivdi3+0x172>

080160be <atexit>:
 80160be:	85aa                	mv	a1,a0
 80160c0:	4681                	li	a3,0
 80160c2:	4601                	li	a2,0
 80160c4:	4501                	li	a0,0
 80160c6:	a721                	j	80167ce <__register_exitproc>

080160c8 <__errno>:
 80160c8:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 80160cc:	8082                	ret

080160ce <__libc_fini_array>:
 80160ce:	1141                	addi	sp,sp,-16
 80160d0:	c422                	sw	s0,8(sp)
 80160d2:	c226                	sw	s1,4(sp)
 80160d4:	00002417          	auipc	s0,0x2
 80160d8:	8e440413          	addi	s0,s0,-1820 # 80179b8 <_etext>
 80160dc:	00002497          	auipc	s1,0x2
 80160e0:	8dc48493          	addi	s1,s1,-1828 # 80179b8 <_etext>
 80160e4:	8c05                	sub	s0,s0,s1
 80160e6:	c606                	sw	ra,12(sp)
 80160e8:	8409                	srai	s0,s0,0x2
 80160ea:	e411                	bnez	s0,80160f6 <__libc_fini_array+0x28>
 80160ec:	40b2                	lw	ra,12(sp)
 80160ee:	4422                	lw	s0,8(sp)
 80160f0:	4492                	lw	s1,4(sp)
 80160f2:	0141                	addi	sp,sp,16
 80160f4:	8082                	ret
 80160f6:	147d                	addi	s0,s0,-1
 80160f8:	209447b3          	sh2add	a5,s0,s1
 80160fc:	439c                	lw	a5,0(a5)
 80160fe:	9782                	jalr	a5
 8016100:	b7ed                	j	80160ea <__libc_fini_array+0x1c>

08016102 <__libc_init_array>:
 8016102:	1141                	addi	sp,sp,-16
 8016104:	c422                	sw	s0,8(sp)
 8016106:	c226                	sw	s1,4(sp)
 8016108:	00002417          	auipc	s0,0x2
 801610c:	8b040413          	addi	s0,s0,-1872 # 80179b8 <_etext>
 8016110:	00002497          	auipc	s1,0x2
 8016114:	8a848493          	addi	s1,s1,-1880 # 80179b8 <_etext>
 8016118:	8c81                	sub	s1,s1,s0
 801611a:	c04a                	sw	s2,0(sp)
 801611c:	c606                	sw	ra,12(sp)
 801611e:	8489                	srai	s1,s1,0x2
 8016120:	4901                	li	s2,0
 8016122:	02991563          	bne	s2,s1,801614c <__libc_init_array+0x4a>
 8016126:	00002417          	auipc	s0,0x2
 801612a:	89240413          	addi	s0,s0,-1902 # 80179b8 <_etext>
 801612e:	00002497          	auipc	s1,0x2
 8016132:	88a48493          	addi	s1,s1,-1910 # 80179b8 <_etext>
 8016136:	8c81                	sub	s1,s1,s0
 8016138:	8489                	srai	s1,s1,0x2
 801613a:	4901                	li	s2,0
 801613c:	00991d63          	bne	s2,s1,8016156 <__libc_init_array+0x54>
 8016140:	40b2                	lw	ra,12(sp)
 8016142:	4422                	lw	s0,8(sp)
 8016144:	4492                	lw	s1,4(sp)
 8016146:	4902                	lw	s2,0(sp)
 8016148:	0141                	addi	sp,sp,16
 801614a:	8082                	ret
 801614c:	401c                	lw	a5,0(s0)
 801614e:	0905                	addi	s2,s2,1
 8016150:	0411                	addi	s0,s0,4
 8016152:	9782                	jalr	a5
 8016154:	b7f9                	j	8016122 <__libc_init_array+0x20>
 8016156:	401c                	lw	a5,0(s0)
 8016158:	0905                	addi	s2,s2,1
 801615a:	0411                	addi	s0,s0,4
 801615c:	9782                	jalr	a5
 801615e:	bff9                	j	801613c <__libc_init_array+0x3a>

08016160 <malloc>:
 8016160:	85aa                	mv	a1,a0
 8016162:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 8016166:	ac15                	j	801639a <_malloc_r>

08016168 <free>:
 8016168:	85aa                	mv	a1,a0
 801616a:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 801616e:	a259                	j	80162f4 <_free_r>

08016170 <memcpy>:
 8016170:	00a5c7b3          	xor	a5,a1,a0
 8016174:	8b8d                	andi	a5,a5,3
 8016176:	00c506b3          	add	a3,a0,a2
 801617a:	e781                	bnez	a5,8016182 <memcpy+0x12>
 801617c:	478d                	li	a5,3
 801617e:	00c7ee63          	bltu	a5,a2,801619a <memcpy+0x2a>
 8016182:	87aa                	mv	a5,a0
 8016184:	06d57163          	bgeu	a0,a3,80161e6 <memcpy+0x76>
 8016188:	0005c703          	lbu	a4,0(a1)
 801618c:	0785                	addi	a5,a5,1
 801618e:	0585                	addi	a1,a1,1
 8016190:	fee78fa3          	sb	a4,-1(a5) # ffff <__HEAP_SIZE+0xf7ff>
 8016194:	fed7eae3          	bltu	a5,a3,8016188 <memcpy+0x18>
 8016198:	8082                	ret
 801619a:	00357713          	andi	a4,a0,3
 801619e:	87aa                	mv	a5,a0
 80161a0:	cb11                	beqz	a4,80161b4 <memcpy+0x44>
 80161a2:	0005c703          	lbu	a4,0(a1)
 80161a6:	0785                	addi	a5,a5,1
 80161a8:	0585                	addi	a1,a1,1
 80161aa:	fee78fa3          	sb	a4,-1(a5)
 80161ae:	0037f713          	andi	a4,a5,3
 80161b2:	b7fd                	j	80161a0 <memcpy+0x30>
 80161b4:	ffc6f713          	andi	a4,a3,-4
 80161b8:	40f70833          	sub	a6,a4,a5
 80161bc:	02000613          	li	a2,32
 80161c0:	03064463          	blt	a2,a6,80161e8 <memcpy+0x78>
 80161c4:	882e                	mv	a6,a1
 80161c6:	863e                	mv	a2,a5
 80161c8:	06e66b63          	bltu	a2,a4,801623e <memcpy+0xce>
 80161cc:	ffd78813          	addi	a6,a5,-3
 80161d0:	4601                	li	a2,0
 80161d2:	01076663          	bltu	a4,a6,80161de <memcpy+0x6e>
 80161d6:	070d                	addi	a4,a4,3
 80161d8:	8f1d                	sub	a4,a4,a5
 80161da:	ffc77613          	andi	a2,a4,-4
 80161de:	97b2                	add	a5,a5,a2
 80161e0:	95b2                	add	a1,a1,a2
 80161e2:	fad7e3e3          	bltu	a5,a3,8016188 <memcpy+0x18>
 80161e6:	8082                	ret
 80161e8:	0005a383          	lw	t2,0(a1)
 80161ec:	0045a283          	lw	t0,4(a1)
 80161f0:	0085af83          	lw	t6,8(a1)
 80161f4:	00c5af03          	lw	t5,12(a1)
 80161f8:	0105ae83          	lw	t4,16(a1)
 80161fc:	0145ae03          	lw	t3,20(a1)
 8016200:	0185a303          	lw	t1,24(a1)
 8016204:	01c5a883          	lw	a7,28(a1)
 8016208:	0077a023          	sw	t2,0(a5)
 801620c:	0057a223          	sw	t0,4(a5)
 8016210:	0205a803          	lw	a6,32(a1)
 8016214:	01f7a423          	sw	t6,8(a5)
 8016218:	01e7a623          	sw	t5,12(a5)
 801621c:	01d7a823          	sw	t4,16(a5)
 8016220:	01c7aa23          	sw	t3,20(a5)
 8016224:	0067ac23          	sw	t1,24(a5)
 8016228:	0117ae23          	sw	a7,28(a5)
 801622c:	02478793          	addi	a5,a5,36
 8016230:	02458593          	addi	a1,a1,36
 8016234:	ff07ae23          	sw	a6,-4(a5)
 8016238:	40f70833          	sub	a6,a4,a5
 801623c:	b751                	j	80161c0 <memcpy+0x50>
 801623e:	00082883          	lw	a7,0(a6)
 8016242:	0611                	addi	a2,a2,4
 8016244:	0811                	addi	a6,a6,4
 8016246:	ff162e23          	sw	a7,-4(a2) # 2183ffc <__HEAP_SIZE+0x21837fc>
 801624a:	bfbd                	j	80161c8 <memcpy+0x58>

0801624c <memset>:
 801624c:	433d                	li	t1,15
 801624e:	872a                	mv	a4,a0
 8016250:	02c37363          	bgeu	t1,a2,8016276 <memset+0x2a>
 8016254:	00f77793          	andi	a5,a4,15
 8016258:	efbd                	bnez	a5,80162d6 <memset+0x8a>
 801625a:	e5ad                	bnez	a1,80162c4 <memset+0x78>
 801625c:	ff067693          	andi	a3,a2,-16
 8016260:	8a3d                	andi	a2,a2,15
 8016262:	96ba                	add	a3,a3,a4
 8016264:	c30c                	sw	a1,0(a4)
 8016266:	c34c                	sw	a1,4(a4)
 8016268:	c70c                	sw	a1,8(a4)
 801626a:	c74c                	sw	a1,12(a4)
 801626c:	0741                	addi	a4,a4,16
 801626e:	fed76be3          	bltu	a4,a3,8016264 <memset+0x18>
 8016272:	e211                	bnez	a2,8016276 <memset+0x2a>
 8016274:	8082                	ret
 8016276:	40c306b3          	sub	a3,t1,a2
 801627a:	068a                	slli	a3,a3,0x2
 801627c:	00000297          	auipc	t0,0x0
 8016280:	9696                	add	a3,a3,t0
 8016282:	00a68067          	jr	10(a3)
 8016286:	00b70723          	sb	a1,14(a4)
 801628a:	00b706a3          	sb	a1,13(a4)
 801628e:	00b70623          	sb	a1,12(a4)
 8016292:	00b705a3          	sb	a1,11(a4)
 8016296:	00b70523          	sb	a1,10(a4)
 801629a:	00b704a3          	sb	a1,9(a4)
 801629e:	00b70423          	sb	a1,8(a4)
 80162a2:	00b703a3          	sb	a1,7(a4)
 80162a6:	00b70323          	sb	a1,6(a4)
 80162aa:	00b702a3          	sb	a1,5(a4)
 80162ae:	00b70223          	sb	a1,4(a4)
 80162b2:	00b701a3          	sb	a1,3(a4)
 80162b6:	00b70123          	sb	a1,2(a4)
 80162ba:	00b700a3          	sb	a1,1(a4)
 80162be:	00b70023          	sb	a1,0(a4)
 80162c2:	8082                	ret
 80162c4:	0ff5f593          	zext.b	a1,a1
 80162c8:	00859693          	slli	a3,a1,0x8
 80162cc:	8dd5                	or	a1,a1,a3
 80162ce:	01059693          	slli	a3,a1,0x10
 80162d2:	8dd5                	or	a1,a1,a3
 80162d4:	b761                	j	801625c <memset+0x10>
 80162d6:	00279693          	slli	a3,a5,0x2
 80162da:	00000297          	auipc	t0,0x0
 80162de:	9696                	add	a3,a3,t0
 80162e0:	8286                	mv	t0,ra
 80162e2:	fa8680e7          	jalr	-88(a3)
 80162e6:	8096                	mv	ra,t0
 80162e8:	17c1                	addi	a5,a5,-16
 80162ea:	8f1d                	sub	a4,a4,a5
 80162ec:	963e                	add	a2,a2,a5
 80162ee:	f8c374e3          	bgeu	t1,a2,8016276 <memset+0x2a>
 80162f2:	b7a5                	j	801625a <memset+0xe>

080162f4 <_free_r>:
 80162f4:	c1d5                	beqz	a1,8016398 <_free_r+0xa4>
 80162f6:	ffc5a783          	lw	a5,-4(a1)
 80162fa:	1101                	addi	sp,sp,-32
 80162fc:	cc22                	sw	s0,24(sp)
 80162fe:	ce06                	sw	ra,28(sp)
 8016300:	ffc58413          	addi	s0,a1,-4
 8016304:	0007d363          	bgez	a5,801630a <_free_r+0x16>
 8016308:	943e                	add	s0,s0,a5
 801630a:	c62a                	sw	a0,12(sp)
 801630c:	20d000ef          	jal	ra,8016d18 <__malloc_lock>
 8016310:	00103717          	auipc	a4,0x103
 8016314:	dc070713          	addi	a4,a4,-576 # 81190d0 <__malloc_free_list>
 8016318:	431c                	lw	a5,0(a4)
 801631a:	4532                	lw	a0,12(sp)
 801631c:	eb89                	bnez	a5,801632e <_free_r+0x3a>
 801631e:	00042223          	sw	zero,4(s0)
 8016322:	c300                	sw	s0,0(a4)
 8016324:	4462                	lw	s0,24(sp)
 8016326:	40f2                	lw	ra,28(sp)
 8016328:	6105                	addi	sp,sp,32
 801632a:	1f10006f          	j	8016d1a <__malloc_unlock>
 801632e:	00f47d63          	bgeu	s0,a5,8016348 <_free_r+0x54>
 8016332:	4010                	lw	a2,0(s0)
 8016334:	00c406b3          	add	a3,s0,a2
 8016338:	00d79663          	bne	a5,a3,8016344 <_free_r+0x50>
 801633c:	4394                	lw	a3,0(a5)
 801633e:	43dc                	lw	a5,4(a5)
 8016340:	96b2                	add	a3,a3,a2
 8016342:	c014                	sw	a3,0(s0)
 8016344:	c05c                	sw	a5,4(s0)
 8016346:	bff1                	j	8016322 <_free_r+0x2e>
 8016348:	873e                	mv	a4,a5
 801634a:	43dc                	lw	a5,4(a5)
 801634c:	c399                	beqz	a5,8016352 <_free_r+0x5e>
 801634e:	fef47de3          	bgeu	s0,a5,8016348 <_free_r+0x54>
 8016352:	4314                	lw	a3,0(a4)
 8016354:	00d70633          	add	a2,a4,a3
 8016358:	00861f63          	bne	a2,s0,8016376 <_free_r+0x82>
 801635c:	4010                	lw	a2,0(s0)
 801635e:	96b2                	add	a3,a3,a2
 8016360:	c314                	sw	a3,0(a4)
 8016362:	00d70633          	add	a2,a4,a3
 8016366:	fac79fe3          	bne	a5,a2,8016324 <_free_r+0x30>
 801636a:	4390                	lw	a2,0(a5)
 801636c:	43dc                	lw	a5,4(a5)
 801636e:	96b2                	add	a3,a3,a2
 8016370:	c314                	sw	a3,0(a4)
 8016372:	c35c                	sw	a5,4(a4)
 8016374:	bf45                	j	8016324 <_free_r+0x30>
 8016376:	00c47563          	bgeu	s0,a2,8016380 <_free_r+0x8c>
 801637a:	47b1                	li	a5,12
 801637c:	c11c                	sw	a5,0(a0)
 801637e:	b75d                	j	8016324 <_free_r+0x30>
 8016380:	4010                	lw	a2,0(s0)
 8016382:	00c406b3          	add	a3,s0,a2
 8016386:	00d79663          	bne	a5,a3,8016392 <_free_r+0x9e>
 801638a:	4394                	lw	a3,0(a5)
 801638c:	43dc                	lw	a5,4(a5)
 801638e:	96b2                	add	a3,a3,a2
 8016390:	c014                	sw	a3,0(s0)
 8016392:	c05c                	sw	a5,4(s0)
 8016394:	c340                	sw	s0,4(a4)
 8016396:	b779                	j	8016324 <_free_r+0x30>
 8016398:	8082                	ret

0801639a <_malloc_r>:
 801639a:	1101                	addi	sp,sp,-32
 801639c:	ca26                	sw	s1,20(sp)
 801639e:	00358493          	addi	s1,a1,3
 80163a2:	98f1                	andi	s1,s1,-4
 80163a4:	c84a                	sw	s2,16(sp)
 80163a6:	04a1                	addi	s1,s1,8
 80163a8:	47b1                	li	a5,12
 80163aa:	ce06                	sw	ra,28(sp)
 80163ac:	cc22                	sw	s0,24(sp)
 80163ae:	c64e                	sw	s3,12(sp)
 80163b0:	892a                	mv	s2,a0
 80163b2:	0af4f4b3          	maxu	s1,s1,a5
 80163b6:	0004c463          	bltz	s1,80163be <_malloc_r+0x24>
 80163ba:	00b4fd63          	bgeu	s1,a1,80163d4 <_malloc_r+0x3a>
 80163be:	47b1                	li	a5,12
 80163c0:	00f92023          	sw	a5,0(s2)
 80163c4:	4501                	li	a0,0
 80163c6:	40f2                	lw	ra,28(sp)
 80163c8:	4462                	lw	s0,24(sp)
 80163ca:	44d2                	lw	s1,20(sp)
 80163cc:	4942                	lw	s2,16(sp)
 80163ce:	49b2                	lw	s3,12(sp)
 80163d0:	6105                	addi	sp,sp,32
 80163d2:	8082                	ret
 80163d4:	145000ef          	jal	ra,8016d18 <__malloc_lock>
 80163d8:	00103697          	auipc	a3,0x103
 80163dc:	cf868693          	addi	a3,a3,-776 # 81190d0 <__malloc_free_list>
 80163e0:	4298                	lw	a4,0(a3)
 80163e2:	843a                	mv	s0,a4
 80163e4:	e805                	bnez	s0,8016414 <_malloc_r+0x7a>
 80163e6:	00103417          	auipc	s0,0x103
 80163ea:	cee40413          	addi	s0,s0,-786 # 81190d4 <__malloc_sbrk_start>
 80163ee:	401c                	lw	a5,0(s0)
 80163f0:	e789                	bnez	a5,80163fa <_malloc_r+0x60>
 80163f2:	4581                	li	a1,0
 80163f4:	854a                	mv	a0,s2
 80163f6:	2a71                	jal	8016592 <_sbrk_r>
 80163f8:	c008                	sw	a0,0(s0)
 80163fa:	85a6                	mv	a1,s1
 80163fc:	854a                	mv	a0,s2
 80163fe:	2a51                	jal	8016592 <_sbrk_r>
 8016400:	59fd                	li	s3,-1
 8016402:	05351d63          	bne	a0,s3,801645c <_malloc_r+0xc2>
 8016406:	47b1                	li	a5,12
 8016408:	00f92023          	sw	a5,0(s2)
 801640c:	854a                	mv	a0,s2
 801640e:	10d000ef          	jal	ra,8016d1a <__malloc_unlock>
 8016412:	bf4d                	j	80163c4 <_malloc_r+0x2a>
 8016414:	401c                	lw	a5,0(s0)
 8016416:	8f85                	sub	a5,a5,s1
 8016418:	0207cf63          	bltz	a5,8016456 <_malloc_r+0xbc>
 801641c:	462d                	li	a2,11
 801641e:	00f67663          	bgeu	a2,a5,801642a <_malloc_r+0x90>
 8016422:	c01c                	sw	a5,0(s0)
 8016424:	943e                	add	s0,s0,a5
 8016426:	c004                	sw	s1,0(s0)
 8016428:	a029                	j	8016432 <_malloc_r+0x98>
 801642a:	405c                	lw	a5,4(s0)
 801642c:	02871363          	bne	a4,s0,8016452 <_malloc_r+0xb8>
 8016430:	c29c                	sw	a5,0(a3)
 8016432:	854a                	mv	a0,s2
 8016434:	0e7000ef          	jal	ra,8016d1a <__malloc_unlock>
 8016438:	00b40513          	addi	a0,s0,11
 801643c:	00440793          	addi	a5,s0,4
 8016440:	9961                	andi	a0,a0,-8
 8016442:	40f50733          	sub	a4,a0,a5
 8016446:	f8f500e3          	beq	a0,a5,80163c6 <_malloc_r+0x2c>
 801644a:	943a                	add	s0,s0,a4
 801644c:	8f89                	sub	a5,a5,a0
 801644e:	c01c                	sw	a5,0(s0)
 8016450:	bf9d                	j	80163c6 <_malloc_r+0x2c>
 8016452:	c35c                	sw	a5,4(a4)
 8016454:	bff9                	j	8016432 <_malloc_r+0x98>
 8016456:	8722                	mv	a4,s0
 8016458:	4040                	lw	s0,4(s0)
 801645a:	b769                	j	80163e4 <_malloc_r+0x4a>
 801645c:	00350413          	addi	s0,a0,3
 8016460:	9871                	andi	s0,s0,-4
 8016462:	fc8502e3          	beq	a0,s0,8016426 <_malloc_r+0x8c>
 8016466:	40a405b3          	sub	a1,s0,a0
 801646a:	854a                	mv	a0,s2
 801646c:	221d                	jal	8016592 <_sbrk_r>
 801646e:	fb351ce3          	bne	a0,s3,8016426 <_malloc_r+0x8c>
 8016472:	bf51                	j	8016406 <_malloc_r+0x6c>

08016474 <iprintf>:
 8016474:	715d                	addi	sp,sp,-80
 8016476:	d422                	sw	s0,40(sp)
 8016478:	d606                	sw	ra,44(sp)
 801647a:	842a                	mv	s0,a0
 801647c:	da2e                	sw	a1,52(sp)
 801647e:	dc32                	sw	a2,56(sp)
 8016480:	de36                	sw	a3,60(sp)
 8016482:	c0ba                	sw	a4,64(sp)
 8016484:	c2be                	sw	a5,68(sp)
 8016486:	c4c2                	sw	a6,72(sp)
 8016488:	c6c6                	sw	a7,76(sp)
 801648a:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 801648e:	c511                	beqz	a0,801649a <iprintf+0x26>
 8016490:	4d1c                	lw	a5,24(a0)
 8016492:	e781                	bnez	a5,801649a <iprintf+0x26>
 8016494:	c62a                	sw	a0,12(sp)
 8016496:	2539                	jal	8016aa4 <__sinit>
 8016498:	4532                	lw	a0,12(sp)
 801649a:	450c                	lw	a1,8(a0)
 801649c:	1854                	addi	a3,sp,52
 801649e:	8622                	mv	a2,s0
 80164a0:	ce36                	sw	a3,28(sp)
 80164a2:	441000ef          	jal	ra,80170e2 <_vfiprintf_r>
 80164a6:	50b2                	lw	ra,44(sp)
 80164a8:	5422                	lw	s0,40(sp)
 80164aa:	6161                	addi	sp,sp,80
 80164ac:	8082                	ret

080164ae <_puts_r>:
 80164ae:	1101                	addi	sp,sp,-32
 80164b0:	ca26                	sw	s1,20(sp)
 80164b2:	c84a                	sw	s2,16(sp)
 80164b4:	ce06                	sw	ra,28(sp)
 80164b6:	cc22                	sw	s0,24(sp)
 80164b8:	c64e                	sw	s3,12(sp)
 80164ba:	c452                	sw	s4,8(sp)
 80164bc:	84aa                	mv	s1,a0
 80164be:	892e                	mv	s2,a1
 80164c0:	c501                	beqz	a0,80164c8 <_puts_r+0x1a>
 80164c2:	4d1c                	lw	a5,24(a0)
 80164c4:	e391                	bnez	a5,80164c8 <_puts_r+0x1a>
 80164c6:	2bf9                	jal	8016aa4 <__sinit>
 80164c8:	4c9c                	lw	a5,24(s1)
 80164ca:	4480                	lw	s0,8(s1)
 80164cc:	e399                	bnez	a5,80164d2 <_puts_r+0x24>
 80164ce:	8526                	mv	a0,s1
 80164d0:	2bd1                	jal	8016aa4 <__sinit>
 80164d2:	00103797          	auipc	a5,0x103
 80164d6:	9a678793          	addi	a5,a5,-1626 # 8118e78 <__sf_fake_stdin>
 80164da:	02f41c63          	bne	s0,a5,8016512 <_puts_r+0x64>
 80164de:	40c0                	lw	s0,4(s1)
 80164e0:	00c45783          	lhu	a5,12(s0)
 80164e4:	8ba1                	andi	a5,a5,8
 80164e6:	c7b1                	beqz	a5,8016532 <_puts_r+0x84>
 80164e8:	481c                	lw	a5,16(s0)
 80164ea:	c7a1                	beqz	a5,8016532 <_puts_r+0x84>
 80164ec:	59fd                	li	s3,-1
 80164ee:	4a29                	li	s4,10
 80164f0:	441c                	lw	a5,8(s0)
 80164f2:	00094583          	lbu	a1,0(s2)
 80164f6:	17fd                	addi	a5,a5,-1
 80164f8:	e9b1                	bnez	a1,801654c <_puts_r+0x9e>
 80164fa:	c41c                	sw	a5,8(s0)
 80164fc:	0607de63          	bgez	a5,8016578 <_puts_r+0xca>
 8016500:	8622                	mv	a2,s0
 8016502:	45a9                	li	a1,10
 8016504:	8526                	mv	a0,s1
 8016506:	2211                	jal	801660a <__swbuf_r>
 8016508:	57fd                	li	a5,-1
 801650a:	02f50863          	beq	a0,a5,801653a <_puts_r+0x8c>
 801650e:	4529                	li	a0,10
 8016510:	a035                	j	801653c <_puts_r+0x8e>
 8016512:	00103797          	auipc	a5,0x103
 8016516:	98678793          	addi	a5,a5,-1658 # 8118e98 <__sf_fake_stdout>
 801651a:	00f41463          	bne	s0,a5,8016522 <_puts_r+0x74>
 801651e:	4480                	lw	s0,8(s1)
 8016520:	b7c1                	j	80164e0 <_puts_r+0x32>
 8016522:	00103797          	auipc	a5,0x103
 8016526:	93678793          	addi	a5,a5,-1738 # 8118e58 <__sf_fake_stderr>
 801652a:	faf41be3          	bne	s0,a5,80164e0 <_puts_r+0x32>
 801652e:	44c0                	lw	s0,12(s1)
 8016530:	bf45                	j	80164e0 <_puts_r+0x32>
 8016532:	85a2                	mv	a1,s0
 8016534:	8526                	mv	a0,s1
 8016536:	2a51                	jal	80166ca <__swsetup_r>
 8016538:	d955                	beqz	a0,80164ec <_puts_r+0x3e>
 801653a:	557d                	li	a0,-1
 801653c:	40f2                	lw	ra,28(sp)
 801653e:	4462                	lw	s0,24(sp)
 8016540:	44d2                	lw	s1,20(sp)
 8016542:	4942                	lw	s2,16(sp)
 8016544:	49b2                	lw	s3,12(sp)
 8016546:	4a22                	lw	s4,8(sp)
 8016548:	6105                	addi	sp,sp,32
 801654a:	8082                	ret
 801654c:	c41c                	sw	a5,8(s0)
 801654e:	0905                	addi	s2,s2,1
 8016550:	0007d763          	bgez	a5,801655e <_puts_r+0xb0>
 8016554:	4c18                	lw	a4,24(s0)
 8016556:	00e7cb63          	blt	a5,a4,801656c <_puts_r+0xbe>
 801655a:	01458963          	beq	a1,s4,801656c <_puts_r+0xbe>
 801655e:	401c                	lw	a5,0(s0)
 8016560:	00178713          	addi	a4,a5,1
 8016564:	c018                	sw	a4,0(s0)
 8016566:	00b78023          	sb	a1,0(a5)
 801656a:	b759                	j	80164f0 <_puts_r+0x42>
 801656c:	8622                	mv	a2,s0
 801656e:	8526                	mv	a0,s1
 8016570:	2869                	jal	801660a <__swbuf_r>
 8016572:	f7351fe3          	bne	a0,s3,80164f0 <_puts_r+0x42>
 8016576:	b7d1                	j	801653a <_puts_r+0x8c>
 8016578:	401c                	lw	a5,0(s0)
 801657a:	00178713          	addi	a4,a5,1
 801657e:	c018                	sw	a4,0(s0)
 8016580:	4729                	li	a4,10
 8016582:	00e78023          	sb	a4,0(a5)
 8016586:	b761                	j	801650e <_puts_r+0x60>

08016588 <puts>:
 8016588:	85aa                	mv	a1,a0
 801658a:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 801658e:	f21ff06f          	j	80164ae <_puts_r>

08016592 <_sbrk_r>:
 8016592:	1141                	addi	sp,sp,-16
 8016594:	c422                	sw	s0,8(sp)
 8016596:	842a                	mv	s0,a0
 8016598:	852e                	mv	a0,a1
 801659a:	00103797          	auipc	a5,0x103
 801659e:	b207af23          	sw	zero,-1218(a5) # 81190d8 <errno>
 80165a2:	c606                	sw	ra,12(sp)
 80165a4:	f44f00ef          	jal	ra,8006ce8 <_sbrk>
 80165a8:	57fd                	li	a5,-1
 80165aa:	00f51863          	bne	a0,a5,80165ba <_sbrk_r+0x28>
 80165ae:	00103797          	auipc	a5,0x103
 80165b2:	b2a7a783          	lw	a5,-1238(a5) # 81190d8 <errno>
 80165b6:	c391                	beqz	a5,80165ba <_sbrk_r+0x28>
 80165b8:	c01c                	sw	a5,0(s0)
 80165ba:	40b2                	lw	ra,12(sp)
 80165bc:	4422                	lw	s0,8(sp)
 80165be:	0141                	addi	sp,sp,16
 80165c0:	8082                	ret

080165c2 <siprintf>:
 80165c2:	7135                	addi	sp,sp,-160
 80165c4:	cb3e                	sw	a5,148(sp)
 80165c6:	800007b7          	lui	a5,0x80000
 80165ca:	fff7c793          	not	a5,a5
 80165ce:	ce3e                	sw	a5,28(sp)
 80165d0:	c83e                	sw	a5,16(sp)
 80165d2:	77c1                	lui	a5,0xffff0
 80165d4:	c532                	sw	a2,136(sp)
 80165d6:	c736                	sw	a3,140(sp)
 80165d8:	c42a                	sw	a0,8(sp)
 80165da:	cc2a                	sw	a0,24(sp)
 80165dc:	20878793          	addi	a5,a5,520 # ffff0208 <_sp+0xf7eb0208>
 80165e0:	0134                	addi	a3,sp,136
 80165e2:	862e                	mv	a2,a1
 80165e4:	8341a503          	lw	a0,-1996(gp) # 8117824 <_impure_ptr>
 80165e8:	002c                	addi	a1,sp,8
 80165ea:	de86                	sw	ra,124(sp)
 80165ec:	ca3e                	sw	a5,20(sp)
 80165ee:	c93a                	sw	a4,144(sp)
 80165f0:	cd42                	sw	a6,152(sp)
 80165f2:	cf46                	sw	a7,156(sp)
 80165f4:	c236                	sw	a3,4(sp)
 80165f6:	00d000ef          	jal	ra,8016e02 <_svfiprintf_r>
 80165fa:	47a2                	lw	a5,8(sp)
 80165fc:	00078023          	sb	zero,0(a5)
 8016600:	50f6                	lw	ra,124(sp)
 8016602:	610d                	addi	sp,sp,160
 8016604:	8082                	ret

08016606 <isatty>:
 8016606:	e0cf006f          	j	8006c12 <_isatty>

0801660a <__swbuf_r>:
 801660a:	1101                	addi	sp,sp,-32
 801660c:	cc22                	sw	s0,24(sp)
 801660e:	ca26                	sw	s1,20(sp)
 8016610:	c84a                	sw	s2,16(sp)
 8016612:	ce06                	sw	ra,28(sp)
 8016614:	c64e                	sw	s3,12(sp)
 8016616:	84aa                	mv	s1,a0
 8016618:	892e                	mv	s2,a1
 801661a:	8432                	mv	s0,a2
 801661c:	c501                	beqz	a0,8016624 <__swbuf_r+0x1a>
 801661e:	4d1c                	lw	a5,24(a0)
 8016620:	e391                	bnez	a5,8016624 <__swbuf_r+0x1a>
 8016622:	2149                	jal	8016aa4 <__sinit>
 8016624:	00103797          	auipc	a5,0x103
 8016628:	85478793          	addi	a5,a5,-1964 # 8118e78 <__sf_fake_stdin>
 801662c:	06f41963          	bne	s0,a5,801669e <__swbuf_r+0x94>
 8016630:	40c0                	lw	s0,4(s1)
 8016632:	4c1c                	lw	a5,24(s0)
 8016634:	c41c                	sw	a5,8(s0)
 8016636:	00c45783          	lhu	a5,12(s0)
 801663a:	8ba1                	andi	a5,a5,8
 801663c:	c3c9                	beqz	a5,80166be <__swbuf_r+0xb4>
 801663e:	481c                	lw	a5,16(s0)
 8016640:	cfbd                	beqz	a5,80166be <__swbuf_r+0xb4>
 8016642:	481c                	lw	a5,16(s0)
 8016644:	4008                	lw	a0,0(s0)
 8016646:	0ff97993          	zext.b	s3,s2
 801664a:	0ff97913          	zext.b	s2,s2
 801664e:	8d1d                	sub	a0,a0,a5
 8016650:	485c                	lw	a5,20(s0)
 8016652:	00f54663          	blt	a0,a5,801665e <__swbuf_r+0x54>
 8016656:	85a2                	mv	a1,s0
 8016658:	8526                	mv	a0,s1
 801665a:	2625                	jal	8016982 <_fflush_r>
 801665c:	e52d                	bnez	a0,80166c6 <__swbuf_r+0xbc>
 801665e:	441c                	lw	a5,8(s0)
 8016660:	0505                	addi	a0,a0,1
 8016662:	17fd                	addi	a5,a5,-1
 8016664:	c41c                	sw	a5,8(s0)
 8016666:	401c                	lw	a5,0(s0)
 8016668:	00178713          	addi	a4,a5,1
 801666c:	c018                	sw	a4,0(s0)
 801666e:	01378023          	sb	s3,0(a5)
 8016672:	485c                	lw	a5,20(s0)
 8016674:	00a78963          	beq	a5,a0,8016686 <__swbuf_r+0x7c>
 8016678:	00c45783          	lhu	a5,12(s0)
 801667c:	8b85                	andi	a5,a5,1
 801667e:	cb81                	beqz	a5,801668e <__swbuf_r+0x84>
 8016680:	47a9                	li	a5,10
 8016682:	00f91663          	bne	s2,a5,801668e <__swbuf_r+0x84>
 8016686:	85a2                	mv	a1,s0
 8016688:	8526                	mv	a0,s1
 801668a:	2ce5                	jal	8016982 <_fflush_r>
 801668c:	ed0d                	bnez	a0,80166c6 <__swbuf_r+0xbc>
 801668e:	40f2                	lw	ra,28(sp)
 8016690:	4462                	lw	s0,24(sp)
 8016692:	44d2                	lw	s1,20(sp)
 8016694:	49b2                	lw	s3,12(sp)
 8016696:	854a                	mv	a0,s2
 8016698:	4942                	lw	s2,16(sp)
 801669a:	6105                	addi	sp,sp,32
 801669c:	8082                	ret
 801669e:	00102797          	auipc	a5,0x102
 80166a2:	7fa78793          	addi	a5,a5,2042 # 8118e98 <__sf_fake_stdout>
 80166a6:	00f41463          	bne	s0,a5,80166ae <__swbuf_r+0xa4>
 80166aa:	4480                	lw	s0,8(s1)
 80166ac:	b759                	j	8016632 <__swbuf_r+0x28>
 80166ae:	00102797          	auipc	a5,0x102
 80166b2:	7aa78793          	addi	a5,a5,1962 # 8118e58 <__sf_fake_stderr>
 80166b6:	f6f41ee3          	bne	s0,a5,8016632 <__swbuf_r+0x28>
 80166ba:	44c0                	lw	s0,12(s1)
 80166bc:	bf9d                	j	8016632 <__swbuf_r+0x28>
 80166be:	85a2                	mv	a1,s0
 80166c0:	8526                	mv	a0,s1
 80166c2:	2021                	jal	80166ca <__swsetup_r>
 80166c4:	dd3d                	beqz	a0,8016642 <__swbuf_r+0x38>
 80166c6:	597d                	li	s2,-1
 80166c8:	b7d9                	j	801668e <__swbuf_r+0x84>

080166ca <__swsetup_r>:
 80166ca:	1141                	addi	sp,sp,-16
 80166cc:	c422                	sw	s0,8(sp)
 80166ce:	c226                	sw	s1,4(sp)
 80166d0:	c04a                	sw	s2,0(sp)
 80166d2:	c606                	sw	ra,12(sp)
 80166d4:	8341a483          	lw	s1,-1996(gp) # 8117824 <_impure_ptr>
 80166d8:	892a                	mv	s2,a0
 80166da:	842e                	mv	s0,a1
 80166dc:	c489                	beqz	s1,80166e6 <__swsetup_r+0x1c>
 80166de:	4c9c                	lw	a5,24(s1)
 80166e0:	e399                	bnez	a5,80166e6 <__swsetup_r+0x1c>
 80166e2:	8526                	mv	a0,s1
 80166e4:	26c1                	jal	8016aa4 <__sinit>
 80166e6:	00102797          	auipc	a5,0x102
 80166ea:	79278793          	addi	a5,a5,1938 # 8118e78 <__sf_fake_stdin>
 80166ee:	02f41663          	bne	s0,a5,801671a <__swsetup_r+0x50>
 80166f2:	40c0                	lw	s0,4(s1)
 80166f4:	00c41783          	lh	a5,12(s0)
 80166f8:	0087f693          	andi	a3,a5,8
 80166fc:	0807c733          	zext.h	a4,a5
 8016700:	eab5                	bnez	a3,8016774 <__swsetup_r+0xaa>
 8016702:	01077693          	andi	a3,a4,16
 8016706:	ea95                	bnez	a3,801673a <__swsetup_r+0x70>
 8016708:	4725                	li	a4,9
 801670a:	00e92023          	sw	a4,0(s2)
 801670e:	0407e793          	ori	a5,a5,64
 8016712:	00f41623          	sh	a5,12(s0)
 8016716:	557d                	li	a0,-1
 8016718:	a871                	j	80167b4 <__swsetup_r+0xea>
 801671a:	00102797          	auipc	a5,0x102
 801671e:	77e78793          	addi	a5,a5,1918 # 8118e98 <__sf_fake_stdout>
 8016722:	00f41463          	bne	s0,a5,801672a <__swsetup_r+0x60>
 8016726:	4480                	lw	s0,8(s1)
 8016728:	b7f1                	j	80166f4 <__swsetup_r+0x2a>
 801672a:	00102797          	auipc	a5,0x102
 801672e:	72e78793          	addi	a5,a5,1838 # 8118e58 <__sf_fake_stderr>
 8016732:	fcf411e3          	bne	s0,a5,80166f4 <__swsetup_r+0x2a>
 8016736:	44c0                	lw	s0,12(s1)
 8016738:	bf75                	j	80166f4 <__swsetup_r+0x2a>
 801673a:	8b11                	andi	a4,a4,4
 801673c:	c715                	beqz	a4,8016768 <__swsetup_r+0x9e>
 801673e:	584c                	lw	a1,52(s0)
 8016740:	c991                	beqz	a1,8016754 <__swsetup_r+0x8a>
 8016742:	04440793          	addi	a5,s0,68
 8016746:	00f58563          	beq	a1,a5,8016750 <__swsetup_r+0x86>
 801674a:	854a                	mv	a0,s2
 801674c:	ba9ff0ef          	jal	ra,80162f4 <_free_r>
 8016750:	02042a23          	sw	zero,52(s0)
 8016754:	00c45783          	lhu	a5,12(s0)
 8016758:	00042223          	sw	zero,4(s0)
 801675c:	fdb7f793          	andi	a5,a5,-37
 8016760:	00f41623          	sh	a5,12(s0)
 8016764:	481c                	lw	a5,16(s0)
 8016766:	c01c                	sw	a5,0(s0)
 8016768:	00c45783          	lhu	a5,12(s0)
 801676c:	0087e793          	ori	a5,a5,8
 8016770:	00f41623          	sh	a5,12(s0)
 8016774:	481c                	lw	a5,16(s0)
 8016776:	ef81                	bnez	a5,801678e <__swsetup_r+0xc4>
 8016778:	00c45783          	lhu	a5,12(s0)
 801677c:	20000713          	li	a4,512
 8016780:	2807f793          	andi	a5,a5,640
 8016784:	00e78563          	beq	a5,a4,801678e <__swsetup_r+0xc4>
 8016788:	85a2                	mv	a1,s0
 801678a:	854a                	mv	a0,s2
 801678c:	21e5                	jal	8016c74 <__smakebuf_r>
 801678e:	00c41783          	lh	a5,12(s0)
 8016792:	0017f693          	andi	a3,a5,1
 8016796:	0807c733          	zext.h	a4,a5
 801679a:	c29d                	beqz	a3,80167c0 <__swsetup_r+0xf6>
 801679c:	4854                	lw	a3,20(s0)
 801679e:	00042423          	sw	zero,8(s0)
 80167a2:	40d006b3          	neg	a3,a3
 80167a6:	cc14                	sw	a3,24(s0)
 80167a8:	4814                	lw	a3,16(s0)
 80167aa:	4501                	li	a0,0
 80167ac:	e681                	bnez	a3,80167b4 <__swsetup_r+0xea>
 80167ae:	08077713          	andi	a4,a4,128
 80167b2:	ff31                	bnez	a4,801670e <__swsetup_r+0x44>
 80167b4:	40b2                	lw	ra,12(sp)
 80167b6:	4422                	lw	s0,8(sp)
 80167b8:	4492                	lw	s1,4(sp)
 80167ba:	4902                	lw	s2,0(sp)
 80167bc:	0141                	addi	sp,sp,16
 80167be:	8082                	ret
 80167c0:	00277693          	andi	a3,a4,2
 80167c4:	4601                	li	a2,0
 80167c6:	e291                	bnez	a3,80167ca <__swsetup_r+0x100>
 80167c8:	4850                	lw	a2,20(s0)
 80167ca:	c410                	sw	a2,8(s0)
 80167cc:	bff1                	j	80167a8 <__swsetup_r+0xde>

080167ce <__register_exitproc>:
 80167ce:	88aa                	mv	a7,a0
 80167d0:	00103517          	auipc	a0,0x103
 80167d4:	90c50513          	addi	a0,a0,-1780 # 81190dc <_global_atexit>
 80167d8:	4118                	lw	a4,0(a0)
 80167da:	ef11                	bnez	a4,80167f6 <__register_exitproc+0x28>
 80167dc:	00112797          	auipc	a5,0x112
 80167e0:	e1c78793          	addi	a5,a5,-484 # 81285f8 <_global_atexit0>
 80167e4:	c11c                	sw	a5,0(a0)
 80167e6:	00000513          	li	a0,0
 80167ea:	873e                	mv	a4,a5
 80167ec:	c509                	beqz	a0,80167f6 <__register_exitproc+0x28>
 80167ee:	4118                	lw	a4,0(a0)
 80167f0:	08e7a423          	sw	a4,136(a5)
 80167f4:	873e                	mv	a4,a5
 80167f6:	435c                	lw	a5,4(a4)
 80167f8:	487d                	li	a6,31
 80167fa:	557d                	li	a0,-1
 80167fc:	04f84463          	blt	a6,a5,8016844 <__register_exitproc+0x76>
 8016800:	02088b63          	beqz	a7,8016836 <__register_exitproc+0x68>
 8016804:	08872803          	lw	a6,136(a4)
 8016808:	02080e63          	beqz	a6,8016844 <__register_exitproc+0x76>
 801680c:	2107c333          	sh2add	t1,a5,a6
 8016810:	00c32023          	sw	a2,0(t1)
 8016814:	10082603          	lw	a2,256(a6)
 8016818:	28f01533          	bset	a0,zero,a5
 801681c:	8e49                	or	a2,a2,a0
 801681e:	10c82023          	sw	a2,256(a6)
 8016822:	08d32023          	sw	a3,128(t1)
 8016826:	4689                	li	a3,2
 8016828:	00d89763          	bne	a7,a3,8016836 <__register_exitproc+0x68>
 801682c:	10482683          	lw	a3,260(a6)
 8016830:	8ec9                	or	a3,a3,a0
 8016832:	10d82223          	sw	a3,260(a6)
 8016836:	00178693          	addi	a3,a5,1
 801683a:	c354                	sw	a3,4(a4)
 801683c:	20e7c7b3          	sh2add	a5,a5,a4
 8016840:	4501                	li	a0,0
 8016842:	c78c                	sw	a1,8(a5)
 8016844:	8082                	ret

08016846 <__sflush_r>:
 8016846:	00c5d783          	lhu	a5,12(a1)
 801684a:	1101                	addi	sp,sp,-32
 801684c:	cc22                	sw	s0,24(sp)
 801684e:	ca26                	sw	s1,20(sp)
 8016850:	ce06                	sw	ra,28(sp)
 8016852:	c84a                	sw	s2,16(sp)
 8016854:	c64e                	sw	s3,12(sp)
 8016856:	0087f713          	andi	a4,a5,8
 801685a:	84aa                	mv	s1,a0
 801685c:	842e                	mv	s0,a1
 801685e:	ef69                	bnez	a4,8016938 <__sflush_r+0xf2>
 8016860:	41d8                	lw	a4,4(a1)
 8016862:	00e04d63          	bgtz	a4,801687c <__sflush_r+0x36>
 8016866:	41b8                	lw	a4,64(a1)
 8016868:	00e04a63          	bgtz	a4,801687c <__sflush_r+0x36>
 801686c:	4501                	li	a0,0
 801686e:	40f2                	lw	ra,28(sp)
 8016870:	4462                	lw	s0,24(sp)
 8016872:	44d2                	lw	s1,20(sp)
 8016874:	4942                	lw	s2,16(sp)
 8016876:	49b2                	lw	s3,12(sp)
 8016878:	6105                	addi	sp,sp,32
 801687a:	8082                	ret
 801687c:	5458                	lw	a4,44(s0)
 801687e:	d77d                	beqz	a4,801686c <__sflush_r+0x26>
 8016880:	6685                	lui	a3,0x1
 8016882:	0004a903          	lw	s2,0(s1)
 8016886:	8ff5                	and	a5,a5,a3
 8016888:	0004a023          	sw	zero,0(s1)
 801688c:	cfa5                	beqz	a5,8016904 <__sflush_r+0xbe>
 801688e:	4868                	lw	a0,84(s0)
 8016890:	00c45783          	lhu	a5,12(s0)
 8016894:	8b91                	andi	a5,a5,4
 8016896:	c799                	beqz	a5,80168a4 <__sflush_r+0x5e>
 8016898:	405c                	lw	a5,4(s0)
 801689a:	8d1d                	sub	a0,a0,a5
 801689c:	585c                	lw	a5,52(s0)
 801689e:	c399                	beqz	a5,80168a4 <__sflush_r+0x5e>
 80168a0:	403c                	lw	a5,64(s0)
 80168a2:	8d1d                	sub	a0,a0,a5
 80168a4:	545c                	lw	a5,44(s0)
 80168a6:	500c                	lw	a1,32(s0)
 80168a8:	862a                	mv	a2,a0
 80168aa:	4681                	li	a3,0
 80168ac:	8526                	mv	a0,s1
 80168ae:	9782                	jalr	a5
 80168b0:	577d                	li	a4,-1
 80168b2:	00c45783          	lhu	a5,12(s0)
 80168b6:	00e51c63          	bne	a0,a4,80168ce <__sflush_r+0x88>
 80168ba:	4094                	lw	a3,0(s1)
 80168bc:	4775                	li	a4,29
 80168be:	06d76863          	bltu	a4,a3,801692e <__sflush_r+0xe8>
 80168c2:	20400737          	lui	a4,0x20400
 80168c6:	0705                	addi	a4,a4,1
 80168c8:	48d75733          	bext	a4,a4,a3
 80168cc:	c32d                	beqz	a4,801692e <__sflush_r+0xe8>
 80168ce:	4818                	lw	a4,16(s0)
 80168d0:	00042223          	sw	zero,4(s0)
 80168d4:	c018                	sw	a4,0(s0)
 80168d6:	6705                	lui	a4,0x1
 80168d8:	8ff9                	and	a5,a5,a4
 80168da:	c799                	beqz	a5,80168e8 <__sflush_r+0xa2>
 80168dc:	57fd                	li	a5,-1
 80168de:	00f51463          	bne	a0,a5,80168e6 <__sflush_r+0xa0>
 80168e2:	409c                	lw	a5,0(s1)
 80168e4:	e391                	bnez	a5,80168e8 <__sflush_r+0xa2>
 80168e6:	c868                	sw	a0,84(s0)
 80168e8:	584c                	lw	a1,52(s0)
 80168ea:	0124a023          	sw	s2,0(s1)
 80168ee:	ddbd                	beqz	a1,801686c <__sflush_r+0x26>
 80168f0:	04440793          	addi	a5,s0,68
 80168f4:	00f58563          	beq	a1,a5,80168fe <__sflush_r+0xb8>
 80168f8:	8526                	mv	a0,s1
 80168fa:	9fbff0ef          	jal	ra,80162f4 <_free_r>
 80168fe:	02042a23          	sw	zero,52(s0)
 8016902:	b7ad                	j	801686c <__sflush_r+0x26>
 8016904:	500c                	lw	a1,32(s0)
 8016906:	4685                	li	a3,1
 8016908:	4601                	li	a2,0
 801690a:	8526                	mv	a0,s1
 801690c:	9702                	jalr	a4
 801690e:	57fd                	li	a5,-1
 8016910:	f8f510e3          	bne	a0,a5,8016890 <__sflush_r+0x4a>
 8016914:	409c                	lw	a5,0(s1)
 8016916:	dfad                	beqz	a5,8016890 <__sflush_r+0x4a>
 8016918:	4775                	li	a4,29
 801691a:	00e78563          	beq	a5,a4,8016924 <__sflush_r+0xde>
 801691e:	4759                	li	a4,22
 8016920:	00e79563          	bne	a5,a4,801692a <__sflush_r+0xe4>
 8016924:	0124a023          	sw	s2,0(s1)
 8016928:	b791                	j	801686c <__sflush_r+0x26>
 801692a:	00c45783          	lhu	a5,12(s0)
 801692e:	0407e793          	ori	a5,a5,64
 8016932:	00f41623          	sh	a5,12(s0)
 8016936:	bf25                	j	801686e <__sflush_r+0x28>
 8016938:	0105a983          	lw	s3,16(a1)
 801693c:	f20988e3          	beqz	s3,801686c <__sflush_r+0x26>
 8016940:	0005a903          	lw	s2,0(a1)
 8016944:	8b8d                	andi	a5,a5,3
 8016946:	0135a023          	sw	s3,0(a1)
 801694a:	41390933          	sub	s2,s2,s3
 801694e:	4701                	li	a4,0
 8016950:	e391                	bnez	a5,8016954 <__sflush_r+0x10e>
 8016952:	49d8                	lw	a4,20(a1)
 8016954:	c418                	sw	a4,8(s0)
 8016956:	f1205be3          	blez	s2,801686c <__sflush_r+0x26>
 801695a:	541c                	lw	a5,40(s0)
 801695c:	500c                	lw	a1,32(s0)
 801695e:	86ca                	mv	a3,s2
 8016960:	864e                	mv	a2,s3
 8016962:	8526                	mv	a0,s1
 8016964:	9782                	jalr	a5
 8016966:	00a04a63          	bgtz	a0,801697a <__sflush_r+0x134>
 801696a:	00c45783          	lhu	a5,12(s0)
 801696e:	557d                	li	a0,-1
 8016970:	0407e793          	ori	a5,a5,64
 8016974:	00f41623          	sh	a5,12(s0)
 8016978:	bddd                	j	801686e <__sflush_r+0x28>
 801697a:	99aa                	add	s3,s3,a0
 801697c:	40a90933          	sub	s2,s2,a0
 8016980:	bfd9                	j	8016956 <__sflush_r+0x110>

08016982 <_fflush_r>:
 8016982:	499c                	lw	a5,16(a1)
 8016984:	c3a5                	beqz	a5,80169e4 <_fflush_r+0x62>
 8016986:	1101                	addi	sp,sp,-32
 8016988:	cc22                	sw	s0,24(sp)
 801698a:	ce06                	sw	ra,28(sp)
 801698c:	842a                	mv	s0,a0
 801698e:	c511                	beqz	a0,801699a <_fflush_r+0x18>
 8016990:	4d1c                	lw	a5,24(a0)
 8016992:	e781                	bnez	a5,801699a <_fflush_r+0x18>
 8016994:	c62e                	sw	a1,12(sp)
 8016996:	2239                	jal	8016aa4 <__sinit>
 8016998:	45b2                	lw	a1,12(sp)
 801699a:	00102797          	auipc	a5,0x102
 801699e:	4de78793          	addi	a5,a5,1246 # 8118e78 <__sf_fake_stdin>
 80169a2:	00f59c63          	bne	a1,a5,80169ba <_fflush_r+0x38>
 80169a6:	404c                	lw	a1,4(s0)
 80169a8:	00c59783          	lh	a5,12(a1)
 80169ac:	c79d                	beqz	a5,80169da <_fflush_r+0x58>
 80169ae:	8522                	mv	a0,s0
 80169b0:	4462                	lw	s0,24(sp)
 80169b2:	40f2                	lw	ra,28(sp)
 80169b4:	6105                	addi	sp,sp,32
 80169b6:	e91ff06f          	j	8016846 <__sflush_r>
 80169ba:	00102797          	auipc	a5,0x102
 80169be:	4de78793          	addi	a5,a5,1246 # 8118e98 <__sf_fake_stdout>
 80169c2:	00f59463          	bne	a1,a5,80169ca <_fflush_r+0x48>
 80169c6:	440c                	lw	a1,8(s0)
 80169c8:	b7c5                	j	80169a8 <_fflush_r+0x26>
 80169ca:	00102797          	auipc	a5,0x102
 80169ce:	48e78793          	addi	a5,a5,1166 # 8118e58 <__sf_fake_stderr>
 80169d2:	fcf59be3          	bne	a1,a5,80169a8 <_fflush_r+0x26>
 80169d6:	444c                	lw	a1,12(s0)
 80169d8:	bfc1                	j	80169a8 <_fflush_r+0x26>
 80169da:	40f2                	lw	ra,28(sp)
 80169dc:	4462                	lw	s0,24(sp)
 80169de:	4501                	li	a0,0
 80169e0:	6105                	addi	sp,sp,32
 80169e2:	8082                	ret
 80169e4:	4501                	li	a0,0
 80169e6:	8082                	ret

080169e8 <std>:
 80169e8:	1141                	addi	sp,sp,-16
 80169ea:	c422                	sw	s0,8(sp)
 80169ec:	c606                	sw	ra,12(sp)
 80169ee:	842a                	mv	s0,a0
 80169f0:	00b51623          	sh	a1,12(a0)
 80169f4:	00c51723          	sh	a2,14(a0)
 80169f8:	00052023          	sw	zero,0(a0)
 80169fc:	00052223          	sw	zero,4(a0)
 8016a00:	00052423          	sw	zero,8(a0)
 8016a04:	06052223          	sw	zero,100(a0)
 8016a08:	00052823          	sw	zero,16(a0)
 8016a0c:	00052a23          	sw	zero,20(a0)
 8016a10:	00052c23          	sw	zero,24(a0)
 8016a14:	4621                	li	a2,8
 8016a16:	4581                	li	a1,0
 8016a18:	05c50513          	addi	a0,a0,92
 8016a1c:	831ff0ef          	jal	ra,801624c <memset>
 8016a20:	00001797          	auipc	a5,0x1
 8016a24:	cc878793          	addi	a5,a5,-824 # 80176e8 <__sread>
 8016a28:	d05c                	sw	a5,36(s0)
 8016a2a:	00001797          	auipc	a5,0x1
 8016a2e:	cec78793          	addi	a5,a5,-788 # 8017716 <__swrite>
 8016a32:	d41c                	sw	a5,40(s0)
 8016a34:	00001797          	auipc	a5,0x1
 8016a38:	d2e78793          	addi	a5,a5,-722 # 8017762 <__sseek>
 8016a3c:	d45c                	sw	a5,44(s0)
 8016a3e:	00001797          	auipc	a5,0x1
 8016a42:	d5878793          	addi	a5,a5,-680 # 8017796 <__sclose>
 8016a46:	40b2                	lw	ra,12(sp)
 8016a48:	d000                	sw	s0,32(s0)
 8016a4a:	d81c                	sw	a5,48(s0)
 8016a4c:	4422                	lw	s0,8(sp)
 8016a4e:	0141                	addi	sp,sp,16
 8016a50:	8082                	ret

08016a52 <_cleanup_r>:
 8016a52:	00000597          	auipc	a1,0x0
 8016a56:	f3058593          	addi	a1,a1,-208 # 8016982 <_fflush_r>
 8016a5a:	aa91                	j	8016bae <_fwalk_reent>

08016a5c <__sfmoreglue>:
 8016a5c:	1141                	addi	sp,sp,-16
 8016a5e:	c226                	sw	s1,4(sp)
 8016a60:	06800613          	li	a2,104
 8016a64:	fff58493          	addi	s1,a1,-1
 8016a68:	02c484b3          	mul	s1,s1,a2
 8016a6c:	c04a                	sw	s2,0(sp)
 8016a6e:	892e                	mv	s2,a1
 8016a70:	c422                	sw	s0,8(sp)
 8016a72:	c606                	sw	ra,12(sp)
 8016a74:	07448593          	addi	a1,s1,116
 8016a78:	923ff0ef          	jal	ra,801639a <_malloc_r>
 8016a7c:	842a                	mv	s0,a0
 8016a7e:	cd01                	beqz	a0,8016a96 <__sfmoreglue+0x3a>
 8016a80:	00052023          	sw	zero,0(a0)
 8016a84:	01252223          	sw	s2,4(a0)
 8016a88:	0531                	addi	a0,a0,12
 8016a8a:	c408                	sw	a0,8(s0)
 8016a8c:	06848613          	addi	a2,s1,104
 8016a90:	4581                	li	a1,0
 8016a92:	fbaff0ef          	jal	ra,801624c <memset>
 8016a96:	40b2                	lw	ra,12(sp)
 8016a98:	8522                	mv	a0,s0
 8016a9a:	4422                	lw	s0,8(sp)
 8016a9c:	4492                	lw	s1,4(sp)
 8016a9e:	4902                	lw	s2,0(sp)
 8016aa0:	0141                	addi	sp,sp,16
 8016aa2:	8082                	ret

08016aa4 <__sinit>:
 8016aa4:	4d1c                	lw	a5,24(a0)
 8016aa6:	e7a5                	bnez	a5,8016b0e <__sinit+0x6a>
 8016aa8:	1141                	addi	sp,sp,-16
 8016aaa:	c422                	sw	s0,8(sp)
 8016aac:	c606                	sw	ra,12(sp)
 8016aae:	00000797          	auipc	a5,0x0
 8016ab2:	fa478793          	addi	a5,a5,-92 # 8016a52 <_cleanup_r>
 8016ab6:	d51c                	sw	a5,40(a0)
 8016ab8:	04052423          	sw	zero,72(a0)
 8016abc:	04052623          	sw	zero,76(a0)
 8016ac0:	04052823          	sw	zero,80(a0)
 8016ac4:	a001a783          	lw	a5,-1536(gp) # 81179f0 <_global_impure_ptr>
 8016ac8:	842a                	mv	s0,a0
 8016aca:	00f51463          	bne	a0,a5,8016ad2 <__sinit+0x2e>
 8016ace:	4785                	li	a5,1
 8016ad0:	cd1c                	sw	a5,24(a0)
 8016ad2:	8522                	mv	a0,s0
 8016ad4:	2835                	jal	8016b10 <__sfp>
 8016ad6:	c048                	sw	a0,4(s0)
 8016ad8:	8522                	mv	a0,s0
 8016ada:	281d                	jal	8016b10 <__sfp>
 8016adc:	c408                	sw	a0,8(s0)
 8016ade:	8522                	mv	a0,s0
 8016ae0:	2805                	jal	8016b10 <__sfp>
 8016ae2:	c448                	sw	a0,12(s0)
 8016ae4:	4048                	lw	a0,4(s0)
 8016ae6:	4601                	li	a2,0
 8016ae8:	4591                	li	a1,4
 8016aea:	effff0ef          	jal	ra,80169e8 <std>
 8016aee:	4408                	lw	a0,8(s0)
 8016af0:	4605                	li	a2,1
 8016af2:	45a5                	li	a1,9
 8016af4:	ef5ff0ef          	jal	ra,80169e8 <std>
 8016af8:	4448                	lw	a0,12(s0)
 8016afa:	4609                	li	a2,2
 8016afc:	45c9                	li	a1,18
 8016afe:	eebff0ef          	jal	ra,80169e8 <std>
 8016b02:	4785                	li	a5,1
 8016b04:	40b2                	lw	ra,12(sp)
 8016b06:	cc1c                	sw	a5,24(s0)
 8016b08:	4422                	lw	s0,8(sp)
 8016b0a:	0141                	addi	sp,sp,16
 8016b0c:	8082                	ret
 8016b0e:	8082                	ret

08016b10 <__sfp>:
 8016b10:	1141                	addi	sp,sp,-16
 8016b12:	c226                	sw	s1,4(sp)
 8016b14:	a001a483          	lw	s1,-1536(gp) # 81179f0 <_global_impure_ptr>
 8016b18:	4c9c                	lw	a5,24(s1)
 8016b1a:	c04a                	sw	s2,0(sp)
 8016b1c:	c606                	sw	ra,12(sp)
 8016b1e:	c422                	sw	s0,8(sp)
 8016b20:	892a                	mv	s2,a0
 8016b22:	e781                	bnez	a5,8016b2a <__sfp+0x1a>
 8016b24:	8526                	mv	a0,s1
 8016b26:	f7fff0ef          	jal	ra,8016aa4 <__sinit>
 8016b2a:	04848493          	addi	s1,s1,72
 8016b2e:	4480                	lw	s0,8(s1)
 8016b30:	40dc                	lw	a5,4(s1)
 8016b32:	17fd                	addi	a5,a5,-1
 8016b34:	0007d663          	bgez	a5,8016b40 <__sfp+0x30>
 8016b38:	409c                	lw	a5,0(s1)
 8016b3a:	cfb9                	beqz	a5,8016b98 <__sfp+0x88>
 8016b3c:	4084                	lw	s1,0(s1)
 8016b3e:	bfc5                	j	8016b2e <__sfp+0x1e>
 8016b40:	00c41703          	lh	a4,12(s0)
 8016b44:	e739                	bnez	a4,8016b92 <__sfp+0x82>
 8016b46:	77c1                	lui	a5,0xffff0
 8016b48:	0785                	addi	a5,a5,1
 8016b4a:	06042223          	sw	zero,100(s0)
 8016b4e:	00042023          	sw	zero,0(s0)
 8016b52:	00042223          	sw	zero,4(s0)
 8016b56:	00042423          	sw	zero,8(s0)
 8016b5a:	c45c                	sw	a5,12(s0)
 8016b5c:	00042823          	sw	zero,16(s0)
 8016b60:	00042a23          	sw	zero,20(s0)
 8016b64:	00042c23          	sw	zero,24(s0)
 8016b68:	4621                	li	a2,8
 8016b6a:	4581                	li	a1,0
 8016b6c:	05c40513          	addi	a0,s0,92
 8016b70:	edcff0ef          	jal	ra,801624c <memset>
 8016b74:	02042a23          	sw	zero,52(s0)
 8016b78:	02042c23          	sw	zero,56(s0)
 8016b7c:	04042423          	sw	zero,72(s0)
 8016b80:	04042623          	sw	zero,76(s0)
 8016b84:	40b2                	lw	ra,12(sp)
 8016b86:	8522                	mv	a0,s0
 8016b88:	4422                	lw	s0,8(sp)
 8016b8a:	4492                	lw	s1,4(sp)
 8016b8c:	4902                	lw	s2,0(sp)
 8016b8e:	0141                	addi	sp,sp,16
 8016b90:	8082                	ret
 8016b92:	06840413          	addi	s0,s0,104
 8016b96:	bf71                	j	8016b32 <__sfp+0x22>
 8016b98:	4591                	li	a1,4
 8016b9a:	854a                	mv	a0,s2
 8016b9c:	ec1ff0ef          	jal	ra,8016a5c <__sfmoreglue>
 8016ba0:	c088                	sw	a0,0(s1)
 8016ba2:	842a                	mv	s0,a0
 8016ba4:	fd41                	bnez	a0,8016b3c <__sfp+0x2c>
 8016ba6:	47b1                	li	a5,12
 8016ba8:	00f92023          	sw	a5,0(s2)
 8016bac:	bfe1                	j	8016b84 <__sfp+0x74>

08016bae <_fwalk_reent>:
 8016bae:	7179                	addi	sp,sp,-48
 8016bb0:	d422                	sw	s0,40(sp)
 8016bb2:	d04a                	sw	s2,32(sp)
 8016bb4:	ce4e                	sw	s3,28(sp)
 8016bb6:	cc52                	sw	s4,24(sp)
 8016bb8:	c85a                	sw	s6,16(sp)
 8016bba:	c65e                	sw	s7,12(sp)
 8016bbc:	d606                	sw	ra,44(sp)
 8016bbe:	d226                	sw	s1,36(sp)
 8016bc0:	ca56                	sw	s5,20(sp)
 8016bc2:	892a                	mv	s2,a0
 8016bc4:	8a2e                	mv	s4,a1
 8016bc6:	04850413          	addi	s0,a0,72
 8016bca:	4981                	li	s3,0
 8016bcc:	4b05                	li	s6,1
 8016bce:	5bfd                	li	s7,-1
 8016bd0:	4404                	lw	s1,8(s0)
 8016bd2:	00442a83          	lw	s5,4(s0)
 8016bd6:	1afd                	addi	s5,s5,-1
 8016bd8:	020ad063          	bgez	s5,8016bf8 <_fwalk_reent+0x4a>
 8016bdc:	4000                	lw	s0,0(s0)
 8016bde:	f86d                	bnez	s0,8016bd0 <_fwalk_reent+0x22>
 8016be0:	50b2                	lw	ra,44(sp)
 8016be2:	5422                	lw	s0,40(sp)
 8016be4:	5492                	lw	s1,36(sp)
 8016be6:	5902                	lw	s2,32(sp)
 8016be8:	4a62                	lw	s4,24(sp)
 8016bea:	4ad2                	lw	s5,20(sp)
 8016bec:	4b42                	lw	s6,16(sp)
 8016bee:	4bb2                	lw	s7,12(sp)
 8016bf0:	854e                	mv	a0,s3
 8016bf2:	49f2                	lw	s3,28(sp)
 8016bf4:	6145                	addi	sp,sp,48
 8016bf6:	8082                	ret
 8016bf8:	00c4d783          	lhu	a5,12(s1)
 8016bfc:	00fb7b63          	bgeu	s6,a5,8016c12 <_fwalk_reent+0x64>
 8016c00:	00e49783          	lh	a5,14(s1)
 8016c04:	01778763          	beq	a5,s7,8016c12 <_fwalk_reent+0x64>
 8016c08:	85a6                	mv	a1,s1
 8016c0a:	854a                	mv	a0,s2
 8016c0c:	9a02                	jalr	s4
 8016c0e:	00a9e9b3          	or	s3,s3,a0
 8016c12:	06848493          	addi	s1,s1,104
 8016c16:	b7c1                	j	8016bd6 <_fwalk_reent+0x28>

08016c18 <__swhatbuf_r>:
 8016c18:	7159                	addi	sp,sp,-112
 8016c1a:	d4a2                	sw	s0,104(sp)
 8016c1c:	d2a6                	sw	s1,100(sp)
 8016c1e:	d0ca                	sw	s2,96(sp)
 8016c20:	d686                	sw	ra,108(sp)
 8016c22:	892e                	mv	s2,a1
 8016c24:	8432                	mv	s0,a2
 8016c26:	84b6                	mv	s1,a3
 8016c28:	00e59583          	lh	a1,14(a1)
 8016c2c:	0005dc63          	bgez	a1,8016c44 <__swhatbuf_r+0x2c>
 8016c30:	00c91783          	lh	a5,12(s2)
 8016c34:	0004a023          	sw	zero,0(s1)
 8016c38:	0807f793          	andi	a5,a5,128
 8016c3c:	e395                	bnez	a5,8016c60 <__swhatbuf_r+0x48>
 8016c3e:	40000793          	li	a5,1024
 8016c42:	a00d                	j	8016c64 <__swhatbuf_r+0x4c>
 8016c44:	0030                	addi	a2,sp,8
 8016c46:	3bb000ef          	jal	ra,8017800 <_fstat_r>
 8016c4a:	fe0543e3          	bltz	a0,8016c30 <__swhatbuf_r+0x18>
 8016c4e:	4732                	lw	a4,12(sp)
 8016c50:	67bd                	lui	a5,0xf
 8016c52:	8ff9                	and	a5,a5,a4
 8016c54:	7779                	lui	a4,0xffffe
 8016c56:	97ba                	add	a5,a5,a4
 8016c58:	0017b793          	seqz	a5,a5
 8016c5c:	c09c                	sw	a5,0(s1)
 8016c5e:	b7c5                	j	8016c3e <__swhatbuf_r+0x26>
 8016c60:	04000793          	li	a5,64
 8016c64:	50b6                	lw	ra,108(sp)
 8016c66:	c01c                	sw	a5,0(s0)
 8016c68:	5426                	lw	s0,104(sp)
 8016c6a:	5496                	lw	s1,100(sp)
 8016c6c:	5906                	lw	s2,96(sp)
 8016c6e:	4501                	li	a0,0
 8016c70:	6165                	addi	sp,sp,112
 8016c72:	8082                	ret

08016c74 <__smakebuf_r>:
 8016c74:	00c5d783          	lhu	a5,12(a1)
 8016c78:	1101                	addi	sp,sp,-32
 8016c7a:	cc22                	sw	s0,24(sp)
 8016c7c:	ce06                	sw	ra,28(sp)
 8016c7e:	ca26                	sw	s1,20(sp)
 8016c80:	c84a                	sw	s2,16(sp)
 8016c82:	8b89                	andi	a5,a5,2
 8016c84:	842e                	mv	s0,a1
 8016c86:	cf89                	beqz	a5,8016ca0 <__smakebuf_r+0x2c>
 8016c88:	04740793          	addi	a5,s0,71
 8016c8c:	c01c                	sw	a5,0(s0)
 8016c8e:	c81c                	sw	a5,16(s0)
 8016c90:	4785                	li	a5,1
 8016c92:	c85c                	sw	a5,20(s0)
 8016c94:	40f2                	lw	ra,28(sp)
 8016c96:	4462                	lw	s0,24(sp)
 8016c98:	44d2                	lw	s1,20(sp)
 8016c9a:	4942                	lw	s2,16(sp)
 8016c9c:	6105                	addi	sp,sp,32
 8016c9e:	8082                	ret
 8016ca0:	0074                	addi	a3,sp,12
 8016ca2:	0030                	addi	a2,sp,8
 8016ca4:	892a                	mv	s2,a0
 8016ca6:	f73ff0ef          	jal	ra,8016c18 <__swhatbuf_r>
 8016caa:	45a2                	lw	a1,8(sp)
 8016cac:	84aa                	mv	s1,a0
 8016cae:	854a                	mv	a0,s2
 8016cb0:	eeaff0ef          	jal	ra,801639a <_malloc_r>
 8016cb4:	00c45783          	lhu	a5,12(s0)
 8016cb8:	ed09                	bnez	a0,8016cd2 <__smakebuf_r+0x5e>
 8016cba:	60579713          	sext.h	a4,a5
 8016cbe:	2007f793          	andi	a5,a5,512
 8016cc2:	fbe9                	bnez	a5,8016c94 <__smakebuf_r+0x20>
 8016cc4:	ffc77793          	andi	a5,a4,-4
 8016cc8:	0027e793          	ori	a5,a5,2
 8016ccc:	00f41623          	sh	a5,12(s0)
 8016cd0:	bf65                	j	8016c88 <__smakebuf_r+0x14>
 8016cd2:	00000717          	auipc	a4,0x0
 8016cd6:	d8070713          	addi	a4,a4,-640 # 8016a52 <_cleanup_r>
 8016cda:	02e92423          	sw	a4,40(s2)
 8016cde:	0807e793          	ori	a5,a5,128
 8016ce2:	00f41623          	sh	a5,12(s0)
 8016ce6:	47a2                	lw	a5,8(sp)
 8016ce8:	c008                	sw	a0,0(s0)
 8016cea:	c808                	sw	a0,16(s0)
 8016cec:	c85c                	sw	a5,20(s0)
 8016cee:	47b2                	lw	a5,12(sp)
 8016cf0:	cf91                	beqz	a5,8016d0c <__smakebuf_r+0x98>
 8016cf2:	854a                	mv	a0,s2
 8016cf4:	00e41583          	lh	a1,14(s0)
 8016cf8:	33b000ef          	jal	ra,8017832 <_isatty_r>
 8016cfc:	c901                	beqz	a0,8016d0c <__smakebuf_r+0x98>
 8016cfe:	00c45783          	lhu	a5,12(s0)
 8016d02:	9bf1                	andi	a5,a5,-4
 8016d04:	0017e793          	ori	a5,a5,1
 8016d08:	00f41623          	sh	a5,12(s0)
 8016d0c:	00c45503          	lhu	a0,12(s0)
 8016d10:	8cc9                	or	s1,s1,a0
 8016d12:	00941623          	sh	s1,12(s0)
 8016d16:	bfbd                	j	8016c94 <__smakebuf_r+0x20>

08016d18 <__malloc_lock>:
 8016d18:	8082                	ret

08016d1a <__malloc_unlock>:
 8016d1a:	8082                	ret

08016d1c <__ssputs_r>:
 8016d1c:	1101                	addi	sp,sp,-32
 8016d1e:	c84a                	sw	s2,16(sp)
 8016d20:	0085a903          	lw	s2,8(a1)
 8016d24:	cc22                	sw	s0,24(sp)
 8016d26:	c64e                	sw	s3,12(sp)
 8016d28:	c452                	sw	s4,8(sp)
 8016d2a:	ce06                	sw	ra,28(sp)
 8016d2c:	ca26                	sw	s1,20(sp)
 8016d2e:	c256                	sw	s5,4(sp)
 8016d30:	c05a                	sw	s6,0(sp)
 8016d32:	842e                	mv	s0,a1
 8016d34:	8a32                	mv	s4,a2
 8016d36:	89b6                	mv	s3,a3
 8016d38:	0926ec63          	bltu	a3,s2,8016dd0 <__ssputs_r+0xb4>
 8016d3c:	00c5d783          	lhu	a5,12(a1)
 8016d40:	4807f713          	andi	a4,a5,1152
 8016d44:	c741                	beqz	a4,8016dcc <__ssputs_r+0xb0>
 8016d46:	4004                	lw	s1,0(s0)
 8016d48:	498c                	lw	a1,16(a1)
 8016d4a:	4858                	lw	a4,20(s0)
 8016d4c:	4007f793          	andi	a5,a5,1024
 8016d50:	40b48ab3          	sub	s5,s1,a1
 8016d54:	448d                	li	s1,3
 8016d56:	02e484b3          	mul	s1,s1,a4
 8016d5a:	4709                	li	a4,2
 8016d5c:	8b2a                	mv	s6,a0
 8016d5e:	02e4c4b3          	div	s1,s1,a4
 8016d62:	00168713          	addi	a4,a3,1 # 1001 <__HEAP_SIZE+0x801>
 8016d66:	9756                	add	a4,a4,s5
 8016d68:	0ae4f4b3          	maxu	s1,s1,a4
 8016d6c:	c3c9                	beqz	a5,8016dee <__ssputs_r+0xd2>
 8016d6e:	85a6                	mv	a1,s1
 8016d70:	e2aff0ef          	jal	ra,801639a <_malloc_r>
 8016d74:	892a                	mv	s2,a0
 8016d76:	e50d                	bnez	a0,8016da0 <__ssputs_r+0x84>
 8016d78:	47b1                	li	a5,12
 8016d7a:	00fb2023          	sw	a5,0(s6)
 8016d7e:	00c45783          	lhu	a5,12(s0)
 8016d82:	557d                	li	a0,-1
 8016d84:	0407e793          	ori	a5,a5,64
 8016d88:	00f41623          	sh	a5,12(s0)
 8016d8c:	40f2                	lw	ra,28(sp)
 8016d8e:	4462                	lw	s0,24(sp)
 8016d90:	44d2                	lw	s1,20(sp)
 8016d92:	4942                	lw	s2,16(sp)
 8016d94:	49b2                	lw	s3,12(sp)
 8016d96:	4a22                	lw	s4,8(sp)
 8016d98:	4a92                	lw	s5,4(sp)
 8016d9a:	4b02                	lw	s6,0(sp)
 8016d9c:	6105                	addi	sp,sp,32
 8016d9e:	8082                	ret
 8016da0:	480c                	lw	a1,16(s0)
 8016da2:	8656                	mv	a2,s5
 8016da4:	bccff0ef          	jal	ra,8016170 <memcpy>
 8016da8:	00c45783          	lhu	a5,12(s0)
 8016dac:	b7f7f793          	andi	a5,a5,-1153
 8016db0:	0807e793          	ori	a5,a5,128
 8016db4:	00f41623          	sh	a5,12(s0)
 8016db8:	01242823          	sw	s2,16(s0)
 8016dbc:	c844                	sw	s1,20(s0)
 8016dbe:	9956                	add	s2,s2,s5
 8016dc0:	415484b3          	sub	s1,s1,s5
 8016dc4:	01242023          	sw	s2,0(s0)
 8016dc8:	c404                	sw	s1,8(s0)
 8016dca:	894e                	mv	s2,s3
 8016dcc:	0129f363          	bgeu	s3,s2,8016dd2 <__ssputs_r+0xb6>
 8016dd0:	894e                	mv	s2,s3
 8016dd2:	4008                	lw	a0,0(s0)
 8016dd4:	864a                	mv	a2,s2
 8016dd6:	85d2                	mv	a1,s4
 8016dd8:	2d9000ef          	jal	ra,80178b0 <memmove>
 8016ddc:	441c                	lw	a5,8(s0)
 8016dde:	4501                	li	a0,0
 8016de0:	412787b3          	sub	a5,a5,s2
 8016de4:	c41c                	sw	a5,8(s0)
 8016de6:	401c                	lw	a5,0(s0)
 8016de8:	97ca                	add	a5,a5,s2
 8016dea:	c01c                	sw	a5,0(s0)
 8016dec:	b745                	j	8016d8c <__ssputs_r+0x70>
 8016dee:	8626                	mv	a2,s1
 8016df0:	30b000ef          	jal	ra,80178fa <_realloc_r>
 8016df4:	892a                	mv	s2,a0
 8016df6:	f169                	bnez	a0,8016db8 <__ssputs_r+0x9c>
 8016df8:	480c                	lw	a1,16(s0)
 8016dfa:	855a                	mv	a0,s6
 8016dfc:	cf8ff0ef          	jal	ra,80162f4 <_free_r>
 8016e00:	bfa5                	j	8016d78 <__ssputs_r+0x5c>

08016e02 <_svfiprintf_r>:
 8016e02:	00c5d783          	lhu	a5,12(a1)
 8016e06:	7135                	addi	sp,sp,-160
 8016e08:	cd22                	sw	s0,152(sp)
 8016e0a:	cb26                	sw	s1,148(sp)
 8016e0c:	c94a                	sw	s2,144(sp)
 8016e0e:	c552                	sw	s4,136(sp)
 8016e10:	cf06                	sw	ra,156(sp)
 8016e12:	c74e                	sw	s3,140(sp)
 8016e14:	c356                	sw	s5,132(sp)
 8016e16:	c15a                	sw	s6,128(sp)
 8016e18:	dede                	sw	s7,124(sp)
 8016e1a:	dce2                	sw	s8,120(sp)
 8016e1c:	0807f793          	andi	a5,a5,128
 8016e20:	8a2a                	mv	s4,a0
 8016e22:	892e                	mv	s2,a1
 8016e24:	84b2                	mv	s1,a2
 8016e26:	8436                	mv	s0,a3
 8016e28:	c3a1                	beqz	a5,8016e68 <_svfiprintf_r+0x66>
 8016e2a:	499c                	lw	a5,16(a1)
 8016e2c:	ef95                	bnez	a5,8016e68 <_svfiprintf_r+0x66>
 8016e2e:	04000593          	li	a1,64
 8016e32:	d68ff0ef          	jal	ra,801639a <_malloc_r>
 8016e36:	00a92023          	sw	a0,0(s2)
 8016e3a:	00a92823          	sw	a0,16(s2)
 8016e3e:	e10d                	bnez	a0,8016e60 <_svfiprintf_r+0x5e>
 8016e40:	47b1                	li	a5,12
 8016e42:	00fa2023          	sw	a5,0(s4)
 8016e46:	557d                	li	a0,-1
 8016e48:	40fa                	lw	ra,156(sp)
 8016e4a:	446a                	lw	s0,152(sp)
 8016e4c:	44da                	lw	s1,148(sp)
 8016e4e:	494a                	lw	s2,144(sp)
 8016e50:	49ba                	lw	s3,140(sp)
 8016e52:	4a2a                	lw	s4,136(sp)
 8016e54:	4a9a                	lw	s5,132(sp)
 8016e56:	4b0a                	lw	s6,128(sp)
 8016e58:	5bf6                	lw	s7,124(sp)
 8016e5a:	5c66                	lw	s8,120(sp)
 8016e5c:	610d                	addi	sp,sp,160
 8016e5e:	8082                	ret
 8016e60:	04000793          	li	a5,64
 8016e64:	00f92a23          	sw	a5,20(s2)
 8016e68:	02000793          	li	a5,32
 8016e6c:	02f104a3          	sb	a5,41(sp)
 8016e70:	03000793          	li	a5,48
 8016e74:	d202                	sw	zero,36(sp)
 8016e76:	02f10523          	sb	a5,42(sp)
 8016e7a:	c622                	sw	s0,12(sp)
 8016e7c:	02500b93          	li	s7,37
 8016e80:	00102a97          	auipc	s5,0x102
 8016e84:	038a8a93          	addi	s5,s5,56 # 8118eb8 <__sf_fake_stdout+0x20>
 8016e88:	4b29                	li	s6,10
 8016e8a:	8426                	mv	s0,s1
 8016e8c:	00044783          	lbu	a5,0(s0)
 8016e90:	c399                	beqz	a5,8016e96 <_svfiprintf_r+0x94>
 8016e92:	09779d63          	bne	a5,s7,8016f2c <_svfiprintf_r+0x12a>
 8016e96:	40940c33          	sub	s8,s0,s1
 8016e9a:	00940e63          	beq	s0,s1,8016eb6 <_svfiprintf_r+0xb4>
 8016e9e:	86e2                	mv	a3,s8
 8016ea0:	8626                	mv	a2,s1
 8016ea2:	85ca                	mv	a1,s2
 8016ea4:	8552                	mv	a0,s4
 8016ea6:	e77ff0ef          	jal	ra,8016d1c <__ssputs_r>
 8016eaa:	57fd                	li	a5,-1
 8016eac:	1af50163          	beq	a0,a5,801704e <_svfiprintf_r+0x24c>
 8016eb0:	5792                	lw	a5,36(sp)
 8016eb2:	97e2                	add	a5,a5,s8
 8016eb4:	d23e                	sw	a5,36(sp)
 8016eb6:	00044783          	lbu	a5,0(s0)
 8016eba:	18078a63          	beqz	a5,801704e <_svfiprintf_r+0x24c>
 8016ebe:	57fd                	li	a5,-1
 8016ec0:	00140493          	addi	s1,s0,1
 8016ec4:	c802                	sw	zero,16(sp)
 8016ec6:	ce02                	sw	zero,28(sp)
 8016ec8:	ca3e                	sw	a5,20(sp)
 8016eca:	cc02                	sw	zero,24(sp)
 8016ecc:	040109a3          	sb	zero,83(sp)
 8016ed0:	d482                	sw	zero,104(sp)
 8016ed2:	0004c583          	lbu	a1,0(s1)
 8016ed6:	4615                	li	a2,5
 8016ed8:	8556                	mv	a0,s5
 8016eda:	1bd000ef          	jal	ra,8017896 <memchr>
 8016ede:	47c2                	lw	a5,16(sp)
 8016ee0:	00148413          	addi	s0,s1,1
 8016ee4:	e531                	bnez	a0,8016f30 <_svfiprintf_r+0x12e>
 8016ee6:	0107f713          	andi	a4,a5,16
 8016eea:	c709                	beqz	a4,8016ef4 <_svfiprintf_r+0xf2>
 8016eec:	02000713          	li	a4,32
 8016ef0:	04e109a3          	sb	a4,83(sp)
 8016ef4:	0087f713          	andi	a4,a5,8
 8016ef8:	c709                	beqz	a4,8016f02 <_svfiprintf_r+0x100>
 8016efa:	02b00713          	li	a4,43
 8016efe:	04e109a3          	sb	a4,83(sp)
 8016f02:	0004c683          	lbu	a3,0(s1)
 8016f06:	02a00713          	li	a4,42
 8016f0a:	02e68a63          	beq	a3,a4,8016f3e <_svfiprintf_r+0x13c>
 8016f0e:	47f2                	lw	a5,28(sp)
 8016f10:	8426                	mv	s0,s1
 8016f12:	4681                	li	a3,0
 8016f14:	4625                	li	a2,9
 8016f16:	00044703          	lbu	a4,0(s0)
 8016f1a:	00140593          	addi	a1,s0,1
 8016f1e:	fd070713          	addi	a4,a4,-48
 8016f22:	06e67363          	bgeu	a2,a4,8016f88 <_svfiprintf_r+0x186>
 8016f26:	c685                	beqz	a3,8016f4e <_svfiprintf_r+0x14c>
 8016f28:	ce3e                	sw	a5,28(sp)
 8016f2a:	a015                	j	8016f4e <_svfiprintf_r+0x14c>
 8016f2c:	0405                	addi	s0,s0,1
 8016f2e:	bfb9                	j	8016e8c <_svfiprintf_r+0x8a>
 8016f30:	41550533          	sub	a0,a0,s5
 8016f34:	28a797b3          	bset	a5,a5,a0
 8016f38:	84a2                	mv	s1,s0
 8016f3a:	c83e                	sw	a5,16(sp)
 8016f3c:	bf59                	j	8016ed2 <_svfiprintf_r+0xd0>
 8016f3e:	4732                	lw	a4,12(sp)
 8016f40:	00470693          	addi	a3,a4,4
 8016f44:	4318                	lw	a4,0(a4)
 8016f46:	c636                	sw	a3,12(sp)
 8016f48:	02074963          	bltz	a4,8016f7a <_svfiprintf_r+0x178>
 8016f4c:	ce3a                	sw	a4,28(sp)
 8016f4e:	00044703          	lbu	a4,0(s0)
 8016f52:	02e00793          	li	a5,46
 8016f56:	04f71f63          	bne	a4,a5,8016fb4 <_svfiprintf_r+0x1b2>
 8016f5a:	00144703          	lbu	a4,1(s0)
 8016f5e:	02a00793          	li	a5,42
 8016f62:	02f71b63          	bne	a4,a5,8016f98 <_svfiprintf_r+0x196>
 8016f66:	47b2                	lw	a5,12(sp)
 8016f68:	0409                	addi	s0,s0,2
 8016f6a:	00478713          	addi	a4,a5,4 # f004 <__HEAP_SIZE+0xe804>
 8016f6e:	439c                	lw	a5,0(a5)
 8016f70:	c63a                	sw	a4,12(sp)
 8016f72:	0207c163          	bltz	a5,8016f94 <_svfiprintf_r+0x192>
 8016f76:	ca3e                	sw	a5,20(sp)
 8016f78:	a835                	j	8016fb4 <_svfiprintf_r+0x1b2>
 8016f7a:	40e00733          	neg	a4,a4
 8016f7e:	0027e793          	ori	a5,a5,2
 8016f82:	ce3a                	sw	a4,28(sp)
 8016f84:	c83e                	sw	a5,16(sp)
 8016f86:	b7e1                	j	8016f4e <_svfiprintf_r+0x14c>
 8016f88:	036787b3          	mul	a5,a5,s6
 8016f8c:	842e                	mv	s0,a1
 8016f8e:	4685                	li	a3,1
 8016f90:	97ba                	add	a5,a5,a4
 8016f92:	b751                	j	8016f16 <_svfiprintf_r+0x114>
 8016f94:	57fd                	li	a5,-1
 8016f96:	b7c5                	j	8016f76 <_svfiprintf_r+0x174>
 8016f98:	0405                	addi	s0,s0,1
 8016f9a:	ca02                	sw	zero,20(sp)
 8016f9c:	4681                	li	a3,0
 8016f9e:	4781                	li	a5,0
 8016fa0:	4625                	li	a2,9
 8016fa2:	00044703          	lbu	a4,0(s0)
 8016fa6:	00140593          	addi	a1,s0,1
 8016faa:	fd070713          	addi	a4,a4,-48
 8016fae:	06e67663          	bgeu	a2,a4,801701a <_svfiprintf_r+0x218>
 8016fb2:	f2f1                	bnez	a3,8016f76 <_svfiprintf_r+0x174>
 8016fb4:	00044583          	lbu	a1,0(s0)
 8016fb8:	460d                	li	a2,3
 8016fba:	00102517          	auipc	a0,0x102
 8016fbe:	f0650513          	addi	a0,a0,-250 # 8118ec0 <__sf_fake_stdout+0x28>
 8016fc2:	0d5000ef          	jal	ra,8017896 <memchr>
 8016fc6:	cd11                	beqz	a0,8016fe2 <_svfiprintf_r+0x1e0>
 8016fc8:	00102797          	auipc	a5,0x102
 8016fcc:	ef878793          	addi	a5,a5,-264 # 8118ec0 <__sf_fake_stdout+0x28>
 8016fd0:	8d1d                	sub	a0,a0,a5
 8016fd2:	04000793          	li	a5,64
 8016fd6:	00a797b3          	sll	a5,a5,a0
 8016fda:	4542                	lw	a0,16(sp)
 8016fdc:	0405                	addi	s0,s0,1
 8016fde:	8d5d                	or	a0,a0,a5
 8016fe0:	c82a                	sw	a0,16(sp)
 8016fe2:	00044583          	lbu	a1,0(s0)
 8016fe6:	4619                	li	a2,6
 8016fe8:	00102517          	auipc	a0,0x102
 8016fec:	edc50513          	addi	a0,a0,-292 # 8118ec4 <__sf_fake_stdout+0x2c>
 8016ff0:	00140493          	addi	s1,s0,1
 8016ff4:	02b10423          	sb	a1,40(sp)
 8016ff8:	09f000ef          	jal	ra,8017896 <memchr>
 8016ffc:	c135                	beqz	a0,8017060 <_svfiprintf_r+0x25e>
 8016ffe:	00000793          	li	a5,0
 8017002:	e795                	bnez	a5,801702e <_svfiprintf_r+0x22c>
 8017004:	4742                	lw	a4,16(sp)
 8017006:	47b2                	lw	a5,12(sp)
 8017008:	10077713          	andi	a4,a4,256
 801700c:	cf09                	beqz	a4,8017026 <_svfiprintf_r+0x224>
 801700e:	0791                	addi	a5,a5,4
 8017010:	c63e                	sw	a5,12(sp)
 8017012:	5792                	lw	a5,36(sp)
 8017014:	97ce                	add	a5,a5,s3
 8017016:	d23e                	sw	a5,36(sp)
 8017018:	bd8d                	j	8016e8a <_svfiprintf_r+0x88>
 801701a:	036787b3          	mul	a5,a5,s6
 801701e:	842e                	mv	s0,a1
 8017020:	4685                	li	a3,1
 8017022:	97ba                	add	a5,a5,a4
 8017024:	bfbd                	j	8016fa2 <_svfiprintf_r+0x1a0>
 8017026:	079d                	addi	a5,a5,7
 8017028:	9be1                	andi	a5,a5,-8
 801702a:	07a1                	addi	a5,a5,8
 801702c:	b7d5                	j	8017010 <_svfiprintf_r+0x20e>
 801702e:	0078                	addi	a4,sp,12
 8017030:	00000697          	auipc	a3,0x0
 8017034:	cec68693          	addi	a3,a3,-788 # 8016d1c <__ssputs_r>
 8017038:	864a                	mv	a2,s2
 801703a:	080c                	addi	a1,sp,16
 801703c:	8552                	mv	a0,s4
 801703e:	00000097          	auipc	ra,0x0
 8017042:	000000e7          	jalr	zero # 0 <BOOT_HARTID>
 8017046:	57fd                	li	a5,-1
 8017048:	89aa                	mv	s3,a0
 801704a:	fcf514e3          	bne	a0,a5,8017012 <_svfiprintf_r+0x210>
 801704e:	00c95783          	lhu	a5,12(s2)
 8017052:	557d                	li	a0,-1
 8017054:	0407f793          	andi	a5,a5,64
 8017058:	de0798e3          	bnez	a5,8016e48 <_svfiprintf_r+0x46>
 801705c:	5512                	lw	a0,36(sp)
 801705e:	b3ed                	j	8016e48 <_svfiprintf_r+0x46>
 8017060:	0078                	addi	a4,sp,12
 8017062:	00000697          	auipc	a3,0x0
 8017066:	cba68693          	addi	a3,a3,-838 # 8016d1c <__ssputs_r>
 801706a:	864a                	mv	a2,s2
 801706c:	080c                	addi	a1,sp,16
 801706e:	8552                	mv	a0,s4
 8017070:	2131                	jal	801747c <_printf_i>
 8017072:	bfd1                	j	8017046 <_svfiprintf_r+0x244>

08017074 <__sfputc_r>:
 8017074:	461c                	lw	a5,8(a2)
 8017076:	17fd                	addi	a5,a5,-1
 8017078:	c61c                	sw	a5,8(a2)
 801707a:	0007da63          	bgez	a5,801708e <__sfputc_r+0x1a>
 801707e:	4e18                	lw	a4,24(a2)
 8017080:	00e7c563          	blt	a5,a4,801708a <__sfputc_r+0x16>
 8017084:	47a9                	li	a5,10
 8017086:	00f59463          	bne	a1,a5,801708e <__sfputc_r+0x1a>
 801708a:	d80ff06f          	j	801660a <__swbuf_r>
 801708e:	421c                	lw	a5,0(a2)
 8017090:	852e                	mv	a0,a1
 8017092:	00178713          	addi	a4,a5,1
 8017096:	c218                	sw	a4,0(a2)
 8017098:	00b78023          	sb	a1,0(a5)
 801709c:	8082                	ret

0801709e <__sfputs_r>:
 801709e:	1101                	addi	sp,sp,-32
 80170a0:	cc22                	sw	s0,24(sp)
 80170a2:	ca26                	sw	s1,20(sp)
 80170a4:	c84a                	sw	s2,16(sp)
 80170a6:	c64e                	sw	s3,12(sp)
 80170a8:	c452                	sw	s4,8(sp)
 80170aa:	ce06                	sw	ra,28(sp)
 80170ac:	892a                	mv	s2,a0
 80170ae:	89ae                	mv	s3,a1
 80170b0:	8432                	mv	s0,a2
 80170b2:	00d604b3          	add	s1,a2,a3
 80170b6:	5a7d                	li	s4,-1
 80170b8:	00941463          	bne	s0,s1,80170c0 <__sfputs_r+0x22>
 80170bc:	4501                	li	a0,0
 80170be:	a811                	j	80170d2 <__sfputs_r+0x34>
 80170c0:	00044583          	lbu	a1,0(s0)
 80170c4:	864e                	mv	a2,s3
 80170c6:	854a                	mv	a0,s2
 80170c8:	fadff0ef          	jal	ra,8017074 <__sfputc_r>
 80170cc:	0405                	addi	s0,s0,1
 80170ce:	ff4515e3          	bne	a0,s4,80170b8 <__sfputs_r+0x1a>
 80170d2:	40f2                	lw	ra,28(sp)
 80170d4:	4462                	lw	s0,24(sp)
 80170d6:	44d2                	lw	s1,20(sp)
 80170d8:	4942                	lw	s2,16(sp)
 80170da:	49b2                	lw	s3,12(sp)
 80170dc:	4a22                	lw	s4,8(sp)
 80170de:	6105                	addi	sp,sp,32
 80170e0:	8082                	ret

080170e2 <_vfiprintf_r>:
 80170e2:	7135                	addi	sp,sp,-160
 80170e4:	cd22                	sw	s0,152(sp)
 80170e6:	cb26                	sw	s1,148(sp)
 80170e8:	c94a                	sw	s2,144(sp)
 80170ea:	c74e                	sw	s3,140(sp)
 80170ec:	cf06                	sw	ra,156(sp)
 80170ee:	c552                	sw	s4,136(sp)
 80170f0:	c356                	sw	s5,132(sp)
 80170f2:	c15a                	sw	s6,128(sp)
 80170f4:	dede                	sw	s7,124(sp)
 80170f6:	dce2                	sw	s8,120(sp)
 80170f8:	89aa                	mv	s3,a0
 80170fa:	84ae                	mv	s1,a1
 80170fc:	8932                	mv	s2,a2
 80170fe:	8436                	mv	s0,a3
 8017100:	c509                	beqz	a0,801710a <_vfiprintf_r+0x28>
 8017102:	4d1c                	lw	a5,24(a0)
 8017104:	e399                	bnez	a5,801710a <_vfiprintf_r+0x28>
 8017106:	99fff0ef          	jal	ra,8016aa4 <__sinit>
 801710a:	00102797          	auipc	a5,0x102
 801710e:	d6e78793          	addi	a5,a5,-658 # 8118e78 <__sf_fake_stdin>
 8017112:	0cf49b63          	bne	s1,a5,80171e8 <_vfiprintf_r+0x106>
 8017116:	0049a483          	lw	s1,4(s3)
 801711a:	00c4d783          	lhu	a5,12(s1)
 801711e:	8ba1                	andi	a5,a5,8
 8017120:	c7f5                	beqz	a5,801720c <_vfiprintf_r+0x12a>
 8017122:	489c                	lw	a5,16(s1)
 8017124:	c7e5                	beqz	a5,801720c <_vfiprintf_r+0x12a>
 8017126:	02000793          	li	a5,32
 801712a:	02f104a3          	sb	a5,41(sp)
 801712e:	03000793          	li	a5,48
 8017132:	d202                	sw	zero,36(sp)
 8017134:	02f10523          	sb	a5,42(sp)
 8017138:	c622                	sw	s0,12(sp)
 801713a:	02500b93          	li	s7,37
 801713e:	00102a97          	auipc	s5,0x102
 8017142:	d7aa8a93          	addi	s5,s5,-646 # 8118eb8 <__sf_fake_stdout+0x20>
 8017146:	4b29                	li	s6,10
 8017148:	844a                	mv	s0,s2
 801714a:	00044783          	lbu	a5,0(s0)
 801714e:	c399                	beqz	a5,8017154 <_vfiprintf_r+0x72>
 8017150:	0f779063          	bne	a5,s7,8017230 <_vfiprintf_r+0x14e>
 8017154:	41240c33          	sub	s8,s0,s2
 8017158:	01240e63          	beq	s0,s2,8017174 <_vfiprintf_r+0x92>
 801715c:	86e2                	mv	a3,s8
 801715e:	864a                	mv	a2,s2
 8017160:	85a6                	mv	a1,s1
 8017162:	854e                	mv	a0,s3
 8017164:	f3bff0ef          	jal	ra,801709e <__sfputs_r>
 8017168:	57fd                	li	a5,-1
 801716a:	1ef50263          	beq	a0,a5,801734e <_vfiprintf_r+0x26c>
 801716e:	5792                	lw	a5,36(sp)
 8017170:	97e2                	add	a5,a5,s8
 8017172:	d23e                	sw	a5,36(sp)
 8017174:	00044783          	lbu	a5,0(s0)
 8017178:	1c078b63          	beqz	a5,801734e <_vfiprintf_r+0x26c>
 801717c:	57fd                	li	a5,-1
 801717e:	00140913          	addi	s2,s0,1
 8017182:	c802                	sw	zero,16(sp)
 8017184:	ce02                	sw	zero,28(sp)
 8017186:	ca3e                	sw	a5,20(sp)
 8017188:	cc02                	sw	zero,24(sp)
 801718a:	040109a3          	sb	zero,83(sp)
 801718e:	d482                	sw	zero,104(sp)
 8017190:	00094583          	lbu	a1,0(s2)
 8017194:	4615                	li	a2,5
 8017196:	8556                	mv	a0,s5
 8017198:	2dfd                	jal	8017896 <memchr>
 801719a:	47c2                	lw	a5,16(sp)
 801719c:	00190413          	addi	s0,s2,1
 80171a0:	e951                	bnez	a0,8017234 <_vfiprintf_r+0x152>
 80171a2:	0107f713          	andi	a4,a5,16
 80171a6:	c709                	beqz	a4,80171b0 <_vfiprintf_r+0xce>
 80171a8:	02000713          	li	a4,32
 80171ac:	04e109a3          	sb	a4,83(sp)
 80171b0:	0087f713          	andi	a4,a5,8
 80171b4:	c709                	beqz	a4,80171be <_vfiprintf_r+0xdc>
 80171b6:	02b00713          	li	a4,43
 80171ba:	04e109a3          	sb	a4,83(sp)
 80171be:	00094683          	lbu	a3,0(s2)
 80171c2:	02a00713          	li	a4,42
 80171c6:	06e68e63          	beq	a3,a4,8017242 <_vfiprintf_r+0x160>
 80171ca:	47f2                	lw	a5,28(sp)
 80171cc:	844a                	mv	s0,s2
 80171ce:	4681                	li	a3,0
 80171d0:	4625                	li	a2,9
 80171d2:	00044703          	lbu	a4,0(s0)
 80171d6:	00140593          	addi	a1,s0,1
 80171da:	fd070713          	addi	a4,a4,-48
 80171de:	0ae67763          	bgeu	a2,a4,801728c <_vfiprintf_r+0x1aa>
 80171e2:	caa5                	beqz	a3,8017252 <_vfiprintf_r+0x170>
 80171e4:	ce3e                	sw	a5,28(sp)
 80171e6:	a0b5                	j	8017252 <_vfiprintf_r+0x170>
 80171e8:	00102797          	auipc	a5,0x102
 80171ec:	cb078793          	addi	a5,a5,-848 # 8118e98 <__sf_fake_stdout>
 80171f0:	00f49563          	bne	s1,a5,80171fa <_vfiprintf_r+0x118>
 80171f4:	0089a483          	lw	s1,8(s3)
 80171f8:	b70d                	j	801711a <_vfiprintf_r+0x38>
 80171fa:	00102797          	auipc	a5,0x102
 80171fe:	c5e78793          	addi	a5,a5,-930 # 8118e58 <__sf_fake_stderr>
 8017202:	f0f49ce3          	bne	s1,a5,801711a <_vfiprintf_r+0x38>
 8017206:	00c9a483          	lw	s1,12(s3)
 801720a:	bf01                	j	801711a <_vfiprintf_r+0x38>
 801720c:	85a6                	mv	a1,s1
 801720e:	854e                	mv	a0,s3
 8017210:	cbaff0ef          	jal	ra,80166ca <__swsetup_r>
 8017214:	d909                	beqz	a0,8017126 <_vfiprintf_r+0x44>
 8017216:	557d                	li	a0,-1
 8017218:	40fa                	lw	ra,156(sp)
 801721a:	446a                	lw	s0,152(sp)
 801721c:	44da                	lw	s1,148(sp)
 801721e:	494a                	lw	s2,144(sp)
 8017220:	49ba                	lw	s3,140(sp)
 8017222:	4a2a                	lw	s4,136(sp)
 8017224:	4a9a                	lw	s5,132(sp)
 8017226:	4b0a                	lw	s6,128(sp)
 8017228:	5bf6                	lw	s7,124(sp)
 801722a:	5c66                	lw	s8,120(sp)
 801722c:	610d                	addi	sp,sp,160
 801722e:	8082                	ret
 8017230:	0405                	addi	s0,s0,1
 8017232:	bf21                	j	801714a <_vfiprintf_r+0x68>
 8017234:	41550533          	sub	a0,a0,s5
 8017238:	28a797b3          	bset	a5,a5,a0
 801723c:	8922                	mv	s2,s0
 801723e:	c83e                	sw	a5,16(sp)
 8017240:	bf81                	j	8017190 <_vfiprintf_r+0xae>
 8017242:	4732                	lw	a4,12(sp)
 8017244:	00470693          	addi	a3,a4,4
 8017248:	4318                	lw	a4,0(a4)
 801724a:	c636                	sw	a3,12(sp)
 801724c:	02074963          	bltz	a4,801727e <_vfiprintf_r+0x19c>
 8017250:	ce3a                	sw	a4,28(sp)
 8017252:	00044703          	lbu	a4,0(s0)
 8017256:	02e00793          	li	a5,46
 801725a:	04f71f63          	bne	a4,a5,80172b8 <_vfiprintf_r+0x1d6>
 801725e:	00144703          	lbu	a4,1(s0)
 8017262:	02a00793          	li	a5,42
 8017266:	02f71b63          	bne	a4,a5,801729c <_vfiprintf_r+0x1ba>
 801726a:	47b2                	lw	a5,12(sp)
 801726c:	0409                	addi	s0,s0,2
 801726e:	00478713          	addi	a4,a5,4
 8017272:	439c                	lw	a5,0(a5)
 8017274:	c63a                	sw	a4,12(sp)
 8017276:	0207c163          	bltz	a5,8017298 <_vfiprintf_r+0x1b6>
 801727a:	ca3e                	sw	a5,20(sp)
 801727c:	a835                	j	80172b8 <_vfiprintf_r+0x1d6>
 801727e:	40e00733          	neg	a4,a4
 8017282:	0027e793          	ori	a5,a5,2
 8017286:	ce3a                	sw	a4,28(sp)
 8017288:	c83e                	sw	a5,16(sp)
 801728a:	b7e1                	j	8017252 <_vfiprintf_r+0x170>
 801728c:	036787b3          	mul	a5,a5,s6
 8017290:	842e                	mv	s0,a1
 8017292:	4685                	li	a3,1
 8017294:	97ba                	add	a5,a5,a4
 8017296:	bf35                	j	80171d2 <_vfiprintf_r+0xf0>
 8017298:	57fd                	li	a5,-1
 801729a:	b7c5                	j	801727a <_vfiprintf_r+0x198>
 801729c:	0405                	addi	s0,s0,1
 801729e:	ca02                	sw	zero,20(sp)
 80172a0:	4681                	li	a3,0
 80172a2:	4781                	li	a5,0
 80172a4:	4625                	li	a2,9
 80172a6:	00044703          	lbu	a4,0(s0)
 80172aa:	00140593          	addi	a1,s0,1
 80172ae:	fd070713          	addi	a4,a4,-48
 80172b2:	06e67463          	bgeu	a2,a4,801731a <_vfiprintf_r+0x238>
 80172b6:	f2f1                	bnez	a3,801727a <_vfiprintf_r+0x198>
 80172b8:	00044583          	lbu	a1,0(s0)
 80172bc:	460d                	li	a2,3
 80172be:	00102517          	auipc	a0,0x102
 80172c2:	c0250513          	addi	a0,a0,-1022 # 8118ec0 <__sf_fake_stdout+0x28>
 80172c6:	2bc1                	jal	8017896 <memchr>
 80172c8:	cd11                	beqz	a0,80172e4 <_vfiprintf_r+0x202>
 80172ca:	00102797          	auipc	a5,0x102
 80172ce:	bf678793          	addi	a5,a5,-1034 # 8118ec0 <__sf_fake_stdout+0x28>
 80172d2:	8d1d                	sub	a0,a0,a5
 80172d4:	04000793          	li	a5,64
 80172d8:	00a797b3          	sll	a5,a5,a0
 80172dc:	4542                	lw	a0,16(sp)
 80172de:	0405                	addi	s0,s0,1
 80172e0:	8d5d                	or	a0,a0,a5
 80172e2:	c82a                	sw	a0,16(sp)
 80172e4:	00044583          	lbu	a1,0(s0)
 80172e8:	4619                	li	a2,6
 80172ea:	00102517          	auipc	a0,0x102
 80172ee:	bda50513          	addi	a0,a0,-1062 # 8118ec4 <__sf_fake_stdout+0x2c>
 80172f2:	00140913          	addi	s2,s0,1
 80172f6:	02b10423          	sb	a1,40(sp)
 80172fa:	2b71                	jal	8017896 <memchr>
 80172fc:	c12d                	beqz	a0,801735e <_vfiprintf_r+0x27c>
 80172fe:	00000793          	li	a5,0
 8017302:	e795                	bnez	a5,801732e <_vfiprintf_r+0x24c>
 8017304:	4742                	lw	a4,16(sp)
 8017306:	47b2                	lw	a5,12(sp)
 8017308:	10077713          	andi	a4,a4,256
 801730c:	cf09                	beqz	a4,8017326 <_vfiprintf_r+0x244>
 801730e:	0791                	addi	a5,a5,4
 8017310:	c63e                	sw	a5,12(sp)
 8017312:	5792                	lw	a5,36(sp)
 8017314:	97d2                	add	a5,a5,s4
 8017316:	d23e                	sw	a5,36(sp)
 8017318:	bd05                	j	8017148 <_vfiprintf_r+0x66>
 801731a:	036787b3          	mul	a5,a5,s6
 801731e:	842e                	mv	s0,a1
 8017320:	4685                	li	a3,1
 8017322:	97ba                	add	a5,a5,a4
 8017324:	b749                	j	80172a6 <_vfiprintf_r+0x1c4>
 8017326:	079d                	addi	a5,a5,7
 8017328:	9be1                	andi	a5,a5,-8
 801732a:	07a1                	addi	a5,a5,8
 801732c:	b7d5                	j	8017310 <_vfiprintf_r+0x22e>
 801732e:	0078                	addi	a4,sp,12
 8017330:	00000697          	auipc	a3,0x0
 8017334:	d6e68693          	addi	a3,a3,-658 # 801709e <__sfputs_r>
 8017338:	8626                	mv	a2,s1
 801733a:	080c                	addi	a1,sp,16
 801733c:	854e                	mv	a0,s3
 801733e:	00000097          	auipc	ra,0x0
 8017342:	000000e7          	jalr	zero # 0 <BOOT_HARTID>
 8017346:	57fd                	li	a5,-1
 8017348:	8a2a                	mv	s4,a0
 801734a:	fcf514e3          	bne	a0,a5,8017312 <_vfiprintf_r+0x230>
 801734e:	00c4d783          	lhu	a5,12(s1)
 8017352:	0407f793          	andi	a5,a5,64
 8017356:	ec0790e3          	bnez	a5,8017216 <_vfiprintf_r+0x134>
 801735a:	5512                	lw	a0,36(sp)
 801735c:	bd75                	j	8017218 <_vfiprintf_r+0x136>
 801735e:	0078                	addi	a4,sp,12
 8017360:	00000697          	auipc	a3,0x0
 8017364:	d3e68693          	addi	a3,a3,-706 # 801709e <__sfputs_r>
 8017368:	8626                	mv	a2,s1
 801736a:	080c                	addi	a1,sp,16
 801736c:	854e                	mv	a0,s3
 801736e:	2239                	jal	801747c <_printf_i>
 8017370:	bfd9                	j	8017346 <_vfiprintf_r+0x264>

08017372 <_printf_common>:
 8017372:	7179                	addi	sp,sp,-48
 8017374:	cc52                	sw	s4,24(sp)
 8017376:	499c                	lw	a5,16(a1)
 8017378:	8a3a                	mv	s4,a4
 801737a:	4598                	lw	a4,8(a1)
 801737c:	d422                	sw	s0,40(sp)
 801737e:	d226                	sw	s1,36(sp)
 8017380:	ce4e                	sw	s3,28(sp)
 8017382:	ca56                	sw	s5,20(sp)
 8017384:	d606                	sw	ra,44(sp)
 8017386:	d04a                	sw	s2,32(sp)
 8017388:	c85a                	sw	s6,16(sp)
 801738a:	c65e                	sw	s7,12(sp)
 801738c:	0ae7e7b3          	max	a5,a5,a4
 8017390:	c21c                	sw	a5,0(a2)
 8017392:	0435c703          	lbu	a4,67(a1)
 8017396:	89aa                	mv	s3,a0
 8017398:	842e                	mv	s0,a1
 801739a:	84b2                	mv	s1,a2
 801739c:	8ab6                	mv	s5,a3
 801739e:	c319                	beqz	a4,80173a4 <_printf_common+0x32>
 80173a0:	0785                	addi	a5,a5,1
 80173a2:	c21c                	sw	a5,0(a2)
 80173a4:	401c                	lw	a5,0(s0)
 80173a6:	0207f793          	andi	a5,a5,32
 80173aa:	c781                	beqz	a5,80173b2 <_printf_common+0x40>
 80173ac:	409c                	lw	a5,0(s1)
 80173ae:	0789                	addi	a5,a5,2
 80173b0:	c09c                	sw	a5,0(s1)
 80173b2:	00042903          	lw	s2,0(s0)
 80173b6:	00697913          	andi	s2,s2,6
 80173ba:	00091a63          	bnez	s2,80173ce <_printf_common+0x5c>
 80173be:	01940b13          	addi	s6,s0,25
 80173c2:	5bfd                	li	s7,-1
 80173c4:	445c                	lw	a5,12(s0)
 80173c6:	4098                	lw	a4,0(s1)
 80173c8:	8f99                	sub	a5,a5,a4
 80173ca:	04f94c63          	blt	s2,a5,8017422 <_printf_common+0xb0>
 80173ce:	04344783          	lbu	a5,67(s0)
 80173d2:	00f036b3          	snez	a3,a5
 80173d6:	401c                	lw	a5,0(s0)
 80173d8:	0207f793          	andi	a5,a5,32
 80173dc:	eba5                	bnez	a5,801744c <_printf_common+0xda>
 80173de:	04340613          	addi	a2,s0,67
 80173e2:	85d6                	mv	a1,s5
 80173e4:	854e                	mv	a0,s3
 80173e6:	9a02                	jalr	s4
 80173e8:	57fd                	li	a5,-1
 80173ea:	04f50363          	beq	a0,a5,8017430 <_printf_common+0xbe>
 80173ee:	401c                	lw	a5,0(s0)
 80173f0:	4611                	li	a2,4
 80173f2:	4098                	lw	a4,0(s1)
 80173f4:	8b99                	andi	a5,a5,6
 80173f6:	4454                	lw	a3,12(s0)
 80173f8:	4481                	li	s1,0
 80173fa:	00c79763          	bne	a5,a2,8017408 <_printf_common+0x96>
 80173fe:	40e684b3          	sub	s1,a3,a4
 8017402:	4781                	li	a5,0
 8017404:	0af4e4b3          	max	s1,s1,a5
 8017408:	441c                	lw	a5,8(s0)
 801740a:	4818                	lw	a4,16(s0)
 801740c:	00f75463          	bge	a4,a5,8017414 <_printf_common+0xa2>
 8017410:	8f99                	sub	a5,a5,a4
 8017412:	94be                	add	s1,s1,a5
 8017414:	4901                	li	s2,0
 8017416:	0469                	addi	s0,s0,26
 8017418:	5b7d                	li	s6,-1
 801741a:	05249863          	bne	s1,s2,801746a <_printf_common+0xf8>
 801741e:	4501                	li	a0,0
 8017420:	a809                	j	8017432 <_printf_common+0xc0>
 8017422:	4685                	li	a3,1
 8017424:	865a                	mv	a2,s6
 8017426:	85d6                	mv	a1,s5
 8017428:	854e                	mv	a0,s3
 801742a:	9a02                	jalr	s4
 801742c:	01751e63          	bne	a0,s7,8017448 <_printf_common+0xd6>
 8017430:	557d                	li	a0,-1
 8017432:	50b2                	lw	ra,44(sp)
 8017434:	5422                	lw	s0,40(sp)
 8017436:	5492                	lw	s1,36(sp)
 8017438:	5902                	lw	s2,32(sp)
 801743a:	49f2                	lw	s3,28(sp)
 801743c:	4a62                	lw	s4,24(sp)
 801743e:	4ad2                	lw	s5,20(sp)
 8017440:	4b42                	lw	s6,16(sp)
 8017442:	4bb2                	lw	s7,12(sp)
 8017444:	6145                	addi	sp,sp,48
 8017446:	8082                	ret
 8017448:	0905                	addi	s2,s2,1
 801744a:	bfad                	j	80173c4 <_printf_common+0x52>
 801744c:	00d40733          	add	a4,s0,a3
 8017450:	03000613          	li	a2,48
 8017454:	04c701a3          	sb	a2,67(a4)
 8017458:	04544703          	lbu	a4,69(s0)
 801745c:	00168793          	addi	a5,a3,1
 8017460:	97a2                	add	a5,a5,s0
 8017462:	0689                	addi	a3,a3,2
 8017464:	04e781a3          	sb	a4,67(a5)
 8017468:	bf9d                	j	80173de <_printf_common+0x6c>
 801746a:	4685                	li	a3,1
 801746c:	8622                	mv	a2,s0
 801746e:	85d6                	mv	a1,s5
 8017470:	854e                	mv	a0,s3
 8017472:	9a02                	jalr	s4
 8017474:	fb650ee3          	beq	a0,s6,8017430 <_printf_common+0xbe>
 8017478:	0905                	addi	s2,s2,1
 801747a:	b745                	j	801741a <_printf_common+0xa8>

0801747c <_printf_i>:
 801747c:	7179                	addi	sp,sp,-48
 801747e:	d422                	sw	s0,40(sp)
 8017480:	d226                	sw	s1,36(sp)
 8017482:	d04a                	sw	s2,32(sp)
 8017484:	ce4e                	sw	s3,28(sp)
 8017486:	d606                	sw	ra,44(sp)
 8017488:	cc52                	sw	s4,24(sp)
 801748a:	ca56                	sw	s5,20(sp)
 801748c:	c85a                	sw	s6,16(sp)
 801748e:	0185c803          	lbu	a6,24(a1)
 8017492:	07800793          	li	a5,120
 8017496:	84aa                	mv	s1,a0
 8017498:	842e                	mv	s0,a1
 801749a:	8932                	mv	s2,a2
 801749c:	89b6                	mv	s3,a3
 801749e:	0107ee63          	bltu	a5,a6,80174ba <_printf_i+0x3e>
 80174a2:	06200793          	li	a5,98
 80174a6:	04358893          	addi	a7,a1,67
 80174aa:	0107ed63          	bltu	a5,a6,80174c4 <_printf_i+0x48>
 80174ae:	1c080463          	beqz	a6,8017676 <_printf_i+0x1fa>
 80174b2:	05800793          	li	a5,88
 80174b6:	12f80c63          	beq	a6,a5,80175ee <_printf_i+0x172>
 80174ba:	04240a93          	addi	s5,s0,66
 80174be:	05040123          	sb	a6,66(s0)
 80174c2:	a815                	j	80174f6 <_printf_i+0x7a>
 80174c4:	f9d80793          	addi	a5,a6,-99
 80174c8:	0ff7f793          	zext.b	a5,a5
 80174cc:	46d5                	li	a3,21
 80174ce:	fef6e6e3          	bltu	a3,a5,80174ba <_printf_i+0x3e>
 80174d2:	00102697          	auipc	a3,0x102
 80174d6:	a2268693          	addi	a3,a3,-1502 # 8118ef4 <__sf_fake_stdout+0x5c>
 80174da:	20d7c7b3          	sh2add	a5,a5,a3
 80174de:	439c                	lw	a5,0(a5)
 80174e0:	97b6                	add	a5,a5,a3
 80174e2:	8782                	jr	a5
 80174e4:	431c                	lw	a5,0(a4)
 80174e6:	04258a93          	addi	s5,a1,66
 80174ea:	00478693          	addi	a3,a5,4
 80174ee:	439c                	lw	a5,0(a5)
 80174f0:	c314                	sw	a3,0(a4)
 80174f2:	04f58123          	sb	a5,66(a1)
 80174f6:	4785                	li	a5,1
 80174f8:	a255                	j	801769c <_printf_i+0x220>
 80174fa:	419c                	lw	a5,0(a1)
 80174fc:	430c                	lw	a1,0(a4)
 80174fe:	0807f693          	andi	a3,a5,128
 8017502:	00458613          	addi	a2,a1,4
 8017506:	c28d                	beqz	a3,8017528 <_printf_i+0xac>
 8017508:	419c                	lw	a5,0(a1)
 801750a:	c310                	sw	a2,0(a4)
 801750c:	0007d863          	bgez	a5,801751c <_printf_i+0xa0>
 8017510:	02d00713          	li	a4,45
 8017514:	40f007b3          	neg	a5,a5
 8017518:	04e401a3          	sb	a4,67(s0)
 801751c:	00102697          	auipc	a3,0x102
 8017520:	9b068693          	addi	a3,a3,-1616 # 8118ecc <__sf_fake_stdout+0x34>
 8017524:	4829                	li	a6,10
 8017526:	a0a1                	j	801756e <_printf_i+0xf2>
 8017528:	0407f693          	andi	a3,a5,64
 801752c:	419c                	lw	a5,0(a1)
 801752e:	c310                	sw	a2,0(a4)
 8017530:	def1                	beqz	a3,801750c <_printf_i+0x90>
 8017532:	60579793          	sext.h	a5,a5
 8017536:	bfd9                	j	801750c <_printf_i+0x90>
 8017538:	4194                	lw	a3,0(a1)
 801753a:	431c                	lw	a5,0(a4)
 801753c:	0806f593          	andi	a1,a3,128
 8017540:	00478613          	addi	a2,a5,4
 8017544:	c581                	beqz	a1,801754c <_printf_i+0xd0>
 8017546:	c310                	sw	a2,0(a4)
 8017548:	439c                	lw	a5,0(a5)
 801754a:	a039                	j	8017558 <_printf_i+0xdc>
 801754c:	0406f693          	andi	a3,a3,64
 8017550:	c310                	sw	a2,0(a4)
 8017552:	dafd                	beqz	a3,8017548 <_printf_i+0xcc>
 8017554:	0007d783          	lhu	a5,0(a5)
 8017558:	06f00713          	li	a4,111
 801755c:	00102697          	auipc	a3,0x102
 8017560:	97068693          	addi	a3,a3,-1680 # 8118ecc <__sf_fake_stdout+0x34>
 8017564:	0ee80463          	beq	a6,a4,801764c <_printf_i+0x1d0>
 8017568:	4829                	li	a6,10
 801756a:	040401a3          	sb	zero,67(s0)
 801756e:	4058                	lw	a4,4(s0)
 8017570:	c418                	sw	a4,8(s0)
 8017572:	00074563          	bltz	a4,801757c <_printf_i+0x100>
 8017576:	4010                	lw	a2,0(s0)
 8017578:	9a6d                	andi	a2,a2,-5
 801757a:	c010                	sw	a2,0(s0)
 801757c:	e399                	bnez	a5,8017582 <_printf_i+0x106>
 801757e:	8ac6                	mv	s5,a7
 8017580:	cf19                	beqz	a4,801759e <_printf_i+0x122>
 8017582:	8ac6                	mv	s5,a7
 8017584:	0307f733          	remu	a4,a5,a6
 8017588:	1afd                	addi	s5,s5,-1
 801758a:	9736                	add	a4,a4,a3
 801758c:	00074703          	lbu	a4,0(a4)
 8017590:	00ea8023          	sb	a4,0(s5)
 8017594:	873e                	mv	a4,a5
 8017596:	0307d7b3          	divu	a5,a5,a6
 801759a:	ff0775e3          	bgeu	a4,a6,8017584 <_printf_i+0x108>
 801759e:	47a1                	li	a5,8
 80175a0:	00f81e63          	bne	a6,a5,80175bc <_printf_i+0x140>
 80175a4:	401c                	lw	a5,0(s0)
 80175a6:	8b85                	andi	a5,a5,1
 80175a8:	cb91                	beqz	a5,80175bc <_printf_i+0x140>
 80175aa:	4058                	lw	a4,4(s0)
 80175ac:	481c                	lw	a5,16(s0)
 80175ae:	00e7c763          	blt	a5,a4,80175bc <_printf_i+0x140>
 80175b2:	03000793          	li	a5,48
 80175b6:	fefa8fa3          	sb	a5,-1(s5)
 80175ba:	1afd                	addi	s5,s5,-1
 80175bc:	415888b3          	sub	a7,a7,s5
 80175c0:	01142823          	sw	a7,16(s0)
 80175c4:	874e                	mv	a4,s3
 80175c6:	86ca                	mv	a3,s2
 80175c8:	0070                	addi	a2,sp,12
 80175ca:	85a2                	mv	a1,s0
 80175cc:	8526                	mv	a0,s1
 80175ce:	da5ff0ef          	jal	ra,8017372 <_printf_common>
 80175d2:	5a7d                	li	s4,-1
 80175d4:	0d451863          	bne	a0,s4,80176a4 <_printf_i+0x228>
 80175d8:	557d                	li	a0,-1
 80175da:	50b2                	lw	ra,44(sp)
 80175dc:	5422                	lw	s0,40(sp)
 80175de:	5492                	lw	s1,36(sp)
 80175e0:	5902                	lw	s2,32(sp)
 80175e2:	49f2                	lw	s3,28(sp)
 80175e4:	4a62                	lw	s4,24(sp)
 80175e6:	4ad2                	lw	s5,20(sp)
 80175e8:	4b42                	lw	s6,16(sp)
 80175ea:	6145                	addi	sp,sp,48
 80175ec:	8082                	ret
 80175ee:	050582a3          	sb	a6,69(a1)
 80175f2:	00102697          	auipc	a3,0x102
 80175f6:	8da68693          	addi	a3,a3,-1830 # 8118ecc <__sf_fake_stdout+0x34>
 80175fa:	4010                	lw	a2,0(s0)
 80175fc:	430c                	lw	a1,0(a4)
 80175fe:	08067513          	andi	a0,a2,128
 8017602:	419c                	lw	a5,0(a1)
 8017604:	0591                	addi	a1,a1,4
 8017606:	cd05                	beqz	a0,801763e <_printf_i+0x1c2>
 8017608:	c30c                	sw	a1,0(a4)
 801760a:	00167713          	andi	a4,a2,1
 801760e:	c701                	beqz	a4,8017616 <_printf_i+0x19a>
 8017610:	02066613          	ori	a2,a2,32
 8017614:	c010                	sw	a2,0(s0)
 8017616:	4841                	li	a6,16
 8017618:	fba9                	bnez	a5,801756a <_printf_i+0xee>
 801761a:	4018                	lw	a4,0(s0)
 801761c:	fdf77713          	andi	a4,a4,-33
 8017620:	c018                	sw	a4,0(s0)
 8017622:	b7a1                	j	801756a <_printf_i+0xee>
 8017624:	419c                	lw	a5,0(a1)
 8017626:	0207e793          	ori	a5,a5,32
 801762a:	c19c                	sw	a5,0(a1)
 801762c:	07800793          	li	a5,120
 8017630:	04f402a3          	sb	a5,69(s0)
 8017634:	00102697          	auipc	a3,0x102
 8017638:	8ac68693          	addi	a3,a3,-1876 # 8118ee0 <__sf_fake_stdout+0x48>
 801763c:	bf7d                	j	80175fa <_printf_i+0x17e>
 801763e:	04067513          	andi	a0,a2,64
 8017642:	c30c                	sw	a1,0(a4)
 8017644:	d179                	beqz	a0,801760a <_printf_i+0x18e>
 8017646:	0807c7b3          	zext.h	a5,a5
 801764a:	b7c1                	j	801760a <_printf_i+0x18e>
 801764c:	4821                	li	a6,8
 801764e:	bf31                	j	801756a <_printf_i+0xee>
 8017650:	4194                	lw	a3,0(a1)
 8017652:	431c                	lw	a5,0(a4)
 8017654:	49d0                	lw	a2,20(a1)
 8017656:	0806f513          	andi	a0,a3,128
 801765a:	00478593          	addi	a1,a5,4
 801765e:	c509                	beqz	a0,8017668 <_printf_i+0x1ec>
 8017660:	c30c                	sw	a1,0(a4)
 8017662:	439c                	lw	a5,0(a5)
 8017664:	c390                	sw	a2,0(a5)
 8017666:	a801                	j	8017676 <_printf_i+0x1fa>
 8017668:	c30c                	sw	a1,0(a4)
 801766a:	0406f693          	andi	a3,a3,64
 801766e:	439c                	lw	a5,0(a5)
 8017670:	daf5                	beqz	a3,8017664 <_printf_i+0x1e8>
 8017672:	00c79023          	sh	a2,0(a5)
 8017676:	00042823          	sw	zero,16(s0)
 801767a:	8ac6                	mv	s5,a7
 801767c:	b7a1                	j	80175c4 <_printf_i+0x148>
 801767e:	431c                	lw	a5,0(a4)
 8017680:	41d0                	lw	a2,4(a1)
 8017682:	4581                	li	a1,0
 8017684:	00478693          	addi	a3,a5,4
 8017688:	c314                	sw	a3,0(a4)
 801768a:	0007aa83          	lw	s5,0(a5)
 801768e:	8556                	mv	a0,s5
 8017690:	2419                	jal	8017896 <memchr>
 8017692:	c501                	beqz	a0,801769a <_printf_i+0x21e>
 8017694:	415507b3          	sub	a5,a0,s5
 8017698:	c05c                	sw	a5,4(s0)
 801769a:	405c                	lw	a5,4(s0)
 801769c:	c81c                	sw	a5,16(s0)
 801769e:	040401a3          	sb	zero,67(s0)
 80176a2:	b70d                	j	80175c4 <_printf_i+0x148>
 80176a4:	4814                	lw	a3,16(s0)
 80176a6:	8656                	mv	a2,s5
 80176a8:	85ca                	mv	a1,s2
 80176aa:	8526                	mv	a0,s1
 80176ac:	9982                	jalr	s3
 80176ae:	f34505e3          	beq	a0,s4,80175d8 <_printf_i+0x15c>
 80176b2:	401c                	lw	a5,0(s0)
 80176b4:	8b89                	andi	a5,a5,2
 80176b6:	e785                	bnez	a5,80176de <_printf_i+0x262>
 80176b8:	4448                	lw	a0,12(s0)
 80176ba:	47b2                	lw	a5,12(sp)
 80176bc:	0af56533          	max	a0,a0,a5
 80176c0:	bf29                	j	80175da <_printf_i+0x15e>
 80176c2:	4685                	li	a3,1
 80176c4:	8656                	mv	a2,s5
 80176c6:	85ca                	mv	a1,s2
 80176c8:	8526                	mv	a0,s1
 80176ca:	9982                	jalr	s3
 80176cc:	f16506e3          	beq	a0,s6,80175d8 <_printf_i+0x15c>
 80176d0:	0a05                	addi	s4,s4,1
 80176d2:	445c                	lw	a5,12(s0)
 80176d4:	4732                	lw	a4,12(sp)
 80176d6:	8f99                	sub	a5,a5,a4
 80176d8:	fefa45e3          	blt	s4,a5,80176c2 <_printf_i+0x246>
 80176dc:	bff1                	j	80176b8 <_printf_i+0x23c>
 80176de:	4a01                	li	s4,0
 80176e0:	01940a93          	addi	s5,s0,25
 80176e4:	5b7d                	li	s6,-1
 80176e6:	b7f5                	j	80176d2 <_printf_i+0x256>

080176e8 <__sread>:
 80176e8:	1141                	addi	sp,sp,-16
 80176ea:	c422                	sw	s0,8(sp)
 80176ec:	c606                	sw	ra,12(sp)
 80176ee:	842e                	mv	s0,a1
 80176f0:	00e59583          	lh	a1,14(a1)
 80176f4:	2cb5                	jal	8017970 <_read_r>
 80176f6:	00054963          	bltz	a0,8017708 <__sread+0x20>
 80176fa:	487c                	lw	a5,84(s0)
 80176fc:	97aa                	add	a5,a5,a0
 80176fe:	c87c                	sw	a5,84(s0)
 8017700:	40b2                	lw	ra,12(sp)
 8017702:	4422                	lw	s0,8(sp)
 8017704:	0141                	addi	sp,sp,16
 8017706:	8082                	ret
 8017708:	00c45783          	lhu	a5,12(s0)
 801770c:	48c79793          	bclri	a5,a5,0xc
 8017710:	00f41623          	sh	a5,12(s0)
 8017714:	b7f5                	j	8017700 <__sread+0x18>

08017716 <__swrite>:
 8017716:	00c5d783          	lhu	a5,12(a1)
 801771a:	1101                	addi	sp,sp,-32
 801771c:	cc22                	sw	s0,24(sp)
 801771e:	ca26                	sw	s1,20(sp)
 8017720:	c84a                	sw	s2,16(sp)
 8017722:	c64e                	sw	s3,12(sp)
 8017724:	ce06                	sw	ra,28(sp)
 8017726:	1007f793          	andi	a5,a5,256
 801772a:	84aa                	mv	s1,a0
 801772c:	842e                	mv	s0,a1
 801772e:	8932                	mv	s2,a2
 8017730:	89b6                	mv	s3,a3
 8017732:	c791                	beqz	a5,801773e <__swrite+0x28>
 8017734:	4689                	li	a3,2
 8017736:	4601                	li	a2,0
 8017738:	00e59583          	lh	a1,14(a1)
 801773c:	221d                	jal	8017862 <_lseek_r>
 801773e:	00c45783          	lhu	a5,12(s0)
 8017742:	00e41583          	lh	a1,14(s0)
 8017746:	40f2                	lw	ra,28(sp)
 8017748:	48c79793          	bclri	a5,a5,0xc
 801774c:	00f41623          	sh	a5,12(s0)
 8017750:	4462                	lw	s0,24(sp)
 8017752:	86ce                	mv	a3,s3
 8017754:	864a                	mv	a2,s2
 8017756:	49b2                	lw	s3,12(sp)
 8017758:	4942                	lw	s2,16(sp)
 801775a:	8526                	mv	a0,s1
 801775c:	44d2                	lw	s1,20(sp)
 801775e:	6105                	addi	sp,sp,32
 8017760:	a835                	j	801779c <_write_r>

08017762 <__sseek>:
 8017762:	1141                	addi	sp,sp,-16
 8017764:	c422                	sw	s0,8(sp)
 8017766:	c606                	sw	ra,12(sp)
 8017768:	842e                	mv	s0,a1
 801776a:	00e59583          	lh	a1,14(a1)
 801776e:	28d5                	jal	8017862 <_lseek_r>
 8017770:	577d                	li	a4,-1
 8017772:	00c45783          	lhu	a5,12(s0)
 8017776:	00e51a63          	bne	a0,a4,801778a <__sseek+0x28>
 801777a:	48c79793          	bclri	a5,a5,0xc
 801777e:	00f41623          	sh	a5,12(s0)
 8017782:	40b2                	lw	ra,12(sp)
 8017784:	4422                	lw	s0,8(sp)
 8017786:	0141                	addi	sp,sp,16
 8017788:	8082                	ret
 801778a:	28c79793          	bseti	a5,a5,0xc
 801778e:	c868                	sw	a0,84(s0)
 8017790:	00f41623          	sh	a5,12(s0)
 8017794:	b7fd                	j	8017782 <__sseek+0x20>

08017796 <__sclose>:
 8017796:	00e59583          	lh	a1,14(a1)
 801779a:	a81d                	j	80177d0 <_close_r>

0801779c <_write_r>:
 801779c:	1141                	addi	sp,sp,-16
 801779e:	c422                	sw	s0,8(sp)
 80177a0:	842a                	mv	s0,a0
 80177a2:	852e                	mv	a0,a1
 80177a4:	85b2                	mv	a1,a2
 80177a6:	8636                	mv	a2,a3
 80177a8:	00102797          	auipc	a5,0x102
 80177ac:	9207a823          	sw	zero,-1744(a5) # 81190d8 <errno>
 80177b0:	c606                	sw	ra,12(sp)
 80177b2:	de4ef0ef          	jal	ra,8006d96 <_write>
 80177b6:	57fd                	li	a5,-1
 80177b8:	00f51863          	bne	a0,a5,80177c8 <_write_r+0x2c>
 80177bc:	00102797          	auipc	a5,0x102
 80177c0:	91c7a783          	lw	a5,-1764(a5) # 81190d8 <errno>
 80177c4:	c391                	beqz	a5,80177c8 <_write_r+0x2c>
 80177c6:	c01c                	sw	a5,0(s0)
 80177c8:	40b2                	lw	ra,12(sp)
 80177ca:	4422                	lw	s0,8(sp)
 80177cc:	0141                	addi	sp,sp,16
 80177ce:	8082                	ret

080177d0 <_close_r>:
 80177d0:	1141                	addi	sp,sp,-16
 80177d2:	c422                	sw	s0,8(sp)
 80177d4:	842a                	mv	s0,a0
 80177d6:	852e                	mv	a0,a1
 80177d8:	00102797          	auipc	a5,0x102
 80177dc:	9007a023          	sw	zero,-1792(a5) # 81190d8 <errno>
 80177e0:	c606                	sw	ra,12(sp)
 80177e2:	bd0ef0ef          	jal	ra,8006bb2 <_close>
 80177e6:	57fd                	li	a5,-1
 80177e8:	00f51863          	bne	a0,a5,80177f8 <_close_r+0x28>
 80177ec:	00102797          	auipc	a5,0x102
 80177f0:	8ec7a783          	lw	a5,-1812(a5) # 81190d8 <errno>
 80177f4:	c391                	beqz	a5,80177f8 <_close_r+0x28>
 80177f6:	c01c                	sw	a5,0(s0)
 80177f8:	40b2                	lw	ra,12(sp)
 80177fa:	4422                	lw	s0,8(sp)
 80177fc:	0141                	addi	sp,sp,16
 80177fe:	8082                	ret

08017800 <_fstat_r>:
 8017800:	1141                	addi	sp,sp,-16
 8017802:	c422                	sw	s0,8(sp)
 8017804:	842a                	mv	s0,a0
 8017806:	852e                	mv	a0,a1
 8017808:	85b2                	mv	a1,a2
 801780a:	00102797          	auipc	a5,0x102
 801780e:	8c07a723          	sw	zero,-1842(a5) # 81190d8 <errno>
 8017812:	c606                	sw	ra,12(sp)
 8017814:	bbcef0ef          	jal	ra,8006bd0 <_fstat>
 8017818:	57fd                	li	a5,-1
 801781a:	00f51863          	bne	a0,a5,801782a <_fstat_r+0x2a>
 801781e:	00102797          	auipc	a5,0x102
 8017822:	8ba7a783          	lw	a5,-1862(a5) # 81190d8 <errno>
 8017826:	c391                	beqz	a5,801782a <_fstat_r+0x2a>
 8017828:	c01c                	sw	a5,0(s0)
 801782a:	40b2                	lw	ra,12(sp)
 801782c:	4422                	lw	s0,8(sp)
 801782e:	0141                	addi	sp,sp,16
 8017830:	8082                	ret

08017832 <_isatty_r>:
 8017832:	1141                	addi	sp,sp,-16
 8017834:	c422                	sw	s0,8(sp)
 8017836:	842a                	mv	s0,a0
 8017838:	852e                	mv	a0,a1
 801783a:	00102797          	auipc	a5,0x102
 801783e:	8807af23          	sw	zero,-1890(a5) # 81190d8 <errno>
 8017842:	c606                	sw	ra,12(sp)
 8017844:	bceef0ef          	jal	ra,8006c12 <_isatty>
 8017848:	57fd                	li	a5,-1
 801784a:	00f51863          	bne	a0,a5,801785a <_isatty_r+0x28>
 801784e:	00102797          	auipc	a5,0x102
 8017852:	88a7a783          	lw	a5,-1910(a5) # 81190d8 <errno>
 8017856:	c391                	beqz	a5,801785a <_isatty_r+0x28>
 8017858:	c01c                	sw	a5,0(s0)
 801785a:	40b2                	lw	ra,12(sp)
 801785c:	4422                	lw	s0,8(sp)
 801785e:	0141                	addi	sp,sp,16
 8017860:	8082                	ret

08017862 <_lseek_r>:
 8017862:	1141                	addi	sp,sp,-16
 8017864:	c422                	sw	s0,8(sp)
 8017866:	842a                	mv	s0,a0
 8017868:	852e                	mv	a0,a1
 801786a:	85b2                	mv	a1,a2
 801786c:	8636                	mv	a2,a3
 801786e:	00102797          	auipc	a5,0x102
 8017872:	8607a523          	sw	zero,-1942(a5) # 81190d8 <errno>
 8017876:	c606                	sw	ra,12(sp)
 8017878:	baeef0ef          	jal	ra,8006c26 <_lseek>
 801787c:	57fd                	li	a5,-1
 801787e:	00f51863          	bne	a0,a5,801788e <_lseek_r+0x2c>
 8017882:	00102797          	auipc	a5,0x102
 8017886:	8567a783          	lw	a5,-1962(a5) # 81190d8 <errno>
 801788a:	c391                	beqz	a5,801788e <_lseek_r+0x2c>
 801788c:	c01c                	sw	a5,0(s0)
 801788e:	40b2                	lw	ra,12(sp)
 8017890:	4422                	lw	s0,8(sp)
 8017892:	0141                	addi	sp,sp,16
 8017894:	8082                	ret

08017896 <memchr>:
 8017896:	0ff5f593          	zext.b	a1,a1
 801789a:	962a                	add	a2,a2,a0
 801789c:	00c51463          	bne	a0,a2,80178a4 <memchr+0xe>
 80178a0:	4501                	li	a0,0
 80178a2:	8082                	ret
 80178a4:	00054783          	lbu	a5,0(a0)
 80178a8:	feb78de3          	beq	a5,a1,80178a2 <memchr+0xc>
 80178ac:	0505                	addi	a0,a0,1
 80178ae:	b7fd                	j	801789c <memchr+0x6>

080178b0 <memmove>:
 80178b0:	04a5f363          	bgeu	a1,a0,80178f6 <memmove+0x46>
 80178b4:	00c586b3          	add	a3,a1,a2
 80178b8:	02d57f63          	bgeu	a0,a3,80178f6 <memmove+0x46>
 80178bc:	fff64593          	not	a1,a2
 80178c0:	4781                	li	a5,0
 80178c2:	17fd                	addi	a5,a5,-1
 80178c4:	00f59363          	bne	a1,a5,80178ca <memmove+0x1a>
 80178c8:	8082                	ret
 80178ca:	00f68733          	add	a4,a3,a5
 80178ce:	00074803          	lbu	a6,0(a4)
 80178d2:	00f60733          	add	a4,a2,a5
 80178d6:	972a                	add	a4,a4,a0
 80178d8:	01070023          	sb	a6,0(a4)
 80178dc:	b7dd                	j	80178c2 <memmove+0x12>
 80178de:	00f58733          	add	a4,a1,a5
 80178e2:	00074683          	lbu	a3,0(a4)
 80178e6:	00f50733          	add	a4,a0,a5
 80178ea:	0785                	addi	a5,a5,1
 80178ec:	00d70023          	sb	a3,0(a4)
 80178f0:	fef617e3          	bne	a2,a5,80178de <memmove+0x2e>
 80178f4:	8082                	ret
 80178f6:	4781                	li	a5,0
 80178f8:	bfe5                	j	80178f0 <memmove+0x40>

080178fa <_realloc_r>:
 80178fa:	1101                	addi	sp,sp,-32
 80178fc:	cc22                	sw	s0,24(sp)
 80178fe:	ce06                	sw	ra,28(sp)
 8017900:	ca26                	sw	s1,20(sp)
 8017902:	c84a                	sw	s2,16(sp)
 8017904:	c64e                	sw	s3,12(sp)
 8017906:	c452                	sw	s4,8(sp)
 8017908:	8432                	mv	s0,a2
 801790a:	e999                	bnez	a1,8017920 <_realloc_r+0x26>
 801790c:	4462                	lw	s0,24(sp)
 801790e:	40f2                	lw	ra,28(sp)
 8017910:	44d2                	lw	s1,20(sp)
 8017912:	4942                	lw	s2,16(sp)
 8017914:	49b2                	lw	s3,12(sp)
 8017916:	4a22                	lw	s4,8(sp)
 8017918:	85b2                	mv	a1,a2
 801791a:	6105                	addi	sp,sp,32
 801791c:	a7ffe06f          	j	801639a <_malloc_r>
 8017920:	ee09                	bnez	a2,801793a <_realloc_r+0x40>
 8017922:	9d3fe0ef          	jal	ra,80162f4 <_free_r>
 8017926:	4481                	li	s1,0
 8017928:	40f2                	lw	ra,28(sp)
 801792a:	4462                	lw	s0,24(sp)
 801792c:	4942                	lw	s2,16(sp)
 801792e:	49b2                	lw	s3,12(sp)
 8017930:	4a22                	lw	s4,8(sp)
 8017932:	8526                	mv	a0,s1
 8017934:	44d2                	lw	s1,20(sp)
 8017936:	6105                	addi	sp,sp,32
 8017938:	8082                	ret
 801793a:	8a2a                	mv	s4,a0
 801793c:	892e                	mv	s2,a1
 801793e:	209d                	jal	80179a4 <_malloc_usable_size_r>
 8017940:	89aa                	mv	s3,a0
 8017942:	00856763          	bltu	a0,s0,8017950 <_realloc_r+0x56>
 8017946:	00155793          	srli	a5,a0,0x1
 801794a:	84ca                	mv	s1,s2
 801794c:	fc87eee3          	bltu	a5,s0,8017928 <_realloc_r+0x2e>
 8017950:	85a2                	mv	a1,s0
 8017952:	8552                	mv	a0,s4
 8017954:	a47fe0ef          	jal	ra,801639a <_malloc_r>
 8017958:	84aa                	mv	s1,a0
 801795a:	d579                	beqz	a0,8017928 <_realloc_r+0x2e>
 801795c:	85ca                	mv	a1,s2
 801795e:	0b345633          	minu	a2,s0,s3
 8017962:	80ffe0ef          	jal	ra,8016170 <memcpy>
 8017966:	85ca                	mv	a1,s2
 8017968:	8552                	mv	a0,s4
 801796a:	98bfe0ef          	jal	ra,80162f4 <_free_r>
 801796e:	bf6d                	j	8017928 <_realloc_r+0x2e>

08017970 <_read_r>:
 8017970:	1141                	addi	sp,sp,-16
 8017972:	c422                	sw	s0,8(sp)
 8017974:	842a                	mv	s0,a0
 8017976:	852e                	mv	a0,a1
 8017978:	85b2                	mv	a1,a2
 801797a:	8636                	mv	a2,a3
 801797c:	00101797          	auipc	a5,0x101
 8017980:	7407ae23          	sw	zero,1884(a5) # 81190d8 <errno>
 8017984:	c606                	sw	ra,12(sp)
 8017986:	adeef0ef          	jal	ra,8006c64 <_read>
 801798a:	57fd                	li	a5,-1
 801798c:	00f51863          	bne	a0,a5,801799c <_read_r+0x2c>
 8017990:	00101797          	auipc	a5,0x101
 8017994:	7487a783          	lw	a5,1864(a5) # 81190d8 <errno>
 8017998:	c391                	beqz	a5,801799c <_read_r+0x2c>
 801799a:	c01c                	sw	a5,0(s0)
 801799c:	40b2                	lw	ra,12(sp)
 801799e:	4422                	lw	s0,8(sp)
 80179a0:	0141                	addi	sp,sp,16
 80179a2:	8082                	ret

080179a4 <_malloc_usable_size_r>:
 80179a4:	ffc5a783          	lw	a5,-4(a1)
 80179a8:	ffc78513          	addi	a0,a5,-4
 80179ac:	0007d563          	bgez	a5,80179b6 <_malloc_usable_size_r+0x12>
 80179b0:	95aa                	add	a1,a1,a0
 80179b2:	419c                	lw	a5,0(a1)
 80179b4:	953e                	add	a0,a0,a5
 80179b6:	8082                	ret
