
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036354                       # Number of seconds simulated
sim_ticks                                 36354374418                       # Number of ticks simulated
final_tick                               565918754355                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245836                       # Simulator instruction rate (inst/s)
host_op_rate                                   316343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2061754                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939972                       # Number of bytes of host memory used
host_seconds                                 17632.74                       # Real time elapsed on the host
sim_insts                                  4334767155                       # Number of instructions simulated
sim_ops                                    5577994871                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1599104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1683328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       369152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4502016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1666816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1666816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35172                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13022                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13022                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43986564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46303314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10154266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23195668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123836982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45849118                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45849118                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45849118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43986564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46303314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10154266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23195668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              169686100                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87180755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31020514                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25446516                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019930                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13045260                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088633                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158254                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87138                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170440649                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31020514                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246887                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36614640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10826856                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7349846                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674467                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84784588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48169948     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660029      4.32%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197386      3.77%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442543      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2994117      3.53%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571573      1.85%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026986      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717692      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18004314     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84784588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355818                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955026                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33711495                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6930627                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34827619                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546652                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8768186                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080033                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6692                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202111752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8768186                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35385649                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3330060                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       892500                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665615                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742570                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195245800                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12015                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271258742                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910424324                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910424324                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102999478                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33805                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7270847                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240909                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2947873                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184047263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33771                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147851574                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288123                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61133111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186762654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1727                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84784588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30562867     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17923936     21.14%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11857464     13.99%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7630926      9.00%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7589568      8.95%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4418076      5.21%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3396555      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749618      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655578      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84784588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083282     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203969     13.17%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261476     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121617383     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018253      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743412     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8456504      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147851574                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695920                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548768                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382324623                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245215205                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143695288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149400342                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261503                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026065                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          499                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287665                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8768186                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2569631                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159975                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184081034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238194                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029338                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17749                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6687                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366016                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145260708                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792034                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590862                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23000566                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589089                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8208532                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666202                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143840960                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143695288                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93727213                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261824935                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648246                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357977                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61662754                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045020                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76016402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30695899     40.38%     40.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460353     26.92%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393326     11.04%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4297016      5.65%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3672075      4.83%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800160      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990682      2.62%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1004453      1.32%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3702438      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76016402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3702438                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256398638                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376945830                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2396167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871808                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871808                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147042                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147042                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655850733                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197109406                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189574373                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87180755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30836529                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26964153                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948317                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15439702                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14834732                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2214332                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61519                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36351647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171613333                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30836529                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17049064                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35328079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9568949                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4365135                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17919225                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83654413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.361015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48326334     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1749061      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3209899      3.84%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2999389      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4956600      5.93%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5146649      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1216680      1.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          915838      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15133963     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83654413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353708                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.968477                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37494939                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4228999                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34190062                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136497                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7603915                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3350584                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5619                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191965990                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7603915                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39068130                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1604549                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       466948                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32737705                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2173165                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186916067                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        746509                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    248086894                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850751797                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850751797                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161691771                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86395006                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22042                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10769                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5831614                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28793277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6249017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102788                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1993016                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176940864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149418969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196319                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52930562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145361129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83654413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29023317     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15609223     18.66%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13539658     16.19%     69.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8330845      9.96%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8728974     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5144081      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2261642      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       601642      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       415031      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83654413                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586501     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188757     21.33%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109767     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117166652     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1176282      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10751      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25749943     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5315341      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149418969                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713899                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             885025                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383573691                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229893392                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144563384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150303994                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365063                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8186328                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          893                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1527213                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7603915                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         985077                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61314                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176962386                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       204739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28793277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6249017                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10768                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1038761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2186431                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146637371                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24755437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2781594                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29940542                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22170295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5185105                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.681992                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144724651                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144563384                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88825815                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216659272                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658203                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409979                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108665139                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123414527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53548476                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1953486                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76050498                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622797                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35009694     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16106293     21.18%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9017787     11.86%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3051605      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2919046      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1214580      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3268136      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       946911      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4516446      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76050498                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108665139                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123414527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25328746                       # Number of memory references committed
system.switch_cpus1.commit.loads             20606945                       # Number of loads committed
system.switch_cpus1.commit.membars              10750                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19329067                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107726132                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1666077                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4516446                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248497055                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361536476                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3526342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108665139                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123414527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108665139                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.802288                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.802288                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.246435                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.246435                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678412770                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189423450                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197967102                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21500                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87180755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32710963                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26689206                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184080                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13884132                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12890639                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3385041                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95986                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33909613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177727023                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32710963                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16275680                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38525394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11392201                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5266853                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16510113                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86891948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48366554     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3161840      3.64%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4720832      5.43%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3283684      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2294475      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2243357      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1366365      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2904045      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18550796     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86891948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375209                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038604                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34868056                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5506603                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36791323                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536165                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9189795                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5508346                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212883127                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9189795                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36819949                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507464                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2177879                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35335917                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2860939                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206562021                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194525                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       972256                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289763712                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961570739                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961570739                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178402579                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111361014                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37173                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17784                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8485021                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18941484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9693031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115744                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3028344                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192503633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153798156                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305279                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64153361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196348149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86891948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769993                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916043                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31201323     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17295083     19.90%     55.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12612455     14.52%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8323159      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8364031      9.63%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4027323      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3580633      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671379      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816562      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86891948                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838722     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166099     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173822     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128647148     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941799      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17722      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15118727      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8072760      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153798156                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764130                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178643                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395972180                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256692903                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149542829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154976799                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481989                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7349129                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321442                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9189795                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262201                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192539141                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18941484                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9693031                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17784                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2519078                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150969405                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14125792                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2828749                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22002331                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21453395                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7876539                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731683                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149607346                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149542829                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96897094                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275316604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715319                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103727970                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127859289                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64680021                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2201581                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77702153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173515                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29843993     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22195834     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8389474     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4694061      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3980283      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779925      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1702584      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1161929      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3954070      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77702153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103727970                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127859289                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18963934                       # Number of memory references committed
system.switch_cpus2.commit.loads             11592348                       # Number of loads committed
system.switch_cpus2.commit.membars              17722                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18551028                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115106237                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2644471                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3954070                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266287393                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394274373                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 288807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103727970                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127859289                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103727970                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840475                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840475                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189804                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189804                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678041341                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208041185                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195651436                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35444                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87180755                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31493339                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25631753                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2105403                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13418837                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12416319                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3242569                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93085                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34824800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172015551                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31493339                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15658888                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36149608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10799353                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5592919                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17023204                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       846793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85225351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49075743     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1955383      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2546344      2.99%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3829518      4.49%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3718716      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2826453      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1678132      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2515520      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17079542     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85225351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361242                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973091                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35975372                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5472551                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34847430                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272244                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8657753                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5332703                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205795390                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8657753                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37883031                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1028055                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1672577                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33167464                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816465                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199794642                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          774                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1219184                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       882589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           26                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278406533                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    930479237                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    930479237                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173110695                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105295836                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42362                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23951                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7956918                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18517740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9816241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189834                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3219598                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185691135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149591226                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       280681                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60372103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183587584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85225351                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755243                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29662803     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18720051     21.97%     56.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12085461     14.18%     70.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8242969      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7709065      9.05%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4113576      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3028239      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       907724      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       755463      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85225351                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         735579     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151631     14.26%     83.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176316     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124475855     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2113379      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16898      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14769261      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8215833      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149591226                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.715874                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1063536                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385752017                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    246104335                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145389182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150654762                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       507274                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7094640                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2289                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          862                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2494605                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          370                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8657753                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         599533                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99132                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185731417                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1275556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18517740                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9816241                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23379                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75130                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          862                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1290121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1185306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2475427                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146728084                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13903978                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2863139                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21937630                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20552155                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8033652                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683033                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145428256                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145389182                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93415775                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262317227                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667675                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356118                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101381449                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124601970                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61129758                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2140154                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76567598                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29562328     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21981319     28.71%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8097030     10.58%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4637477      6.06%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3869828      5.05%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1910117      2.49%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1890352      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811025      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3808122      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76567598                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101381449                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124601970                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18744736                       # Number of memory references committed
system.switch_cpus3.commit.loads             11423100                       # Number of loads committed
system.switch_cpus3.commit.membars              16898                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17870902                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112311674                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2542387                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3808122                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258491204                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          380125755                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1955404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101381449                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124601970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101381449                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859928                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859928                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162888                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162888                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660282185                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200814628                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190072084                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33796                       # number of misc regfile writes
system.l20.replacements                         12504                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787815                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28888                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.271358                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.437704                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.310142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6041.880792                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176611                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9975.194751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021755                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000629                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368767                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.608838                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83205                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83205                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21209                       # number of Writeback hits
system.l20.Writeback_hits::total                21209                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83205                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83205                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83205                       # number of overall hits
system.l20.overall_hits::total                  83205                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12493                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12504                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12493                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12504                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12493                       # number of overall misses
system.l20.overall_misses::total                12504                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2135281220                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2136503983                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2135281220                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2136503983                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2135281220                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2136503983                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95698                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95709                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21209                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21209                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95698                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95709                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95698                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95709                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130546                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130646                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130546                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130646                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130546                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130646                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170918.211799                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170865.641635                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170918.211799                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170865.641635                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170918.211799                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170865.641635                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4059                       # number of writebacks
system.l20.writebacks::total                     4059                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12493                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12504                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12493                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12504                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12493                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12504                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1992935480                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1994033613                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1992935480                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1994033613                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1992935480                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1994033613                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130546                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130646                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130546                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130646                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130546                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130646                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159524.171936                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159471.658109                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159524.171936                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159471.658109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159524.171936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159471.658109                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13166                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225408                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29550                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.628020                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          965.559876                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.533292                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6441.370622                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8963.536211                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058933                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000826                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.393150                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547091                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40604                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40604                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12560                       # number of Writeback hits
system.l21.Writeback_hits::total                12560                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40604                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40604                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40604                       # number of overall hits
system.l21.overall_hits::total                  40604                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13151                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13166                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13151                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13166                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13151                       # number of overall misses
system.l21.overall_misses::total                13166                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1994685086                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1996731341                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1994685086                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1996731341                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1994685086                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1996731341                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53755                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53770                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12560                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12560                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53755                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53770                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53755                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53770                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244647                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244858                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244647                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244858                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244647                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244858                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 151675.544521                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 151658.160489                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 151675.544521                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 151658.160489                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 151675.544521                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 151658.160489                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2243                       # number of writebacks
system.l21.writebacks::total                     2243                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13151                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13166                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13151                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13166                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13151                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13166                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1841227965                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1843096770                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1841227965                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1843096770                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1841227965                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1843096770                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244647                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244858                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244647                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244858                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244647                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244858                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140006.688845                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 139989.121221                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140006.688845                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 139989.121221                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140006.688845                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 139989.121221                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2901                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          360875                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19285                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.712730                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1315.807532                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.031158                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1427.500810                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.123095                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13609.537405                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080311                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000978                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.087128                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000923                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.830660                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31324                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10233                       # number of Writeback hits
system.l22.Writeback_hits::total                10233                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31324                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31324                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31324                       # number of overall hits
system.l22.overall_hits::total                  31324                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2884                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2901                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2884                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2901                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2884                       # number of overall misses
system.l22.overall_misses::total                 2901                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4343661                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    460023168                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      464366829                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4343661                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    460023168                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       464366829                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4343661                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    460023168                       # number of overall miss cycles
system.l22.overall_miss_latency::total      464366829                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34208                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34225                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10233                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10233                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34208                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34225                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34208                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34225                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.084308                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.084763                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.084308                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.084763                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.084308                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.084763                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159508.726768                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160071.295760                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159508.726768                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160071.295760                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159508.726768                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160071.295760                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2093                       # number of writebacks
system.l22.writebacks::total                     2093                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2884                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2901                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2884                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2901                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2884                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2901                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    427125354                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    431275172                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    427125354                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    431275172                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    427125354                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    431275172                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084308                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.084763                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.084308                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.084763                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.084308                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.084763                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148101.717753                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148664.312996                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148101.717753                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148664.312996                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148101.717753                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148664.312996                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6601                       # number of replacements
system.l23.tagsinuse                     16383.986131                       # Cycle average of tags in use
system.l23.total_refs                          650157                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22985                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.286143                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2164.576047                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970256                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3284.391991                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10922.047836                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132115                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.200463                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666629                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        46304                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46304                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26796                       # number of Writeback hits
system.l23.Writeback_hits::total                26796                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        46304                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46304                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        46304                       # number of overall hits
system.l23.overall_hits::total                  46304                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6585                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6598                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6588                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6601                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6588                       # number of overall misses
system.l23.overall_misses::total                 6601                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    965506449                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      969048629                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       587919                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       587919                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    966094368                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       969636548                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    966094368                       # number of overall miss cycles
system.l23.overall_miss_latency::total      969636548                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52889                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52902                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26796                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26796                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52892                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52905                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52892                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52905                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124506                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124721                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124556                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124771                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124556                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124771                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146622.087927                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146870.055926                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       195973                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       195973                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146644.561020                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146892.372065                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146644.561020                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146892.372065                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4627                       # number of writebacks
system.l23.writebacks::total                     4627                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6585                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6598                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6588                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6601                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6588                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6601                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    890373656                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    893767888                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       553198                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       553198                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    890926854                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    894321086                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    890926854                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    894321086                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124506                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124721                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124771                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124771                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135212.400304                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135460.425584                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 184399.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 184399.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135234.798725                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135482.667172                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135234.798725                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135482.667172                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996792                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843343.225045                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996792                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674456                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674456                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674456                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674467                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674467                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674467                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674467                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95698                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896193                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95954                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.876951                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631928                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17011                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17011                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19341338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19341338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19341338                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19341338                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354339                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354339                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354454                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354454                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354454                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354454                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14631623085                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14631623085                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12433078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12433078                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14644056163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14644056163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14644056163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14644056163                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695792                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695792                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695792                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029562                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017996                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017996                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017996                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017996                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41292.725568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41292.725568                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108113.721739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108113.721739                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41314.405150                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41314.405150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41314.405150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41314.405150                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21209                       # number of writebacks
system.cpu0.dcache.writebacks::total            21209                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258641                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258756                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258756                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95698                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95698                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2876865749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2876865749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2876865749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2876865749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2876865749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2876865749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30061.921346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30061.921346                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30061.921346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30061.921346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30061.921346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30061.921346                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993716                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929385199                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714732.839483                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993716                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17919209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17919209                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17919209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17919209                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17919209                       # number of overall hits
system.cpu1.icache.overall_hits::total       17919209                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17919225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17919225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17919225                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17919225                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17919225                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17919225                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53755                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232178863                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54011                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4298.732906                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.188704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.811296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828862                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171138                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22487859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22487859                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4700282                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4700282                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10768                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10768                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27188141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27188141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27188141                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27188141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163977                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163977                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163977                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163977                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163977                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13893878083                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13893878083                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13893878083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13893878083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13893878083                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13893878083                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22651836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22651836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4700282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4700282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27352118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27352118                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27352118                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27352118                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007239                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007239                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005995                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005995                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005995                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005995                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84730.651756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84730.651756                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84730.651756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84730.651756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84730.651756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84730.651756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12560                       # number of writebacks
system.cpu1.dcache.writebacks::total            12560                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110222                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53755                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53755                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53755                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53755                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53755                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2285450222                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2285450222                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2285450222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2285450222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2285450222                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2285450222                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42516.049149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42516.049149                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42516.049149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42516.049149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42516.049149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42516.049149                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.031153                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022860659                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209202.287257                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.031153                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025691                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16510094                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16510094                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16510094                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16510094                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16510094                       # number of overall hits
system.cpu2.icache.overall_hits::total       16510094                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4711495                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4711495                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4711495                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4711495                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4711495                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4711495                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16510113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16510113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16510113                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16510113                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16510113                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16510113                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247973.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247973.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247973.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4360982                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4360982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4360982                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 256528.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34208                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165265065                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34464                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4795.295526                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.047713                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.952287                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902530                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097470                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10752747                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10752747                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7336142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7336142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17722                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17722                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18088889                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18088889                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18088889                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18088889                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68823                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68823                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68823                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68823                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2260495943                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2260495943                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2260495943                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2260495943                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2260495943                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2260495943                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10821570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10821570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7336142                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7336142                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18157712                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18157712                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18157712                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18157712                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32845.065501                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32845.065501                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32845.065501                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32845.065501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32845.065501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32845.065501                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10233                       # number of writebacks
system.cpu2.dcache.writebacks::total            10233                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34615                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34615                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34615                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34615                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34208                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34208                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34208                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    708722204                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    708722204                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    708722204                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    708722204                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    708722204                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    708722204                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20718.025140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20718.025140                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20718.025140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20718.025140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20718.025140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20718.025140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996850                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020246608                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056948.806452                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996850                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17023187                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17023187                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17023187                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17023187                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17023187                       # number of overall hits
system.cpu3.icache.overall_hits::total       17023187                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17023204                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17023204                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17023204                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17023204                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17023204                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17023204                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52892                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174366179                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53148                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3280.766520                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232757                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767243                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10579690                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10579690                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7282560                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7282560                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17870                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17870                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16898                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16898                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17862250                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17862250                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17862250                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17862250                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133564                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133564                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4261                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4261                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137825                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137825                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137825                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137825                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5875041230                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5875041230                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    568837533                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    568837533                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6443878763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6443878763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6443878763                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6443878763                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10713254                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10713254                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7286821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7286821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18000075                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18000075                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18000075                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18000075                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012467                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012467                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000585                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000585                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007657                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007657                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43986.712213                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43986.712213                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 133498.599625                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 133498.599625                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46754.063218                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46754.063218                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46754.063218                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46754.063218                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1698611                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 121329.357143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26796                       # number of writebacks
system.cpu3.dcache.writebacks::total            26796                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80675                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80675                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4258                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84933                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84933                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84933                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52889                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52889                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52892                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52892                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1352031019                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1352031019                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       593428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       593428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1352624447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1352624447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1352624447                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1352624447                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25563.557999                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25563.557999                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 197809.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 197809.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25573.327668                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25573.327668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25573.327668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25573.327668                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
