============================================================
   Tang Dynasty, V6.0.117864
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = C:/D/software/TD6.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     24540
   Run Date =   Thu Dec 12 21:48:07 2024

   Run on =     LZL
============================================================
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1002 : start command "save_best_bits"
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/HIT/personal_learn/open_source/02_four_channel_viideo_splicer_move/td_project/fpga_prj_Runs/syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.117864.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.117864 , DB_VERSION=46203
RUN-1003 : finish command "import_db C:/HIT/personal_learn/open_source/02_four_channel_viideo_splicer_move/td_project/fpga_prj_Runs/syn_1/fpga_prj_gate.db" in  2.216045s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (72.6%)

RUN-1004 : used memory is 1804 MB, reserved memory is 1839 MB, peak memory is 1853 MB
RUN-1002 : start command "update_timing -mode basic -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 123509, tnet num: 31904, tinst num: 26251, tnode num: 164534, tedge num: 184076.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  11.897207s wall, 11.218750s user + 0.484375s system = 11.703125s CPU (98.4%)

RUN-1004 : used memory is 1964 MB, reserved memory is 2015 MB, peak memory is 2941 MB
TMR-2504 : Update delay of 31904 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode basic -ctr" in  14.160946s wall, 13.437500s user + 0.515625s system = 13.953125s CPU (98.5%)

RUN-1004 : used memory is 2056 MB, reserved memory is 2118 MB, peak memory is 2941 MB
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
RUN-1002 : start command "clear_sdc"
RUN-1002 : start command "read_sdc ../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "read_sdc -ip ddr_ip al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "clear_sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "read_sdc -ip ddr_ip al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "clear_sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/ddr_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/ddr_clk"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "set_clock_groups -asynchronous -group  -group  -group  -group "
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
RUN-1002 : start command "clear_sdc"
RUN-1002 : start command "read_sdc ../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/ddr_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "clear_sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "set_clock_groups -asynchronous -group  -group  -group  -group "
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "save_best_bits"
RUN-1001 : The implemented result of phy_1 is saved as best result.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/HIT/personal_learn/open_source/02_four_channel_viideo_splicer_move/td_project/fpga_prj_Runs/phy_1/fpga_prj_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.117864.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 3.515683s wall, 16.421875s user + 0.109375s system = 16.531250s CPU (470.2%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.117864 , DB_VERSION=46203
RUN-1003 : finish command "import_db C:/HIT/personal_learn/open_source/02_four_channel_viideo_splicer_move/td_project/fpga_prj_Runs/phy_1/fpga_prj_pr.db" in  6.834004s wall, 18.593750s user + 0.171875s system = 18.765625s CPU (274.6%)

RUN-1004 : used memory is 2747 MB, reserved memory is 2790 MB, peak memory is 2941 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  14.790373s wall, 13.640625s user + 0.421875s system = 14.062500s CPU (95.1%)

RUN-1004 : used memory is 3023 MB, reserved memory is 3085 MB, peak memory is 3854 MB
TMR-2504 : Update delay of 25865 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final -ctr" in  18.904934s wall, 17.312500s user + 0.453125s system = 17.765625s CPU (94.0%)

RUN-1004 : used memory is 3122 MB, reserved memory is 3195 MB, peak memory is 3854 MB
RUN-1002 : start command "download -bit fpga_prj_Runs\best_result\fpga_prj.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit fpga_prj_Runs\best_result\fpga_prj.bit -mode jtag -spd 7 -sec 64 -cable 0" in  36.739309s wall, 0.687500s user + 0.312500s system = 1.000000s CPU (2.7%)

RUN-1004 : used memory is 3198 MB, reserved memory is 3270 MB, peak memory is 3854 MB
GUI-1001 : Downloading succeeded!
