library ieee ;
    use ieee.std_logic_1164.all ;
    use ieee.numeric_std.all ;

entity ps2_receiver is 
	port (data_in, clk: in std_logic;
			ready: out std_logic;
			data_out: out std_logic_vector(6 downto 0));
end entity;

architecture arch of ps2_receiver is
	signal reg: std_logic_vector(10 downto 0):=(others => '0');
	signal count: integer  range 0 to 15 := 0;
	 
begin


end arch;