VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob140_fsm_hdlc_test.sv:20: $finish called at 4006 (1ps)
Hint: Output 'disc' has 15 mismatches. First mismatch occurred at time 480.
Hint: Output 'flag' has 45 mismatches. First mismatch occurred at time 70.
Hint: Output 'err' has 25 mismatches. First mismatch occurred at time 95.
Hint: Total mismatched samples is 85 out of 801 samples

Simulation finished at 4006 ps
Mismatches: 85 in 801 samples
