{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656540321810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656540321814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 18:05:21 2022 " "Processing started: Wed Jun 29 18:05:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656540321814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540321814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off section_4_5 -c section_4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off section_4_5 -c section_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540321814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656540322188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656540322188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "section_4_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file section_4_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 section_4_5-main " "Found design unit 1: section_4_5-main" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656540329661 ""} { "Info" "ISGN_ENTITY_NAME" "1 section_4_5 " "Found entity 1: section_4_5" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656540329661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-behavioral " "Found design unit 1: seven_segment-behavioral" {  } { { "seven_segment.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/seven_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656540329661 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/seven_segment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656540329661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "section_4_5 " "Elaborating entity \"section_4_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_10_hz section_4_5.vhd(76) " "VHDL Process Statement warning at section_4_5.vhd(76): signal \"clock_10_hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_10_hz section_4_5.vhd(97) " "VHDL Process Statement warning at section_4_5.vhd(97): signal \"clock_10_hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_10_hz section_4_5.vhd(123) " "VHDL Process Statement warning at section_4_5.vhd(123): signal \"clock_10_hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_10_hz section_4_5.vhd(144) " "VHDL Process Statement warning at section_4_5.vhd(144): signal \"clock_10_hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..5\] section_4_5.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[9..5\]\" at section_4_5.vhd(8)" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3..1\] section_4_5.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[3..1\]\" at section_4_5.vhd(8)" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] section_4_5.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at section_4_5.vhd(9)" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..0\] section_4_5.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[3..0\]\" at section_4_5.vhd(9)" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540329692 "|section_4_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seven_segment seven_segment:hex3_inst A:behavioral " "Elaborating entity \"seven_segment\" using architecture \"A:behavioral\" for hierarchy \"seven_segment:hex3_inst\"" {  } { { "section_4_5.vhd" "hex3_inst" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656540329703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656540330023 "|section_4_5|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656540330023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656540330070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656540330297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656540330297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_4/section_4_5/section_4_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656540330332 "|section_4_5|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656540330332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656540330332 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656540330332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656540330332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656540330332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656540330346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 18:05:30 2022 " "Processing ended: Wed Jun 29 18:05:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656540330346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656540330346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656540330346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656540330346 ""}
