<?xml version="1.0" encoding="UTF-8"?>
<module id="MS" HW_revision="1" XML_version="1" description="Memory Stick">
	<register id="MSCMD" acronym="MSCMD" offset="0x0000" width="32" description="MS Command Register">
		<bitfield id="TPC" width="4" begin="31" end="28" resetval="0" description="Transfer Protocol Code These bits designate the TPC Note: See MS specification for details on TPC" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="DSL" width="1" begin="26" end="26" resetval="0" description="DSL (Data Select) This designates the data to be communicated with the Memory Stick.  " range="" rwaccess="RW">
			<bitenum id="MSFIFO" value="0" token="MSFIFO" description="Data is transmitted to and received using the internal FIFO"/>
			<bitenum id="MSEXTMEM" value="1" token="MSEXTMEM" description="Data is transmitted to and received from the Memory Stick using an external memory"/>
		</bitfield>
		<bitfield id="DSZ" width="10" begin="25" end="16" resetval="0" description="Transfer Data Size Transmit/receive data length, in bytes. The length can be set from 1byte to 1024bytes. When MSDSZ is 0, data size is set to 1024bytes.     0001   -     1byte    0002   -     2bytes      .            .    1023   -  1023bytes    0000   -  1024bytes " range="" rwaccess="RW">
       
      </bitfield>
		<bitfield id="_RESV" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
	</register>
	<register id="MSCDAT" acronym="MSCDAT" offset="0x0004" width="32" description="MS Data Register">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="FIFO Data Buffer This register is used to access internal FIFO (32bytes).   Minimum access unit to the FIFO is 8bytes(4bytes*2times)  Host should access this register 2 times continously. When the CPU host reads data from FIFO or writes data to FIFO, it needs to monitor EMP and FUL bits in the status register MSSTAT.  Condition of FIFO write (transmit): DRQ=1 and FUL=0. Condition of FIFO read (receive): DRQ=1 and EMP=0." range="" rwaccess="RW">
         
   
      </bitfield>
	</register>
	<register id="MSSTAT" acronym="MSSTAT" offset="0x0008" width="32" description="MS Status Register">
		<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="DRQ" width="1" begin="30" end="30" resetval="0" description="Data Request Interrupt Flag - Write sequence to Memory Stick 0: No data request   1: FIFO requires data (need to write transmit data)  - Read sequence from Memory Stick  0: No data request   1: FIFO has data (need to read receive data) " range="" rwaccess="R">
      </bitfield>
		<bitfield id="MSINT" width="1" begin="29" end="29" resetval="0" description="Memory Stick Interface Interrupt bit  0: No interrupt request received from Memory Stick   1: Interrupt request received from Memory Stick " range="" rwaccess="R">
 
      </bitfield>
		<bitfield id="RDY" width="1" begin="28" end="28" resetval="1" description="Ready bit  0: Command receive disabled   1: Command receive enabled or protocol ended " range="" rwaccess="R">
  
      </bitfield>
		<bitfield id="_RESV" width="2" begin="27" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="CRC" width="1" begin="25" end="25" resetval="0" description="CRC Error Bits  0: No CRC error   1: CRC error ocurred during data receive " range="" rwaccess="R">
      </bitfield>
		<bitfield id="TOE" width="1" begin="24" end="24" resetval="0" description="Time Out Error bit  0: No time out error   1: RDY time out error " range="" rwaccess="R">
      </bitfield>
		<bitfield id="_RESV" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
		<bitfield id="EMP" width="1" begin="21" end="21" resetval="1" description="FIFO Empty  0: FIFO contains data    1: FIFO empty   Note: This bit is cleared to 1 by writing '1' to System Register bit FCLR" range="" rwaccess="R">
      </bitfield>
		<bitfield id="FUL" width="1" begin="20" end="20" resetval="0" description="FIFO Full  0: FIFO has empty spaces    1: FIFO full " range="" rwaccess="R">
 
      </bitfield>
		<bitfield id="CED" width="1" begin="19" end="19" resetval="0" description="MS Command End  0: Command end is NOT indicated   1: Command end is indicated  " range="" rwaccess="R">
 
      </bitfield>
		<bitfield id="ERR" width="1" begin="18" end="18" resetval="0" description="MS Error  0: No Memory Stick errors   1: Memory Stick error is indicated " range="" rwaccess="R">

      </bitfield>
		<bitfield id="BRQ" width="1" begin="17" end="17" resetval="0" description="MS Data Buffer Request  0: No data buffer request   1: Memory Stick data buffer request is indicated " range="" rwaccess="R">
 
      </bitfield>
		<bitfield id="CNK" width="1" begin="16" end="16" resetval="0" description="MS Command No Acknowledge  0: Command acknowledge is indicated   1: Command no acknowledge is indicated from MS  " range="" rwaccess="R">
 
      </bitfield>
		<bitfield id="_RESV" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
	</register>
	<register id="MSSYST" acronym="MSSYST" offset="0x000C" width="32" description="MS System Register">
		<bitfield id="RST" width="1" begin="31" end="31" resetval="0" description="Sync Reset  0: No sync reset is performed   1: Sync reset is performed  " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SRAC" width="1" begin="30" end="30" resetval="1" description="Serial Access Mode  0: Parallel interface mode (Memory Stick Ver2.0)   1: Serial interface mode (Memory Stick Ver1.3) " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="INTEN" width="1" begin="29" end="29" resetval="0" description="Interrupt Enable   0: Interrupt request disable   1: Interrupt request output to HOST enable " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="NOCRC" width="1" begin="28" end="28" resetval="0" description="No CRC  0: CRC output on   1: CRC output off " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="INTCLR" width="1" begin="27" end="27" resetval="1" description="Interrupt Clear  0: No interrupt clear   1: Interrupt to HOST is cleared  " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="MSIEN" width="1" begin="26" end="26" resetval="0" description="MS device Interrupt Enable  0: Interrupt Request from Memory Stick disabled   1: Interrupt Request from Memory Stick enabled " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="FCLR" width="1" begin="25" end="25" resetval="0" description="FIFO Clear  0: FIFO clear disable   1: FIFO clear enable " range="" rwaccess="RW">
  
      </bitfield>
		<bitfield id="FDIR" width="1" begin="24" end="24" resetval="0" description="FIFO Direction  0: FIFO direction is set to (MS to FIFO to CPU)   1: FIFO direction is set to (CPU to FIFO to MS) " range="" rwaccess="RW">
  
      </bitfield>
		<bitfield id="DAM" width="1" begin="23" end="23" resetval="0" description="DMA Access Mode  0: DMA Access disable   1: DMA Access enable  " range="" rwaccess="RW">
  
      </bitfield>
		<bitfield id="DRM" width="1" begin="22" end="22" resetval="0" description="DMA Data Request Mode;0:Level Mode;1:Edge Mode" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DRQSL" width="1" begin="21" end="21" resetval="0" description="Data Request Interrupt Enable  0: Interrupt is NOT generated when data request occurs   1: Interrupt is generated when data request occurs   " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="REI" width="1" begin="20" end="20" resetval="1" description="Rise Edge Input  0: MSDIO is latched at the falling edge of SCLK   1: MSDIO is latched at the rising edge of SCLK  " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="REO" width="1" begin="19" end="19" resetval="0" description="Rise Edge Output  0: MSPDO is latched at the falling edge of SCLK   1: MSPDO is latched at the rising edge of SCLK  " range="" rwaccess="RW">
 
      </bitfield>
		<bitfield id="BSY" width="3" begin="18" end="16" resetval="5" description="Busy Count Initial value is set to 5 (BSY[2:0]=101). These bits set the RDY time-out time for the Memory Stick. The maximum BSY wait time until the RDY signal is output from the Memory Stick is set to (BSY setting value x 4 SCLK). However time-out detection is not performed when BSY=0. " range="" rwaccess="RW">
   
      </bitfield>
		<bitfield id="_RESV" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
	</register>
</module>
