<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/constraints.md</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - constraints.md<span style="font-size: 80%;"> (source / <a href="constraints.md.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">82</td>
            <td class="headerCovTableEntry">84</td>
            <td class="headerCovTableEntryHi">97.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">22</td>
            <td class="headerCovTableEntry">22</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : ;; Constraint definitions for IA-32 and x86-64.</a>
<span class="lineNum">       2 </span>            : ;; Copyright (C) 2006-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : ;;
<span class="lineNum">       4 </span>            : ;; This file is part of GCC.
<span class="lineNum">       5 </span>            : ;;
<span class="lineNum">       6 </span>            : ;; GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : ;; it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : ;; the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : ;; any later version.
<span class="lineNum">      10 </span>            : ;;
<span class="lineNum">      11 </span>            : ;; GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : ;; GNU General Public License for more details.
<span class="lineNum">      15 </span>            : ;;
<span class="lineNum">      16 </span>            : ;; You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : ;; along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : ;; &lt;http://www.gnu.org/licenses/&gt;.
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : ;;; Unused letters:
<span class="lineNum">      21 </span>            : ;;;           H
<span class="lineNum">      22 </span>            : ;;;           h j               z
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : ;; Integer register constraints.
<span class="lineNum">      25 </span>            : ;; It is not necessary to define 'r' here.
<span class="lineNum">      26 </span>            : (define_register_constraint &quot;R&quot; &quot;LEGACY_REGS&quot;
<span class="lineNum">      27 </span>            :  &quot;Legacy register---the eight integer registers available on all
<span class="lineNum">      28 </span>            :   i386 processors (@code{a}, @code{b}, @code{c}, @code{d},
<span class="lineNum">      29 </span>            :   @code{si}, @code{di}, @code{bp}, @code{sp}).&quot;)
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : (define_register_constraint &quot;q&quot; &quot;TARGET_64BIT ? GENERAL_REGS : Q_REGS&quot;
<span class="lineNum">      32 </span>            :  &quot;Any register accessible as @code{@var{r}l}.  In 32-bit mode, @code{a},
<span class="lineNum">      33 </span>            :   @code{b}, @code{c}, and @code{d}; in 64-bit mode, any integer register.&quot;)
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : (define_register_constraint &quot;Q&quot; &quot;Q_REGS&quot;
<span class="lineNum">      36 </span>            :  &quot;Any register accessible as @code{@var{r}h}: @code{a}, @code{b},
<span class="lineNum">      37 </span>            :   @code{c}, and @code{d}.&quot;)
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : (define_register_constraint &quot;l&quot; &quot;INDEX_REGS&quot;
<span class="lineNum">      40 </span>            :  &quot;@internal Any register that can be used as the index in a base+index
<span class="lineNum">      41 </span>            :   memory access: that is, any general register except the stack pointer.&quot;)
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span>            : (define_register_constraint &quot;a&quot; &quot;AREG&quot;
<span class="lineNum">      44 </span>            :  &quot;The @code{a} register.&quot;)
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : (define_register_constraint &quot;b&quot; &quot;BREG&quot;
<span class="lineNum">      47 </span>            :  &quot;The @code{b} register.&quot;)
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span>            : (define_register_constraint &quot;c&quot; &quot;CREG&quot;
<span class="lineNum">      50 </span>            :  &quot;The @code{c} register.&quot;)
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : (define_register_constraint &quot;d&quot; &quot;DREG&quot;
<span class="lineNum">      53 </span>            :  &quot;The @code{d} register.&quot;)
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : (define_register_constraint &quot;S&quot; &quot;SIREG&quot;
<span class="lineNum">      56 </span>            :  &quot;The @code{si} register.&quot;)
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : (define_register_constraint &quot;D&quot; &quot;DIREG&quot;
<span class="lineNum">      59 </span>            :  &quot;The @code{di} register.&quot;)
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : (define_register_constraint &quot;A&quot; &quot;AD_REGS&quot;
<span class="lineNum">      62 </span>            :  &quot;The @code{a} and @code{d} registers, as a pair (for instructions
<span class="lineNum">      63 </span>            :   that return half the result in one and half in the other).&quot;)
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : (define_register_constraint &quot;U&quot; &quot;CLOBBERED_REGS&quot;
<span class="lineNum">      66 </span>            :  &quot;The call-clobbered integer registers.&quot;)
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : ;; Floating-point register constraints.
<span class="lineNum">      69 </span>            : (define_register_constraint &quot;f&quot;
<span class="lineNum">      70 </span>            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FLOAT_REGS : NO_REGS&quot;
<span class="lineNum">      71 </span>            :  &quot;Any 80387 floating-point (stack) register.&quot;)
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : (define_register_constraint &quot;t&quot;
<span class="lineNum">      74 </span>            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_TOP_REG : NO_REGS&quot;
<span class="lineNum">      75 </span>            :  &quot;Top of 80387 floating-point stack (@code{%st(0)}).&quot;)
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : (define_register_constraint &quot;u&quot;
<span class="lineNum">      78 </span>            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_SECOND_REG : NO_REGS&quot;
<span class="lineNum">      79 </span>            :  &quot;Second from top of 80387 floating-point stack (@code{%st(1)}).&quot;)
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            : (define_register_constraint &quot;Yk&quot; &quot;TARGET_AVX512F ? MASK_EVEX_REGS : NO_REGS&quot;
<span class="lineNum">      82 </span>            : &quot;@internal Any mask register that can be used as predicate, i.e. k1-k7.&quot;)
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : (define_register_constraint &quot;k&quot; &quot;TARGET_AVX512F ? MASK_REGS : NO_REGS&quot;
<span class="lineNum">      85 </span>            : &quot;@internal Any mask register.&quot;)
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            : ;; Vector registers (also used for plain floating point nowadays).
<span class="lineNum">      88 </span>            : (define_register_constraint &quot;y&quot; &quot;TARGET_MMX ? MMX_REGS : NO_REGS&quot;
<span class="lineNum">      89 </span>            :  &quot;Any MMX register.&quot;)
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            : (define_register_constraint &quot;x&quot; &quot;TARGET_SSE ? SSE_REGS : NO_REGS&quot;
<span class="lineNum">      92 </span>            :  &quot;Any SSE register.&quot;)
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : (define_register_constraint &quot;v&quot; &quot;TARGET_SSE ? ALL_SSE_REGS : NO_REGS&quot;
<span class="lineNum">      95 </span>            :  &quot;Any EVEX encodable SSE register (@code{%xmm0-%xmm31}).&quot;)
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            : ;; We use the Y prefix to denote any number of conditional register sets:
<span class="lineNum">      98 </span>            : ;;  z   First SSE register.
<span class="lineNum">      99 </span>            : ;;  d   any EVEX encodable SSE register for AVX512BW target or
<span class="lineNum">     100 </span>            : ;;      any SSE register for SSE4_1 target.
<span class="lineNum">     101 </span>            : ;;  p   Integer register when TARGET_PARTIAL_REG_STALL is disabled
<span class="lineNum">     102 </span>            : ;;  a   Integer register when zero extensions with AND are disabled
<span class="lineNum">     103 </span>            : ;;  b   Any register that can be used as the GOT base when calling
<span class="lineNum">     104 </span>            : ;;      ___tls_get_addr: that is, any general register except EAX
<span class="lineNum">     105 </span>            : ;;      and ESP, for -fno-plt if linker supports it.  Otherwise,
<span class="lineNum">     106 </span>            : ;;      EBX.
<span class="lineNum">     107 </span>            : ;;  f   x87 register when 80387 floating point arithmetic is enabled
<span class="lineNum">     108 </span>            : ;;  r   SSE regs not requiring REX prefix when prefixes avoidance is enabled
<span class="lineNum">     109 </span>            : ;;      and all SSE regs otherwise
<span class="lineNum">     110 </span>            : ;;  v   any EVEX encodable SSE register for AVX512VL target,
<span class="lineNum">     111 </span>            : ;;      otherwise any SSE register
<span class="lineNum">     112 </span>            : ;;  h   EVEX encodable SSE register with number factor of four
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : (define_register_constraint &quot;Yz&quot; &quot;TARGET_SSE ? SSE_FIRST_REG : NO_REGS&quot;
<span class="lineNum">     115 </span>            :  &quot;First SSE register (@code{%xmm0}).&quot;)
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : (define_register_constraint &quot;Yd&quot;
<span class="lineNum">     118 </span>            :  &quot;TARGET_AVX512DQ ? ALL_SSE_REGS : TARGET_SSE4_1 ? SSE_REGS : NO_REGS&quot;
<span class="lineNum">     119 </span>            :  &quot;@internal Any EVEX encodable SSE register (@code{%xmm0-%xmm31}) for AVX512DQ target or any SSE register for SSE4_1 target.&quot;)
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            : (define_register_constraint &quot;Yp&quot;
<span class="lineNum">     122 </span>            :  &quot;TARGET_PARTIAL_REG_STALL ? NO_REGS : GENERAL_REGS&quot;
<span class="lineNum">     123 </span>            :  &quot;@internal Any integer register when TARGET_PARTIAL_REG_STALL is disabled.&quot;)
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : (define_register_constraint &quot;Ya&quot;
<span class="lineNum">     126 </span>            :  &quot;TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)
<span class="lineNum">     127 </span>            :   ? NO_REGS : GENERAL_REGS&quot;
<span class="lineNum">     128 </span>            :  &quot;@internal Any integer register when zero extensions with AND are disabled.&quot;)
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : (define_register_constraint &quot;Yb&quot;
<span class="lineNum">     131 </span>            :  &quot;(!flag_plt &amp;&amp; HAVE_AS_IX86_TLS_GET_ADDR_GOT) ? TLS_GOTBASE_REGS : BREG&quot;
<span class="lineNum">     132 </span>            :  &quot;@internal Any register that can be used as the GOT base when calling
<span class="lineNum">     133 </span>            :   ___tls_get_addr: that is, any general register except @code{a} and
<span class="lineNum">     134 </span>            :   @code{sp} registers, for -fno-plt if linker supports it.  Otherwise,
<span class="lineNum">     135 </span>            :   @code{b} register.&quot;)
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            : (define_register_constraint &quot;Yf&quot;
<span class="lineNum">     138 </span>            :  &quot;(ix86_fpmath &amp; FPMATH_387) ? FLOAT_REGS : NO_REGS&quot;
<span class="lineNum">     139 </span>            :  &quot;@internal Any x87 register when 80387 FP arithmetic is enabled.&quot;)
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            : (define_register_constraint &quot;Yr&quot;
<span class="lineNum">     142 </span>            :  &quot;TARGET_SSE ? (TARGET_AVOID_4BYTE_PREFIXES ? NO_REX_SSE_REGS : ALL_SSE_REGS) : NO_REGS&quot;
<span class="lineNum">     143 </span>            :  &quot;@internal Lower SSE register when avoiding REX prefix and all SSE registers otherwise.&quot;)
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            : (define_register_constraint &quot;Yv&quot;
<span class="lineNum">     146 </span>            :  &quot;TARGET_AVX512VL ? ALL_SSE_REGS : TARGET_SSE ? SSE_REGS : NO_REGS&quot;
<span class="lineNum">     147 </span>            :  &quot;@internal For AVX512VL, any EVEX encodable SSE register (@code{%xmm0-%xmm31}), otherwise any SSE register.&quot;)
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            : (define_register_constraint &quot;Yh&quot; &quot;TARGET_AVX512F ? MOD4_SSE_REGS : NO_REGS&quot;
<span class="lineNum">     150 </span>            :  &quot;@internal Any EVEX encodable SSE register, which has number factor of four.&quot;)
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            : ;; We use the B prefix to denote any number of internal operands:
<span class="lineNum">     153 </span>            : ;;  f  FLAGS_REG
<span class="lineNum">     154 </span>            : ;;  g  GOT memory operand.
<span class="lineNum">     155 </span>            : ;;  m  Vector memory operand
<span class="lineNum">     156 </span>            : ;;  c  Constant memory operand
<span class="lineNum">     157 </span>            : ;;  n  Memory operand without REX prefix
<span class="lineNum">     158 </span>            : ;;  s  Sibcall memory operand, not valid for TARGET_X32
<span class="lineNum">     159 </span>            : ;;  w  Call memory operand, not valid for TARGET_X32
<span class="lineNum">     160 </span>            : ;;  z  Constant call address operand.
<span class="lineNum">     161 </span>            : ;;  C  SSE constant operand.
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            : (define_constraint &quot;Bf&quot;
<span class="lineNum">     164 </span>            :   &quot;@internal Flags register operand.&quot;
<span class="lineNum">     165 </span>            :   (match_operand 0 &quot;flags_reg_operand&quot;))
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span>            : (define_constraint &quot;Bg&quot;
<span class="lineNum">     168 </span>            :   &quot;@internal GOT memory operand.&quot;
<span class="lineNum">     169 </span>            :   (match_operand 0 &quot;GOT_memory_operand&quot;))
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            : (define_special_memory_constraint &quot;Bm&quot;
<span class="lineNum">     172 </span>            :   &quot;@internal Vector memory operand.&quot;
<span class="lineNum">     173 </span>            :   (match_operand 0 &quot;vector_memory_operand&quot;))
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span>            : (define_special_memory_constraint &quot;Bc&quot;
<span class="lineNum">     176 </span>            :   &quot;@internal Constant memory operand.&quot;
<span class="lineNum">     177 </span>            :   (and (match_operand 0 &quot;memory_operand&quot;)
<span class="lineNum">     178 </span><span class="lineCov">       3233 :        (match_test &quot;constant_address_p (XEXP (op, 0))&quot;)))</span>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<span class="lineNum">     180 </span>            : (define_special_memory_constraint &quot;Bn&quot;
<span class="lineNum">     181 </span><span class="lineCov">        828 :   &quot;@internal Memory operand without REX prefix.&quot;</span>
<span class="lineNum">     182 </span>            :   (match_operand 0 &quot;norex_memory_operand&quot;))
<span class="lineNum">     183 </span><span class="lineCov">        828 : </span>
<span class="lineNum">     184 </span><span class="lineCov">        828 : (define_constraint &quot;Bs&quot;</span>
<a name="185"><span class="lineNum">     185 </span>            :   &quot;@internal Sibcall memory operand.&quot;</a>
<span class="lineNum">     186 </span><span class="lineCov">    1826232 :   (ior (and (not (match_test &quot;TARGET_INDIRECT_BRANCH_REGISTER&quot;))</span>
<span class="lineNum">     187 </span><span class="lineCov">     608528 :             (not (match_test &quot;TARGET_X32&quot;))</span>
<span class="lineNum">     188 </span>            :             (match_operand 0 &quot;sibcall_memory_operand&quot;))
<span class="lineNum">     189 </span><span class="lineCov">     603490 :        (and (match_test &quot;TARGET_X32 &amp;&amp; Pmode == DImode&quot;)</span>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">     608880 :             (match_operand 0 &quot;GOT_memory_operand&quot;))))</span></a>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineCov">   24934505 : (define_constraint &quot;Bw&quot;</span>
<span class="lineNum">     193 </span>            :   &quot;@internal Call memory operand.&quot;
<span class="lineNum">     194 </span><span class="lineCov">   99737808 :   (ior (and (not (match_test &quot;TARGET_INDIRECT_BRANCH_REGISTER&quot;))</span>
<span class="lineNum">     195 </span><span class="lineCov">   24934505 :             (not (match_test &quot;TARGET_X32&quot;))</span>
<span class="lineNum">     196 </span>            :             (match_operand 0 &quot;memory_operand&quot;))
<span class="lineNum">     197 </span><span class="lineCov">   24555647 :        (and (match_test &quot;TARGET_X32 &amp;&amp; Pmode == DImode&quot;)</span>
<a name="198"><span class="lineNum">     198 </span>            :             (match_operand 0 &quot;GOT_memory_operand&quot;))))</a>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineCov">   25493568 : (define_constraint &quot;Bz&quot;</span>
<span class="lineNum">     201 </span>            :   &quot;@internal Constant call address operand.&quot;
<span class="lineNum">     202 </span><span class="lineCov">   25493568 :   (match_operand 0 &quot;constant_call_address_operand&quot;))</span>
<span class="lineNum">     203 </span><span class="lineCov">   25493568 : </span>
<a name="204"><span class="lineNum">     204 </span>            : (define_constraint &quot;BC&quot;</a>
<span class="lineNum">     205 </span>            :   &quot;@internal SSE constant -1 operand.&quot;
<span class="lineNum">     206 </span><span class="lineCov">  136082667 :   (and (match_test &quot;TARGET_SSE&quot;)</span>
<span class="lineNum">     207 </span><span class="lineCov">   45360889 :        (ior (match_test &quot;op == constm1_rtx&quot;)</span>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">   45360889 :             (match_operand 0 &quot;vector_all_ones_operand&quot;))))</span></a>
<span class="lineNum">     209 </span><span class="lineCov">   45360889 : </span>
<span class="lineNum">     210 </span><span class="lineCov">    1870437 : ;; Integer constant constraints.</span>
<span class="lineNum">     211 </span>            : (define_constraint &quot;I&quot;
<span class="lineNum">     212 </span><span class="lineCov">    1870437 :   &quot;Integer constant in the range 0 @dots{} 31, for 32-bit shifts.&quot;</span>
<span class="lineNum">     213 </span><span class="lineCov">    1870437 :   (and (match_code &quot;const_int&quot;)</span>
<span class="lineNum">     214 </span><span class="lineCov">    2102203 :        (match_test &quot;IN_RANGE (ival, 0, 31)&quot;)))</span>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">    1870437 : </span></a>
<span class="lineNum">     216 </span><span class="lineCov">     873797 : (define_constraint &quot;J&quot;</span>
<span class="lineNum">     217 </span><span class="lineCov">    4126691 :   &quot;Integer constant in the range 0 @dots{} 63, for 64-bit shifts.&quot;</span>
<span class="lineNum">     218 </span>            :   (and (match_code &quot;const_int&quot;)
<span class="lineNum">     219 </span><span class="lineCov">     873797 :        (match_test &quot;IN_RANGE (ival, 0, 63)&quot;)))</span>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">    3252894 : </span></a>
<span class="lineNum">     221 </span><span class="lineCov">    3099069 : (define_constraint &quot;K&quot;</span>
<span class="lineNum">     222 </span><span class="lineCov">    3252914 :   &quot;Signed 8-bit integer constant.&quot;</span>
<span class="lineNum">     223 </span>            :   (and (match_code &quot;const_int&quot;)
<span class="lineNum">     224 </span><span class="lineCov">  250131548 :        (match_test &quot;IN_RANGE (ival, -128, 127)&quot;)))</span>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">  126703703 : </span></a>
<span class="lineNum">     226 </span><span class="lineCov">  124870610 : (define_constraint &quot;L&quot;</span>
<span class="lineNum">     227 </span><span class="lineCov">  126743517 :   &quot;@code{0xFF}, @code{0xFFFF} or @code{0xFFFFFFFF}</span>
<span class="lineNum">     228 </span>            :    for AND as a zero-extending move.&quot;
<span class="lineNum">     229 </span><span class="lineCov">      71994 :   (and (match_code &quot;const_int&quot;)</span>
<span class="lineNum">     230 </span><span class="lineCov">      71994 :        (match_test &quot;ival == 0xff || ival == 0xffff</span>
<span class="lineNum">     231 </span><span class="lineCov">     548868 :                     || ival == (HOST_WIDE_INT) 0xffffffff&quot;)))</span>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">      71994 : </span></a>
<span class="lineNum">     233 </span><span class="lineCov">     610850 : (define_constraint &quot;M&quot;</span>
<span class="lineNum">     234 </span><span class="lineCov">     737378 :   &quot;0, 1, 2, or 3 (shifts for the @code{lea} instruction).&quot;</span>
<span class="lineNum">     235 </span>            :   (and (match_code &quot;const_int&quot;)
<span class="lineNum">     236 </span><span class="lineCov">     610850 :        (match_test &quot;IN_RANGE (ival, 0, 3)&quot;)))</span>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">     126528 : </span></a>
<span class="lineNum">     238 </span><span class="lineCov">     107642 : (define_constraint &quot;N&quot;</span>
<span class="lineNum">     239 </span><span class="lineCov">     126528 :   &quot;Unsigned 8-bit integer constant (for @code{in} and @code{out}</span>
<span class="lineNum">     240 </span>            :    instructions).&quot;
<span class="lineNum">     241 </span><span class="lineCov">     325015 :   (and (match_code &quot;const_int&quot;)</span>
<span class="lineNum">     242 </span><span class="lineCov">     395514 :        (match_test &quot;IN_RANGE (ival, 0, 255)&quot;)))</span>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">     316518 : </span></a>
<span class="lineNum">     244 </span><span class="lineCov">     325015 : (define_constraint &quot;O&quot;</span>
<span class="lineNum">     245 </span><span class="lineCov">      50041 :   &quot;@internal Integer constant in the range 0 @dots{} 127, for 128-bit shifts.&quot;</span>
<span class="lineNum">     246 </span>            :   (and (match_code &quot;const_int&quot;)
<span class="lineNum">     247 </span><span class="lineCov">      24282 :        (match_test &quot;IN_RANGE (ival, 0, 127)&quot;)))</span>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">      25759 : </span></a>
<span class="lineNum">     249 </span><span class="lineCov">      24867 : ;; Floating-point constant constraints.</span>
<span class="lineNum">     250 </span><span class="lineCov">      25759 : ;; We allow constants even if TARGET_80387 isn't set, because the</span>
<span class="lineNum">     251 </span>            : ;; stack register converter may need to load 0.0 into the function
<span class="lineNum">     252 </span><span class="lineCov">   26478218 : ;; value register (top of stack).</span>
<span class="lineNum">     253 </span>            : (define_constraint &quot;G&quot;
<span class="lineNum">     254 </span>            :   &quot;Standard 80387 floating point constant.&quot;
<span class="lineNum">     255 </span>            :   (and (match_code &quot;const_double&quot;)
<span class="lineNum">     256 </span><span class="lineCov">     821551 :        (match_test &quot;standard_80387_constant_p (op) &gt; 0&quot;)))</span>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<span class="lineNum">     258 </span>            : ;; This can theoretically be any mode's CONST0_RTX.
<span class="lineNum">     259 </span><span class="lineCov">  180408013 : (define_constraint &quot;C&quot;</span>
<span class="lineNum">     260 </span>            :   &quot;SSE constant zero operand.&quot;
<span class="lineNum">     261 </span><span class="lineCov">  541128683 :   (and (match_test &quot;TARGET_SSE&quot;)</span>
<span class="lineNum">     262 </span><span class="lineCov">  180408013 :        (ior (match_test &quot;op == const0_rtx&quot;)</span>
<a name="263"><span class="lineNum">     263 </span>            :             (match_operand 0 &quot;const0_operand&quot;))))</a>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineCov">  446343244 : ;; Constant-or-symbol-reference constraints.</span>
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span><span class="lineCov">  446343244 : (define_constraint &quot;e&quot;</span>
<span class="lineNum">     268 </span><span class="lineCov">  446343244 :   &quot;32-bit signed integer constant, or a symbolic reference known</span>
<a name="269"><span class="lineNum">     269 </span>            :    to fit that range (for immediate operands in sign-extending x86-64</a>
<span class="lineNum">     270 </span>            :    instructions).&quot;
<span class="lineNum">     271 </span><span class="lineCov">     242524 :   (match_operand 0 &quot;x86_64_immediate_operand&quot;))</span>
<span class="lineNum">     272 </span>            : 
<span class="lineNum">     273 </span><span class="lineCov">     242524 : ;; We use W prefix to denote any number of</span>
<span class="lineNum">     274 </span><span class="lineCov">     242524 : ;; constant-or-symbol-reference constraints</span>
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span>            : (define_constraint &quot;We&quot;
<span class="lineNum">     277 </span>            :   &quot;32-bit signed integer constant, or a symbolic reference known
<span class="lineNum">     278 </span>            :    to fit that range (for sign-extending conversion operations that
<span class="lineNum">     279 </span>            :    require non-VOIDmode immediate operands).&quot;
<span class="lineNum">     280 </span>            :   (and (match_operand 0 &quot;x86_64_immediate_operand&quot;)
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :        (match_test &quot;GET_MODE (op) != VOIDmode&quot;)))</span>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<span class="lineNum">     283 </span>            : (define_constraint &quot;Wz&quot;
<span class="lineNum">     284 </span><span class="lineCov">     774419 :   &quot;32-bit unsigned integer constant, or a symbolic reference known</span>
<span class="lineNum">     285 </span>            :    to fit that range (for zero-extending conversion operations that
<span class="lineNum">     286 </span><span class="lineCov">     774419 :    require non-VOIDmode immediate operands).&quot;</span>
<span class="lineNum">     287 </span><span class="lineCov">     774419 :   (and (match_operand 0 &quot;x86_64_zext_immediate_operand&quot;)</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :        (match_test &quot;GET_MODE (op) != VOIDmode&quot;)))</span>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<span class="lineNum">     290 </span>            : (define_constraint &quot;Wd&quot;
<span class="lineNum">     291 </span><span class="lineCov">     164759 :   &quot;128-bit integer constant where both the high and low 64-bit word</span>
<span class="lineNum">     292 </span>            :    of it satisfies the e constraint.&quot;
<span class="lineNum">     293 </span><span class="lineCov">     164759 :   (match_operand 0 &quot;x86_64_hilo_int_operand&quot;))</span>
<span class="lineNum">     294 </span><span class="lineCov">     164759 : </span>
<a name="295"><span class="lineNum">     295 </span>            : (define_constraint &quot;Wf&quot;</a>
<span class="lineNum">     296 </span>            :   &quot;32-bit signed integer constant zero extended from word size
<span class="lineNum">     297 </span><span class="lineCov">       2150 :    to double word size.&quot;</span>
<span class="lineNum">     298 </span>            :   (match_operand 0 &quot;x86_64_dwzext_immediate_operand&quot;))
<span class="lineNum">     299 </span><span class="lineCov">       2150 : </span>
<span class="lineNum">     300 </span><span class="lineCov">       2150 : (define_constraint &quot;Z&quot;</span>
<a name="301"><span class="lineNum">     301 </span>            :   &quot;32-bit unsigned integer constant, or a symbolic reference known</a>
<span class="lineNum">     302 </span>            :    to fit that range (for immediate operands in zero-extending x86-64
<span class="lineNum">     303 </span><span class="lineCov">  209644329 :    instructions).&quot;</span>
<span class="lineNum">     304 </span>            :   (match_operand 0 &quot;x86_64_zext_immediate_operand&quot;))
<span class="lineNum">     305 </span><span class="lineCov">  209653631 : </span>
<span class="lineNum">     306 </span><span class="lineCov">  209653631 : ;; T prefix is used for different address constraints</span>
<a name="307"><span class="lineNum">     307 </span>            : ;;   v - VSIB address</a>
<span class="lineNum">     308 </span>            : ;;   s - address with no segment register
<span class="lineNum">     309 </span><span class="lineCov">      15011 : ;;   i - address with no index and no rip</span>
<span class="lineNum">     310 </span>            : ;;   b - address with no base and no rip
<span class="lineNum">     311 </span><span class="lineCov">      15011 : </span>
<span class="lineNum">     312 </span><span class="lineCov">      15011 : (define_address_constraint &quot;Tv&quot;</span>
<a name="313"><span class="lineNum">     313 </span>            :   &quot;VSIB address operand&quot;</a>
<span class="lineNum">     314 </span>            :   (match_operand 0 &quot;vsib_address_operand&quot;))
<span class="lineNum">     315 </span><span class="lineCov">   19768951 : </span>
<span class="lineNum">     316 </span>            : (define_address_constraint &quot;Ts&quot;
<span class="lineNum">     317 </span><span class="lineCov">   19768951 :   &quot;Address operand without segment register&quot;</span>
<span class="lineNum">     318 </span><span class="lineCov">   19768951 :   (match_operand 0 &quot;address_no_seg_operand&quot;))</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
