# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab1 {C:/Users/Anna/Documents/ee_371/ee_371/lab1/car_detection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:35 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab1" C:/Users/Anna/Documents/ee_371/ee_371/lab1/car_detection.sv 
# -- Compiling module car_detection
# -- Compiling module car_detection_tb
# 
# Top level modules:
# 	car_detection_tb
# End time: 15:39:35 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.car_detection_tb
# vsim work.car_detection_tb 
# Start time: 15:39:41 on Sep 29,2023
# Loading sv_std.std
# Loading work.car_detection_tb
# Loading work.car_detection
add wave -position end  sim:/car_detection_tb/dut/clk
add wave -position end  sim:/car_detection_tb/dut/outer
add wave -position end  sim:/car_detection_tb/dut/inner
add wave -position end  sim:/car_detection_tb/dut/ps
add wave -position end  sim:/car_detection_tb/dut/ns
add wave -position end  sim:/car_detection_tb/dut/enter
add wave -position end  sim:/car_detection_tb/dut/exit
run -all
# ** Note: $stop    : C:/Users/Anna/Documents/ee_371/ee_371/lab1/car_detection.sv(115)
#    Time: 6850 ps  Iteration: 1  Instance: /car_detection_tb
# Break in Module car_detection_tb at C:/Users/Anna/Documents/ee_371/ee_371/lab1/car_detection.sv line 115
# End time: 15:41:40 on Sep 29,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
