Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 11 23:09:15 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTDM_timing_summary_routed.rpt -pb SevenSegmentTDM_timing_summary_routed.pb -rpx SevenSegmentTDM_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTDM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.660        0.000                      0                   20        0.167        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.660        0.000                      0                   20        0.167        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cd/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 r  cd/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    cd/counter_reg[16]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cd/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.390 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.390    cd/counter_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cd/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.370 r  cd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.370    cd/counter_reg[16]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.357 r  cd/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[12]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.349 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.349    cd/counter_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.273 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.273    cd/counter_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    cd/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.253 r  cd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.253    cd/counter_reg[12]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.240 r  cd/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.240    cd/counter_reg[8]_i_1_n_6
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.232 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.232    cd/counter_reg[8]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.563     5.084    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    cd/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    cd/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    cd/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.156 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.156    cd/counter_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.444    14.785    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.062     1.671    cd/counter_reg[18]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.716 r  cd/cout_i_1__2/O
                         net (fo=1, routed)           0.000     1.716    cd/cout_i_1__2_n_0
    SLICE_X35Y46         FDRE                                         r  cd/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X35Y46         FDRE                                         r  cd/cout_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.549    cd/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    cd/counter_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    cd/counter_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    cd/counter_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.561     1.444    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  cd/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.723    cd/counter_reg_n_0_[2]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  cd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    cd/counter_reg[0]_i_1_n_5
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.957    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.735    cd/counter_reg[18]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    cd/counter_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y46         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    cd/counter_reg[8]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y44         FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    cd/counter_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y45         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  cd/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    cd/counter_reg_n_0_[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  cd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    cd/counter_reg[4]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X34Y43         FDRE                                         r  cd/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.561     1.444    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  cd/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.723    cd/counter_reg_n_0_[2]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.869 r  cd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    cd/counter_reg[0]_i_1_n_4
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.957    cd/clock
    SLICE_X34Y42         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   cd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   cd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   cd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   cd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   cd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   cd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   cd/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   cd/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   cd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   cd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   cd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   cd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.343ns (54.201%)  route 3.670ns (45.799%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           0.956     1.412    ss/Q[0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.564 r  ss/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.714     4.278    LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.735     8.012 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.012    LED[6]
    W7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.343ns (54.725%)  route 3.593ns (45.275%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.881     1.337    ss/Q[2]
    SLICE_X42Y19         LUT4 (Prop_lut4_I3_O)        0.148     1.485 r  ss/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.712     4.197    LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.936 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.936    LED[4]
    U8                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.326ns (55.949%)  route 3.406ns (44.051%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[3]/Q
                         net (fo=7, routed)           1.005     1.461    ss/Q[3]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.146     1.607 r  ss/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.401     4.008    LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724     7.732 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.732    LED[2]
    U5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.084ns (53.603%)  route 3.535ns (46.397%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[3]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[3]/Q
                         net (fo=7, routed)           1.005     1.461    ss/Q[3]
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.585 r  ss/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.531     4.115    LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.620 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.620    LED[1]
    V5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.116ns (54.666%)  route 3.413ns (45.334%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.881     1.337    ss/Q[2]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.461 r  ss/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.532     3.993    LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.529 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.529    LED[3]
    V8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.111ns (54.780%)  route 3.394ns (45.220%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.808     1.264    ss/Q[2]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.388 r  ss/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.586     3.974    LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.505 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.505    LED[0]
    U7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.109ns (54.873%)  route 3.379ns (45.127%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           0.956     1.412    ss/Q[0]
    SLICE_X42Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.536 r  ss/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.423     3.959    LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.489 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.489    LED[5]
    W6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.165ns (60.209%)  route 2.753ns (39.791%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  activating_reg[3]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  activating_reg[3]/Q
                         net (fo=1, routed)           2.753     3.231    activating_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687     6.918 r  activating_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.918    activating[3]
    W4                                                                r  activating[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.148ns (60.138%)  route 2.750ns (39.862%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  activating_reg[1]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  activating_reg[1]/Q
                         net (fo=1, routed)           2.750     3.228    activating_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670     6.898 r  activating_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.898    activating[1]
    U4                                                                r  activating[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activating_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activating[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.021ns (59.088%)  route 2.784ns (40.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  activating_reg[0]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  activating_reg[0]/Q
                         net (fo=1, routed)           2.784     3.302    activating_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.805 r  activating_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.805    activating[0]
    U2                                                                r  activating[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line36/genblk1[1].SP/DB/genblk1[0].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[1].SP/DB/genblk1[1].db/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].db/q_reg/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line36/genblk1[1].SP/DB/genblk1[0].db/q_reg/Q
                         net (fo=3, routed)           0.148     0.276    nolabel_line36/genblk1[1].SP/DB/genblk1[1].db/signal_1
    SLICE_X36Y17         FDRE                                         r  nolabel_line36/genblk1[1].SP/DB/genblk1[1].db/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[2].SP/DB/genblk1[0].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[2].SP/DB/genblk1[1].db/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].db/q_reg/C
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line36/genblk1[2].SP/DB/genblk1[0].db/q_reg/Q
                         net (fo=3, routed)           0.148     0.276    nolabel_line36/genblk1[2].SP/DB/genblk1[1].db/signal_1
    SLICE_X39Y16         FDRE                                         r  nolabel_line36/genblk1[2].SP/DB/genblk1[1].db/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[3].SP/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.091     0.232    nolabel_line36/genblk1[3].SP/DB/genblk1[0].db/signal_2
    SLICE_X30Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  nolabel_line36/genblk1[3].SP/DB/genblk1[0].db/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.277    nolabel_line36/genblk1[3].SP/DB_n_1
    SLICE_X30Y16         FDRE                                         r  nolabel_line36/genblk1[3].SP/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[5].SP/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.091     0.232    nolabel_line36/genblk1[5].SP/DB/genblk1[0].db/signal_2
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  nolabel_line36/genblk1[5].SP/DB/genblk1[0].db/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.277    nolabel_line36/genblk1[5].SP/DB_n_1
    SLICE_X38Y14         FDRE                                         r  nolabel_line36/genblk1[5].SP/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[7].SP/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.091     0.232    nolabel_line36/genblk1[7].SP/DB/genblk1[0].db/signal_2
    SLICE_X34Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  nolabel_line36/genblk1[7].SP/DB/genblk1[0].db/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.277    nolabel_line36/genblk1[7].SP/DB_n_1
    SLICE_X34Y16         FDRE                                         r  nolabel_line36/genblk1[7].SP/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk2[1].bc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk2[1].bc/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE                         0.000     0.000 r  nolabel_line36/genblk2[1].bc/counter_reg[1]/C
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line36/genblk2[1].bc/counter_reg[1]/Q
                         net (fo=7, routed)           0.093     0.234    nolabel_line36/genblk2[1].bc/counter_reg_n_0_[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.279 r  nolabel_line36/genblk2[1].bc/cout_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    nolabel_line36/genblk2[1].bc/cout
    SLICE_X40Y19         FDRE                                         r  nolabel_line36/genblk2[1].bc/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[6].SP/DB/genblk1[0].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[6].SP/Pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].db/q_reg/C
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[6].SP/DB/genblk1[0].db/q_reg/Q
                         net (fo=3, routed)           0.099     0.240    nolabel_line36/genblk1[6].SP/DB/signal_1
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  nolabel_line36/genblk1[6].SP/DB/Q/O
                         net (fo=1, routed)           0.000     0.285    nolabel_line36/genblk1[6].SP/d
    SLICE_X34Y16         FDRE                                         r  nolabel_line36/genblk1[6].SP/Pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[3].SP/Pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[3].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.100     0.241    nolabel_line36/genblk1[3].SP/DB/signal_2
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.286 r  nolabel_line36/genblk1[3].SP/DB/Q/O
                         net (fo=1, routed)           0.000     0.286    nolabel_line36/genblk1[3].SP/d
    SLICE_X30Y16         FDRE                                         r  nolabel_line36/genblk1[3].SP/Pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[5].SP/Pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[5].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.100     0.241    nolabel_line36/genblk1[5].SP/DB/signal_2
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.286 r  nolabel_line36/genblk1[5].SP/DB/Q/O
                         net (fo=1, routed)           0.000     0.286    nolabel_line36/genblk1[5].SP/d
    SLICE_X38Y14         FDRE                                         r  nolabel_line36/genblk1[5].SP/Pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line36/genblk1[7].SP/Pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE                         0.000     0.000 r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/C
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line36/genblk1[7].SP/DB/genblk1[1].db/q_reg/Q
                         net (fo=2, routed)           0.100     0.241    nolabel_line36/genblk1[7].SP/DB/signal_2
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.286 r  nolabel_line36/genblk1[7].SP/DB/Q/O
                         net (fo=1, routed)           0.000     0.286    nolabel_line36/genblk1[7].SP/d
    SLICE_X34Y16         FDRE                                         r  nolabel_line36/genblk1[7].SP/Pulse_reg/D
  -------------------------------------------------------------------    -------------------





