// Seed: 3665331804
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri  id_3
);
endmodule
module module_1 (
    input supply0 id_0
    , id_10,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8
    , id_11
);
  logic [-1 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4
  );
  wire id_13, id_14;
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2
    , id_12,
    output tri id_3,
    input wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output uwire id_10
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_7
  );
  assign modCall_1.id_3 = 0;
  assign id_14 = id_14 ? 1'b0 : -1;
endmodule
