#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62816c2ca490 .scope module, "tb_cdr" "tb_cdr" 2 3;
 .timescale -9 -12;
v0x62816c32e750_0 .net "bit_out", 0 0, L_0x62816c32ef40;  1 drivers
v0x62816c32e810_0 .net "bit_valid", 0 0, L_0x62816c2f5a90;  1 drivers
v0x62816c32e8b0_0 .var "clk_link", 0 0;
v0x62816c32e950_0 .net "locked", 0 0, L_0x62816c32f150;  1 drivers
v0x62816c32e9f0_0 .var "manch_in", 0 0;
v0x62816c32ea90_0 .var "rst_n", 0 0;
E_0x62816c30dc70 .event anyedge, v0x62816c32e010_0;
S_0x62816c2ca620 .scope task, "send_bit" "send_bit" 2 29, 2 29 0, S_0x62816c2ca490;
 .timescale -9 -12;
v0x62816c2f4f30_0 .var "b", 0 0;
TD_tb_cdr.send_bit ;
    %load/vec4 v0x62816c2f4f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c32e9f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c32e9f0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c32e9f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c32e9f0_0, 0, 1;
    %delay 10000, 0;
T_0.1 ;
    %end;
S_0x62816c32d3e0 .scope module, "u_dut" "cdr_4x_oversampling" 2 19, 3 19 0, S_0x62816c2ca490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_link";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "manch_in";
    .port_info 3 /OUTPUT 1 "bit_out";
    .port_info 4 /OUTPUT 1 "bit_valid";
    .port_info 5 /OUTPUT 1 "locked";
P_0x62816c32d5e0 .param/l "STATE_LOCKED" 1 3 99, C4<10>;
P_0x62816c32d620 .param/l "STATE_LOCKING" 1 3 98, C4<01>;
P_0x62816c32d660 .param/l "STATE_UNLOCKED" 1 3 97, C4<00>;
L_0x62816c2f4e10 .functor XOR 1, L_0x62816c32eb60, L_0x62816c32ec60, C4<0>, C4<0>;
L_0x62816c2f5a90 .functor AND 1, L_0x62816c32f150, L_0x62816c32ee20, C4<1>, C4<1>;
v0x62816c2f67b0_0 .net *"_ivl_1", 0 0, L_0x62816c32eb60;  1 drivers
L_0x7b4db17b7060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x62816c32d880_0 .net/2u *"_ivl_14", 1 0, L_0x7b4db17b7060;  1 drivers
v0x62816c32d960_0 .net *"_ivl_3", 0 0, L_0x62816c32ec60;  1 drivers
L_0x7b4db17b7018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62816c32da20_0 .net/2u *"_ivl_6", 1 0, L_0x7b4db17b7018;  1 drivers
v0x62816c32db00_0 .net "at_bit_center", 0 0, L_0x62816c32ee20;  1 drivers
v0x62816c32dc10_0 .net "bit_out", 0 0, L_0x62816c32ef40;  alias, 1 drivers
v0x62816c32dcd0_0 .net "bit_valid", 0 0, L_0x62816c2f5a90;  alias, 1 drivers
v0x62816c32dd90_0 .net "clk_link", 0 0, v0x62816c32e8b0_0;  1 drivers
v0x62816c32de50_0 .var "lock_state", 1 0;
v0x62816c32df30_0 .var "lock_timer", 7 0;
v0x62816c32e010_0 .net "locked", 0 0, L_0x62816c32f150;  alias, 1 drivers
v0x62816c32e0d0_0 .net "manch_in", 0 0, v0x62816c32e9f0_0;  1 drivers
v0x62816c32e190_0 .var/s "phase_quality", 5 0;
v0x62816c32e270_0 .var "phase_sel", 1 0;
v0x62816c32e350_0 .net "rst_n", 0 0, v0x62816c32ea90_0;  1 drivers
v0x62816c32e410_0 .var "sample_cnt", 1 0;
v0x62816c32e4f0_0 .var "sample_shift", 3 0;
v0x62816c32e5d0_0 .net "transition", 0 0, L_0x62816c2f4e10;  1 drivers
E_0x62816c309da0 .event posedge, v0x62816c32dd90_0;
L_0x62816c32eb60 .part v0x62816c32e4f0_0, 1, 1;
L_0x62816c32ec60 .part v0x62816c32e4f0_0, 0, 1;
L_0x62816c32ee20 .cmp/eq 2, v0x62816c32e410_0, L_0x7b4db17b7018;
L_0x62816c32ef40 .part/v v0x62816c32e4f0_0, v0x62816c32e270_0, 1;
L_0x62816c32f150 .cmp/eq 2, v0x62816c32de50_0, L_0x7b4db17b7060;
    .scope S_0x62816c32d3e0;
T_1 ;
    %wait E_0x62816c309da0;
    %load/vec4 v0x62816c32e4f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x62816c32e0d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62816c32e4f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62816c32d3e0;
T_2 ;
    %wait E_0x62816c309da0;
    %load/vec4 v0x62816c32e350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62816c32e190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62816c32dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62816c32e4f0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_2.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x62816c32e4f0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_2.6;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x62816c32e190_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x62816c32e190_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x62816c32e190_0;
    %subi 3, 0, 6;
    %assign/vec4 v0x62816c32e190_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62816c32d3e0;
T_3 ;
    %wait E_0x62816c309da0;
    %load/vec4 v0x62816c32e350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62816c32e270_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62816c32e190_0;
    %pad/s 32;
    %cmpi/s 4294967280, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x62816c32e270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x62816c32e270_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x62816c32e190_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x62816c32e270_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x62816c32e270_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62816c32d3e0;
T_4 ;
    %wait E_0x62816c309da0;
    %load/vec4 v0x62816c32e350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62816c32e410_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x62816c32e410_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x62816c32e410_0, 0;
    %load/vec4 v0x62816c32de50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x62816c32e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x62816c32e410_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x62816c32db00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0x62816c32e5d0_0;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x62816c32df30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
    %load/vec4 v0x62816c32df30_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
T_4.12 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x62816c32db00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x62816c32e5d0_0;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
T_4.14 ;
T_4.10 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x62816c32e5d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x62816c32df30_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x62816c32df30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x62816c32e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62816c32df30_0, 0;
T_4.20 ;
T_4.18 ;
    %load/vec4 v0x62816c32df30_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.22, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62816c32de50_0, 0;
T_4.22 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62816c2ca490;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c32e8b0_0, 0, 1;
T_5.0 ;
    %delay 2500, 0;
    %load/vec4 v0x62816c32e8b0_0;
    %inv;
    %store/vec4 v0x62816c32e8b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x62816c2ca490;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "tb_cdr.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62816c2ca490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c32ea90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c32e9f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c32ea90_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v0x62816c32e950_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x62816c30dc70;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 64 "$display", "CDR Locked" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62816c2f4f30_0, 0, 1;
    %fork TD_tb_cdr.send_bit, S_0x62816c2ca620;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_cdr.v";
    "../cdr_4x_oversampling.v";
