$date
	Sat Aug 01 20:51:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! F $end
$var wire 1 " a3 $end
$var wire 1 # a4 $end
$var wire 1 $ a5 $end
$var wire 1 % a6 $end
$var wire 1 & a7 $end
$var wire 1 ' n0 $end
$var wire 1 ( n1 $end
$var wire 1 ) n2 $end
$var reg 1 * inA $end
$var reg 1 + inB $end
$var reg 1 , inC $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
1'
1&
1%
1$
1#
0"
0!
$end
#1
1!
1"
0)
1,
#2
0!
0#
1)
0(
0,
1+
#3
0$
1#
0)
1,
#4
1)
1&
0%
1(
1$
0'
0,
0+
1*
#5
0&
1%
0)
1,
#6
1!
1)
1&
0(
0,
1+
#7
0)
1,
#8
