Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v" into library work
Parsing module <sign_ext_12_to_32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v" into library work
Parsing module <pc_src_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v" into library work
Parsing module <mux_5x1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v" into library work
Parsing module <mux_4X1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v" into library work
Parsing module <main_alu>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v" into library work
Parsing module <alu_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v" into library work
Parsing module <adder32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v" into library work
Parsing module <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core>.

Elaborating module <pc>.

Elaborating module <sign_ext_12_to_32>.

Elaborating module <control_unit>.

Elaborating module <alu_control>.

Elaborating module <pc_src_control>.

Elaborating module <reg_file>.

Elaborating module <mux_4X1>.

Elaborating module <main_alu>.

Elaborating module <adder32>.

Elaborating module <mux_5x1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v".
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <pc>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v".
    Found 32-bit register for signal <pc_value>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <sign_ext_12_to_32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v".
WARNING:Xst:647 - Input <instruction<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sign_ext_12_to_32> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v".
WARNING:Xst:647 - Input <fun7<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fun7<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <out> created at line 59.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <pc_src_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <pc_src_control> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v".
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
Unit <reg_file> synthesized.

Synthesizing Unit <mux_4X1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 13.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4X1> synthesized.

Synthesizing Unit <main_alu>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v".
    Found 32-bit subtractor for signal <src1[31]_src2[31]_sub_4_OUT> created at line 37.
    Found 32-bit adder for signal <src1[31]_src2[31]_add_2_OUT> created at line 36.
    Found 32-bit shifter logical left for signal <src1[31]_src2[4]_shift_left_5_OUT> created at line 39
    Found 32-bit shifter logical right for signal <src1[31]_src2[4]_shift_right_10_OUT> created at line 42
    Found 32-bit shifter arithmetic right for signal <src1[31]_src2[4]_shift_right_11_OUT> created at line 43
    Found 32-bit 12-to-1 multiplexer for signal <out> created at line 33.
    Found 32-bit comparator greater for signal <src2[31]_src1[31]_LessThan_7_o> created at line 40
    Found 32-bit comparator greater for signal <src1[31]_src2[31]_LessThan_9_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <main_alu> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v".
    Found 32-bit adder for signal <out> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder32> synthesized.

Synthesizing Unit <mux_5x1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v".
    Found 32-bit 7-to-1 multiplexer for signal <out> created at line 14.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5x1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reg_file>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dest_reg>      |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <src1_reg>      |          |
    |     doB            | connected to signal <src1_reg_value> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dest_reg>      |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <src2_reg>      |          |
    |     doB            | connected to signal <src2_reg_value> |          |
    -----------------------------------------------------------------------
Unit <reg_file> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pc> ...

Optimizing unit <core> ...

Optimizing unit <main_alu> ...
WARNING:Xst:1710 - FF/Latch <pc_instance/pc_value_0> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1116
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 88
#      LUT3                        : 22
#      LUT4                        : 133
#      LUT5                        : 81
#      LUT6                        : 399
#      MUXCY                       : 171
#      MUXF7                       : 46
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 31
#      FDC                         : 31
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 163
#      IBUF                        : 65
#      OBUF                        : 98

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  18224     0%  
 Number of Slice LUTs:                  801  out of   9112     8%  
    Number used as Logic:               753  out of   9112     8%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    801
   Number with an unused Flip Flop:     770  out of    801    96%  
   Number with an unused LUT:             0  out of    801     0%  
   Number of fully used LUT-FF pairs:    31  out of    801     3%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         164
 Number of bonded IOBs:                 164  out of    232    70%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.219ns (Maximum Frequency: 97.856MHz)
   Minimum input arrival time before clock: 14.593ns
   Maximum output required time after clock: 10.117ns
   Maximum combinational path delay: 14.354ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.219ns (frequency: 97.856MHz)
  Total number of paths / destination ports: 154036 / 95
-------------------------------------------------------------------------
Delay:               10.219ns (Levels of Logic = 9)
  Source:            reg_file_instance/Mram_registers11 (RAM)
  Destination:       pc_instance/pc_value_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg_file_instance/Mram_registers11 to pc_instance/pc_value_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0    12   0.910   0.909  reg_file_instance/Mram_registers11 (mem_data_to_mem_0_OBUF)
     LUT5:I4->O           16   0.205   1.109  alu_src_mux/Mmux_out11_1 (alu_src_mux/Mmux_out11)
     LUT6:I4->O            2   0.203   0.845  main_alu_instance/Sh1091 (main_alu_instance/Sh109)
     LUT6:I3->O            1   0.205   0.580  main_alu_instance/Mmux_out11182 (main_alu_instance/Mmux_out11181)
     LUT6:I5->O            1   0.205   0.580  main_alu_instance/Mmux_out11183 (main_alu_instance/Mmux_out11183)
     LUT6:I5->O            4   0.205   0.912  main_alu_instance/Mmux_out11186 (mem_address_17_OBUF)
     LUT3:I0->O            1   0.205   0.580  main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>5_SW0_SW0_SW0_SW0 (N183)
     LUT6:I5->O            2   0.205   0.845  main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>6 (main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>5)
     LUT6:I3->O           16   0.205   1.005  pc_src_control_instance/Mmux_pc_control1 (pc_src_control<0>)
     LUT6:I5->O            1   0.205   0.000  pc_mux/Mmux_out101 (pc_in_add<18>)
     FDC:D                     0.102          pc_instance/pc_value_18
    ----------------------------------------
    Total                     10.219ns (2.855ns logic, 7.364ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1734658 / 230
-------------------------------------------------------------------------
Offset:              14.593ns (Levels of Logic = 12)
  Source:            instruction<0> (PAD)
  Destination:       pc_instance/pc_value_30 (FF)
  Destination Clock: clk rising

  Data Path: instruction<0> to pc_instance/pc_value_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  instruction_0_IBUF (instruction_0_IBUF)
     LUT3:I0->O            9   0.205   1.174  control_unit_instance/_n002621 (control_unit_instance/_n00262)
     LUT5:I0->O          120   0.203   2.158  control_unit_instance/_n00261 (alu_src_control<0>)
     LUT4:I1->O            1   0.205   0.924  alu_src_mux/Mmux_out11_SW2 (N57)
     LUT5:I0->O            3   0.203   0.879  main_alu_instance/Sh21911 (main_alu_instance/Sh2191)
     LUT5:I2->O            3   0.205   0.879  main_alu_instance/Mmux_out111821_SW0 (N122)
     LUT5:I2->O            2   0.205   0.721  main_alu_instance/Mmux_out111821 (main_alu_instance/Mmux_out11182)
     LUT6:I4->O            4   0.203   0.912  main_alu_instance/Mmux_out11186 (mem_address_17_OBUF)
     LUT3:I0->O            1   0.205   0.580  main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>5_SW0_SW0_SW0_SW0 (N183)
     LUT6:I5->O            2   0.205   0.845  main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>6 (main_alu_instance/operation[3]_GND_9_o_equal_16_o<31>5)
     LUT6:I3->O           16   0.205   1.005  pc_src_control_instance/Mmux_pc_control1 (pc_src_control<0>)
     LUT6:I5->O            1   0.205   0.000  pc_mux/Mmux_out101 (pc_in_add<18>)
     FDC:D                     0.102          pc_instance/pc_value_18
    ----------------------------------------
    Total                     14.593ns (3.573ns logic, 11.020ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4487 / 95
-------------------------------------------------------------------------
Offset:              10.117ns (Levels of Logic = 8)
  Source:            reg_file_instance/Mram_registers11 (RAM)
  Destination:       mem_address<0> (PAD)
  Source Clock:      clk rising

  Data Path: reg_file_instance/Mram_registers11 to mem_address<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0    12   0.910   0.909  reg_file_instance/Mram_registers11 (mem_data_to_mem_0_OBUF)
     LUT5:I4->O           16   0.205   1.109  alu_src_mux/Mmux_out11_1 (alu_src_mux/Mmux_out11)
     LUT6:I4->O            4   0.203   0.684  main_alu_instance/Sh161 (main_alu_instance/Sh16)
     LUT6:I5->O            2   0.205   0.617  main_alu_instance/Mmux_out11211 (main_alu_instance/Mmux_out1126)
     LUT6:I5->O            1   0.205   0.000  main_alu_instance/Mmux_out11214_G (N277)
     MUXF7:I1->O           2   0.140   0.617  main_alu_instance/Mmux_out11214 (main_alu_instance/Mmux_out1129)
     LUT6:I5->O            1   0.205   0.684  main_alu_instance/Mmux_out11215_SW1 (N161)
     LUT5:I3->O            3   0.203   0.650  main_alu_instance/Mmux_out11216 (mem_address_0_OBUF)
     OBUF:I->O                 2.571          mem_address_0_OBUF (mem_address<0>)
    ----------------------------------------
    Total                     10.117ns (4.847ns logic, 5.270ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50871 / 36
-------------------------------------------------------------------------
Delay:               14.354ns (Levels of Logic = 12)
  Source:            instruction<0> (PAD)
  Destination:       mem_address<0> (PAD)

  Data Path: instruction<0> to mem_address<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  instruction_0_IBUF (instruction_0_IBUF)
     LUT3:I0->O            9   0.205   1.174  control_unit_instance/_n002621 (control_unit_instance/_n00262)
     LUT5:I0->O          120   0.203   2.158  control_unit_instance/_n00261 (alu_src_control<0>)
     LUT4:I1->O            5   0.205   1.059  alu_src_mux/Mmux_out121_SW2 (N143)
     LUT5:I0->O            3   0.203   0.651  main_alu_instance/Sh19611 (main_alu_instance/Sh1961)
     LUT5:I4->O            1   0.205   0.000  main_alu_instance/Sh22411_F (N286)
     MUXF7:I0->O           2   0.131   0.721  main_alu_instance/Sh22411 (main_alu_instance/Sh2241)
     LUT6:I4->O            1   0.203   0.000  main_alu_instance/Mmux_out11214_G (N277)
     MUXF7:I1->O           2   0.140   0.617  main_alu_instance/Mmux_out11214 (main_alu_instance/Mmux_out1129)
     LUT6:I5->O            1   0.205   0.684  main_alu_instance/Mmux_out11215_SW1 (N161)
     LUT5:I3->O            3   0.203   0.650  main_alu_instance/Mmux_out11216 (mem_address_0_OBUF)
     OBUF:I->O                 2.571          mem_address_0_OBUF (mem_address<0>)
    ----------------------------------------
    Total                     14.354ns (5.696ns logic, 8.658ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.219|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.59 secs
 
--> 

Total memory usage is 4513136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

