$date
	Fri Jun 23 03:55:08 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench_reset $end
$var wire 16 ! Alert [15:0] $end
$var wire 8 " REC_B_COUNT [7:0] $end
$var wire 8 # REC_DET [7:0] $end
$var wire 8 $ TRANS [7:0] $end
$var wire 1 % cableR $end
$var wire 1 & clock $end
$var wire 1 ' hardR $end
$var wire 1 ( reset $end
$var wire 1 ) stop $end
$scope module p_reset $end
$var wire 16 * ALERT [15:0] $end
$var wire 1 & CLK $end
$var wire 1 ) PHY_Stop_Attempting_Reset $end
$var wire 8 + RECEIVE_BYTE_COUNT [7:0] $end
$var wire 8 , RECEIVE_DETECT [7:0] $end
$var wire 8 - TRANSMIT [7:0] $end
$var reg 1 . cableReset $end
$var reg 1 / hardReset $end
$var reg 1 0 reset $end
$scope module c1 $end
$var reg 1 1 reloj $end
$upscope $end
$upscope $end
$scope module maquinita_reset $end
$var wire 1 & CLK $end
$var wire 1 2 PHY_reset $end
$var wire 1 % cableReset $end
$var wire 1 ' hardReset $end
$var wire 10 3 nanos [9:0] $end
$var wire 1 ( reset $end
$var reg 16 4 ALERT [15:0] $end
$var reg 1 5 PHY_Stop_Attempting_Reset $end
$var reg 8 6 RECEIVE_BYTE_COUNT [7:0] $end
$var reg 8 7 RECEIVE_DETECT [7:0] $end
$var reg 8 8 TRANSMIT [7:0] $end
$var reg 7 9 nxtState [6:0] $end
$var reg 16 : nxt_ALERT [15:0] $end
$var reg 1 ; nxt_PHY_Stop_Attempting_Reset $end
$var reg 8 < nxt_RECEIVE_BYTE_COUNT [7:0] $end
$var reg 8 = nxt_RECEIVE_DETECT [7:0] $end
$var reg 8 > nxt_TRANSMIT [7:0] $end
$var reg 1 ? nxt_timer_Reset $end
$var reg 7 @ state [6:0] $end
$var integer 32 A timeLapse [31:0] $end
$var reg 1 B timer_Reset $end
$scope module t1 $end
$var wire 1 & CLK $end
$var wire 1 C reset $end
$var reg 10 D micros [9:0] $end
$var reg 10 E milis [9:0] $end
$var reg 10 F nanos [9:0] $end
$var reg 10 G segs [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx G
bx F
bx E
bx D
xC
xB
b1010 A
bx @
x?
bx >
bx =
bx <
x;
bx :
bx 9
bx 8
bx 7
bx 6
x5
bx 4
bx 3
02
01
10
0/
0.
bx -
bx ,
bx +
bx *
x)
1(
0'
0&
0%
bx $
bx #
bx "
bx !
$end
#1
1?
b0 <
b0 =
b0 :
b0 >
0;
b10 9
b0 E
1B
1C
b0 6
b0 "
b0 +
b0 7
b0 #
b0 ,
b0 4
b0 !
b0 *
b0 8
b0 $
b0 -
05
0)
b1 @
11
1&
#2
b10 9
b0 G
b0 D
b0 F
b0 3
01
0&
00
0(
#3
b100 9
b10 @
11
1&
#4
01
0&
#5
0B
0C
b100 @
11
1&
#6
0?
b1 F
b1 3
01
0&
#7
b10 F
b10 3
11
1&
#8
b11 F
b11 3
01
0&
#9
b100 F
b100 3
11
1&
#10
b101 F
b101 3
01
0&
#11
b110 F
b110 3
11
1&
#12
b111 F
b111 3
01
0&
#13
b1000 F
b1000 3
11
1&
#14
b1001 F
b1001 3
01
0&
#15
b10000 9
b1010 F
b1010 3
11
1&
#16
b10000 9
b1011 F
b1011 3
01
0&
#17
1?
1;
15
1)
b100000 9
1B
1C
b1100 F
b1100 3
b10000 @
11
1&
#18
b100000 9
b0 F
b0 3
01
0&
#19
b10 9
b10000 :
b100000 @
11
1&
#20
01
0&
#21
b100 9
b10000 4
b10000 !
b10000 *
b10 @
11
1&
#22
b100 9
12
1.
1%
01
0&
#23
b1000 9
b1 <
b0 >
0B
0C
b100 @
11
1&
#24
0?
b1 <
b1000 9
b0 >
b1 F
b1 3
01
0&
#25
b100000 9
1B
1C
b10 F
b10 3
b1 6
b1 "
b1 +
b1000 @
11
1&
#26
1?
b100000 9
b0 F
b0 3
01
0&
#27
b10 9
b1010000 :
b100000 @
11
1&
#28
01
0&
#29
b100 9
b1010000 4
b1010000 !
b1010000 *
b10 @
11
1&
#30
01
0&
#31
b1000 9
b0 >
0B
0C
b100 @
11
1&
#32
0?
b1000 9
b0 >
b1 F
b1 3
01
0&
