Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Dec  5 08:27:44 2018
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.457        0.000                      0                   79        0.201        0.000                      0                   79        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.457        0.000                      0                   69        0.201        0.000                      0                   69        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.480        0.000                      0                   10        0.952        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.760ns (24.297%)  route 2.368ns (75.703%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.664     8.218    MULT/SLAVE/USR_A/NS
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y9          FDRE (Setup_fdre_C_CE)      -0.407    14.675    MULT/SLAVE/USR_A/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.760ns (24.297%)  route 2.368ns (75.703%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.664     8.218    MULT/SLAVE/USR_A/NS
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y9          FDRE (Setup_fdre_C_CE)      -0.407    14.675    MULT/SLAVE/USR_A/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.760ns (24.297%)  route 2.368ns (75.703%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.664     8.218    MULT/SLAVE/USR_A/NS
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y9          FDRE (Setup_fdre_C_CE)      -0.407    14.675    MULT/SLAVE/USR_A/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.760ns (24.297%)  route 2.368ns (75.703%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.664     8.218    MULT/SLAVE/USR_A/NS
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y9          FDRE (Setup_fdre_C_CE)      -0.407    14.675    MULT/SLAVE/USR_A/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_B/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.760ns (24.692%)  route 2.318ns (75.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.614     8.168    MULT/SLAVE/USR_B/NS
    SLICE_X57Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[4]/C
                         clock pessimism              0.276    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y9          FDRE (Setup_fdre_C_CE)      -0.407    14.626    MULT/SLAVE/USR_B/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_B/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.760ns (24.692%)  route 2.318ns (75.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.614     8.168    MULT/SLAVE/USR_B/NS
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y9          FDRE (Setup_fdre_C_CE)      -0.371    14.684    MULT/SLAVE/USR_B/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_B/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.760ns (24.692%)  route 2.318ns (75.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.614     8.168    MULT/SLAVE/USR_B/NS
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[1]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y9          FDRE (Setup_fdre_C_CE)      -0.371    14.684    MULT/SLAVE/USR_B/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_B/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.760ns (24.692%)  route 2.318ns (75.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.614     8.168    MULT/SLAVE/USR_B/NS
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[2]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y9          FDRE (Setup_fdre_C_CE)      -0.371    14.684    MULT/SLAVE/USR_B/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_B/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.760ns (24.692%)  route 2.318ns (75.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.614     8.168    MULT/SLAVE/USR_B/NS
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.792    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[3]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y9          FDRE (Setup_fdre_C_CE)      -0.371    14.684    MULT/SLAVE/USR_B/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 MULT/SLAVE/USR_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.760ns (25.037%)  route 2.275ns (74.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.090    MULT/SLAVE/USR_B/CLK_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  MULT/SLAVE/USR_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  MULT/SLAVE/USR_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.818     6.427    MULT/SLAVE/USR_B/Q[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  MULT/SLAVE/USR_B/data_out[4]_i_3/O
                         net (fo=12, routed)          0.886     7.436    MULT/FSM/PS_reg_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.118     7.554 r  MULT/FSM/data_out[4]_i_1__0/O
                         net (fo=15, routed)          0.572     8.126    MULT/SLAVE/USR_A/NS
    SLICE_X59Y7          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_CE)      -0.407    14.676    MULT/SLAVE/USR_A/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.249ns (77.963%)  route 0.070ns (22.037%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MULT/SLAVE/USR_A/data_out_reg[3]/Q
                         net (fo=2, routed)           0.070     1.688    MULT/SLAVE/MY_REG/data_out_reg[9]_7[3]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  MULT/SLAVE/MY_REG/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.733    MULT/SLAVE/add/data_out_reg[3][3]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.796 r  MULT/SLAVE/add/sum0_carry/O[3]
                         net (fo=1, routed)           0.000     1.796    MULT/SLAVE/MY_REG/D[3]
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[3]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y8          FDCE (Hold_fdce_C_D)         0.105     1.594    MULT/SLAVE/MY_REG/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MULT/SLAVE/USR_A/data_out_reg[5]/Q
                         net (fo=3, routed)           0.125     1.742    MULT/SLAVE/USR_A/data_out_reg[4]_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  MULT/SLAVE/USR_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    MULT/SLAVE/USR_A/p_1_in[4]
    SLICE_X59Y8          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     1.584    MULT/SLAVE/USR_A/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  MULT/SLAVE/USR_A/data_out_reg[7]/Q
                         net (fo=3, routed)           0.100     1.704    MULT/SLAVE/USR_A/data_out_reg[8]_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.104     1.808 r  MULT/SLAVE/USR_A/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.808    MULT/SLAVE/USR_A/data_out[8]_i_2_n_0
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[8]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.107     1.583    MULT/SLAVE/USR_A/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  MULT/SLAVE/USR_A/data_out_reg[7]/Q
                         net (fo=3, routed)           0.100     1.704    MULT/SLAVE/USR_A/data_out_reg[8]_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.098     1.802 r  MULT/SLAVE/USR_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    MULT/SLAVE/USR_A/data_out[6]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.092     1.568    MULT/SLAVE/USR_A/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/USR_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.230ns (66.218%)  route 0.117ns (33.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  MULT/SLAVE/USR_A/data_out_reg[8]/Q
                         net (fo=3, routed)           0.117     1.721    MULT/SLAVE/USR_A/data_out_reg[9]_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.102     1.823 r  MULT/SLAVE/USR_A/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    MULT/SLAVE/USR_A/data_out[7]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.107     1.583    MULT/SLAVE/USR_A/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MULT/SLAVE/USR_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/USR_A/CLK_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  MULT/SLAVE/USR_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MULT/SLAVE/USR_A/data_out_reg[0]/Q
                         net (fo=2, routed)           0.109     1.726    MULT/SLAVE/MY_REG/data_out_reg[9]_7[0]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.771 r  MULT/SLAVE/MY_REG/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.771    MULT/SLAVE/add/data_out_reg[3][0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.841 r  MULT/SLAVE/add/sum0_carry/O[0]
                         net (fo=1, routed)           0.000     1.841    MULT/SLAVE/MY_REG/D[0]
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[0]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y8          FDCE (Hold_fdce_C_D)         0.105     1.594    MULT/SLAVE/MY_REG/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MULT/SLAVE/MY_REG/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MULT/SLAVE/MY_REG/data_out_reg[0]/Q
                         net (fo=3, routed)           0.091     1.708    MULT/SLAVE/add/Q[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.832 r  MULT/SLAVE/add/sum0_carry/O[1]
                         net (fo=1, routed)           0.000     1.832    MULT/SLAVE/MY_REG/D[1]
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y8          FDCE (Hold_fdce_C_D)         0.105     1.581    MULT/SLAVE/MY_REG/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    display/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  display/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    display/CLK_DIV/count_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  display/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    display/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  display/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    display/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  display/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    display/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    display/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  display/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    display/CLK_DIV/count_reg_n_0_[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  display/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    display/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    display/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  display/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    display/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MULT/SLAVE/MY_REG/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MULT/SLAVE/MY_REG/data_out_reg[8]/Q
                         net (fo=16, routed)          0.101     1.717    MULT/SLAVE/add/Q[8]
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.841 r  MULT/SLAVE/add/sum0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.841    MULT/SLAVE/MY_REG/D[9]
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.989    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.105     1.580    MULT/SLAVE/MY_REG/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    MULT/FSM/PS_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    MULT/SLAVE/MY_REG/data_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    MULT/SLAVE/MY_REG/data_out_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   MULT/SLAVE/MY_REG/data_out_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   MULT/SLAVE/MY_REG/data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    MULT/SLAVE/USR_B/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    MULT/SLAVE/USR_B/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    MULT/SLAVE/USR_B/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    MULT/SLAVE/USR_B/data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   display/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display/CLK_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display/CLK_DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display/CLK_DIV/count_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.642ns (20.668%)  route 2.464ns (79.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.246     8.198    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    MULT/SLAVE/MY_REG/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.642ns (20.668%)  route 2.464ns (79.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.246     8.198    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    MULT/SLAVE/MY_REG/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.642ns (20.668%)  route 2.464ns (79.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.246     8.198    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    MULT/SLAVE/MY_REG/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.642ns (20.668%)  route 2.464ns (79.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.246     8.198    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    MULT/SLAVE/MY_REG/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.650%)  route 2.323ns (78.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.105     8.057    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.650%)  route 2.323ns (78.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.105     8.057    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.650%)  route 2.323ns (78.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.105     8.057    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.642ns (21.650%)  route 2.323ns (78.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          1.105     8.057    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.719%)  route 1.761ns (73.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.542     7.494    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y10         FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.719%)  route 1.761ns (73.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          1.218     6.828    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.542     7.494    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y10         FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[9]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    MULT/SLAVE/MY_REG/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.209ns (22.698%)  route 0.712ns (77.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.189     2.371    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y10         FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.989    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[8]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X58Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    MULT/SLAVE/MY_REG/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.209ns (22.698%)  route 0.712ns (77.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.189     2.371    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y10         FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.989    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[9]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X58Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    MULT/SLAVE/MY_REG/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.517%)  route 1.056ns (83.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.534     2.715    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[4]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.517%)  route 1.056ns (83.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.534     2.715    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[5]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.517%)  route 1.056ns (83.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.534     2.715    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[6]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.517%)  route 1.056ns (83.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.534     2.715    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y9          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[7]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.209ns (15.842%)  route 1.110ns (84.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.588     2.769    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.209ns (15.842%)  route 1.110ns (84.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.588     2.769    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.209ns (15.842%)  route 1.110ns (84.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.588     2.769    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 MULT/FSM/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MULT/SLAVE/MY_REG/data_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.209ns (15.842%)  route 1.110ns (84.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MULT/FSM/CLK_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  MULT/FSM/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MULT/FSM/PS_reg/Q
                         net (fo=15, routed)          0.522     2.136    MULT/FSM/PS
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.181 f  MULT/FSM/data_out[9]_i_2/O
                         net (fo=10, routed)          0.588     2.769    MULT/SLAVE/MY_REG/AR[0]
    SLICE_X58Y8          FDCE                                         f  MULT/SLAVE/MY_REG/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    MULT/SLAVE/MY_REG/CLK_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  MULT/SLAVE/MY_REG/data_out_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    MULT/SLAVE/MY_REG/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  1.349    





