{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240301554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240301554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:05:01 2021 " "Processing started: Thu Feb 25 17:05:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240301554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240301554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240301554 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240302167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/easy_charlcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/easy_charlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 easy_charlcd " "Found entity 1: easy_charlcd" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1614240302479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1614240302479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "easy_charlcd " "Elaborating entity \"easy_charlcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1614240302526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_i easy_charlcd.v(99) " "Verilog HDL or VHDL warning at easy_charlcd.v(99): object \"reg_i\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_j easy_charlcd.v(100) " "Verilog HDL or VHDL warning at easy_charlcd.v(100): object \"reg_j\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 easy_charlcd.v(156) " "Verilog HDL assignment warning at easy_charlcd.v(156): truncated value with size 32 to match size of target (24)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 easy_charlcd.v(163) " "Verilog HDL assignment warning at easy_charlcd.v(163): truncated value with size 32 to match size of target (16)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetn easy_charlcd.v(234) " "Verilog HDL Always Construct warning at easy_charlcd.v(234): variable \"resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_pwron easy_charlcd.v(239) " "Verilog HDL Always Construct warning at easy_charlcd.v(239): variable \"mode_pwron\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_fnset easy_charlcd.v(240) " "Verilog HDL Always Construct warning at easy_charlcd.v(240): variable \"mode_fnset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_onoff easy_charlcd.v(241) " "Verilog HDL Always Construct warning at easy_charlcd.v(241): variable \"mode_onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr1 easy_charlcd.v(242) " "Verilog HDL Always Construct warning at easy_charlcd.v(242): variable \"mode_entr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr2 easy_charlcd.v(243) " "Verilog HDL Always Construct warning at easy_charlcd.v(243): variable \"mode_entr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr3 easy_charlcd.v(244) " "Verilog HDL Always Construct warning at easy_charlcd.v(244): variable \"mode_entr3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta1 easy_charlcd.v(245) " "Verilog HDL Always Construct warning at easy_charlcd.v(245): variable \"mode_seta1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr1st easy_charlcd.v(246) " "Verilog HDL Always Construct warning at easy_charlcd.v(246): variable \"mode_wr1st\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(249) " "Verilog HDL Always Construct warning at easy_charlcd.v(249): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(250) " "Verilog HDL Always Construct warning at easy_charlcd.v(250): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(251) " "Verilog HDL Always Construct warning at easy_charlcd.v(251): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(252) " "Verilog HDL Always Construct warning at easy_charlcd.v(252): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(253) " "Verilog HDL Always Construct warning at easy_charlcd.v(253): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(254) " "Verilog HDL Always Construct warning at easy_charlcd.v(254): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(255) " "Verilog HDL Always Construct warning at easy_charlcd.v(255): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(256) " "Verilog HDL Always Construct warning at easy_charlcd.v(256): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(257) " "Verilog HDL Always Construct warning at easy_charlcd.v(257): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302526 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(258) " "Verilog HDL Always Construct warning at easy_charlcd.v(258): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(259) " "Verilog HDL Always Construct warning at easy_charlcd.v(259): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(260) " "Verilog HDL Always Construct warning at easy_charlcd.v(260): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(261) " "Verilog HDL Always Construct warning at easy_charlcd.v(261): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(262) " "Verilog HDL Always Construct warning at easy_charlcd.v(262): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(263) " "Verilog HDL Always Construct warning at easy_charlcd.v(263): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(264) " "Verilog HDL Always Construct warning at easy_charlcd.v(264): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(248) " "Verilog HDL Case Statement warning at easy_charlcd.v(248): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 248 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta2 easy_charlcd.v(268) " "Verilog HDL Always Construct warning at easy_charlcd.v(268): variable \"mode_seta2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr2nd easy_charlcd.v(269) " "Verilog HDL Always Construct warning at easy_charlcd.v(269): variable \"mode_wr2nd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(272) " "Verilog HDL Always Construct warning at easy_charlcd.v(272): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(273) " "Verilog HDL Always Construct warning at easy_charlcd.v(273): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(274) " "Verilog HDL Always Construct warning at easy_charlcd.v(274): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(275) " "Verilog HDL Always Construct warning at easy_charlcd.v(275): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(276) " "Verilog HDL Always Construct warning at easy_charlcd.v(276): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(277) " "Verilog HDL Always Construct warning at easy_charlcd.v(277): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(278) " "Verilog HDL Always Construct warning at easy_charlcd.v(278): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(279) " "Verilog HDL Always Construct warning at easy_charlcd.v(279): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(280) " "Verilog HDL Always Construct warning at easy_charlcd.v(280): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(281) " "Verilog HDL Always Construct warning at easy_charlcd.v(281): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(282) " "Verilog HDL Always Construct warning at easy_charlcd.v(282): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(283) " "Verilog HDL Always Construct warning at easy_charlcd.v(283): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(284) " "Verilog HDL Always Construct warning at easy_charlcd.v(284): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(285) " "Verilog HDL Always Construct warning at easy_charlcd.v(285): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(286) " "Verilog HDL Always Construct warning at easy_charlcd.v(286): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(287) " "Verilog HDL Always Construct warning at easy_charlcd.v(287): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(271) " "Verilog HDL Case Statement warning at easy_charlcd.v(271): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 271 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_delay easy_charlcd.v(291) " "Verilog HDL Always Construct warning at easy_charlcd.v(291): variable \"mode_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_actcm easy_charlcd.v(292) " "Verilog HDL Always Construct warning at easy_charlcd.v(292): variable \"mode_actcm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_data easy_charlcd.v(232) " "Verilog HDL Always Construct warning at easy_charlcd.v(232): inferring latch(es) for variable \"set_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[0\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[0\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[1\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[1\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[2\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[2\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[3\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[3\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[4\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[4\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[5\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[5\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[6\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[6\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[7\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[7\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[8\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[8\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[9\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[9\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240302542 "|easy_charlcd"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[9\] " "Latch set_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[0\] " "Latch set_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00110 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[1\] " "Latch set_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[2\] " "Latch set_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[3\] " "Latch set_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[4\] " "Latch set_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[5\] " "Latch set_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[6\] " "Latch set_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[7\] " "Latch set_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00111 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00111" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240303308 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240303308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1614240303449 "|easy_charlcd|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1614240303449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1614240303761 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240304003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1614240304097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1614240304097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1614240304238 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1614240304238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1614240304238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1614240304238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240304300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:05:04 2021 " "Processing ended: Thu Feb 25 17:05:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240304300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240304300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240304300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240304300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240305581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240305581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:05:05 2021 " "Processing started: Thu Feb 25 17:05:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240305581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240305581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240305581 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240305691 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "st2soc EP2C50F672C8 " "Selected device EP2C50F672C8 for design \"st2soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1614240305815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1614240305972 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1614240305987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240307332 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1614240307332 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 358 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 359 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240307332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 360 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240307332 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1614240307332 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1614240307457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "st2soc.sdc " "Synopsys Design Constraints File file not found: 'st2soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1614240307457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1614240307457 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~2  from: datac  to: combout " "Cell: WideNor2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1614240307457 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1614240307457 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1614240307457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00001 " "Destination node lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 75 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00010 " "Destination node lcd_mode.00010" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 76 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00011 " "Destination node lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 77 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00100 " "Destination node lcd_mode.00100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00101 " "Destination node lcd_mode.00101" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00110 " "Destination node lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00111 " "Destination node lcd_mode.00111" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01001 " "Destination node lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 104 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01011 " "Destination node lcd_mode.01011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 109 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01100 " "Destination node lcd_mode.01100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 132 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240307472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1614240307472 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1614240307472 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { lcdclk } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } } { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 85 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1614240307472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector35~2  " "Automatically promoted node Selector35~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1614240307472 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 238 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector35~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 216 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1614240307472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1614240307597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1614240307597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1614240307597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1614240307597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240307613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1614240311357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240311529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1614240311545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1614240313993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240313993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1614240314978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y11 X33_Y21 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21"} 23 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1614240317152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1614240317152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240319917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1614240319917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1614240319917 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1614240319933 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240319948 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1614240319948 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1614240320183 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1614240320214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1614240320464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240321763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:05:21 2021 " "Processing ended: Thu Feb 25 17:05:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240321763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240321763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240321763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240321763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240323185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240323185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:05:23 2021 " "Processing started: Thu Feb 25 17:05:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240323185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240323185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240323185 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240325902 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1614240325996 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1614240326105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240327387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:05:27 2021 " "Processing ended: Thu Feb 25 17:05:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240327387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240327387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240327387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240327387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1614240328200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240328996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240329012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:05:28 2021 " "Processing started: Thu Feb 25 17:05:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240329012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240329012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta st2soc -c st2soc " "Command: quartus_sta st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240329012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1614240329137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1614240329512 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240329543 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "st2soc.sdc " "Synopsys Design Constraints File file not found: 'st2soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1614240329574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1614240329574 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcdclk lcdclk " "create_clock -period 1.000 -name lcdclk lcdclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1614240329574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count_lcd\[0\] count_lcd\[0\] " "create_clock -period 1.000 -name count_lcd\[0\] count_lcd\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1614240329574 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1614240329574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~2  from: datac  to: combout " "Cell: WideNor2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1614240329574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1614240329574 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1614240329574 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1614240329590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1614240329621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.699 " "Worst-case setup slack is -6.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.699      -267.435 lcdclk  " "   -6.699      -267.435 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.327       -20.106 count_lcd\[0\]  " "   -3.327       -20.106 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240329637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.212 " "Worst-case hold slack is -7.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.212       -53.599 count_lcd\[0\]  " "   -7.212       -53.599 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.467       -32.935 lcdclk  " "   -2.467       -32.935 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240329653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1614240329653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1614240329668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.676 " "Worst-case minimum pulse width slack is -2.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676      -120.966 count_lcd\[0\]  " "   -2.676      -120.966 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -82.077 lcdclk  " "   -1.941       -82.077 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240329731 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1614240329918 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1614240329918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~2  from: datac  to: combout " "Cell: WideNor2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1614240329934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1614240329934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1614240329934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.401 " "Worst-case setup slack is -1.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401       -51.599 lcdclk  " "   -1.401       -51.599 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595        -3.380 count_lcd\[0\]  " "   -0.595        -3.380 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240329949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.646 " "Worst-case hold slack is -2.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646       -19.284 count_lcd\[0\]  " "   -2.646       -19.284 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499       -21.639 lcdclk  " "   -1.499       -21.639 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240329965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240329965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1614240329981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1614240330121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240330121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240330121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -55.380 lcdclk  " "   -1.380       -55.380 lcdclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240330121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589        -8.128 count_lcd\[0\]  " "   -0.589        -8.128 count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1614240330121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1614240330121 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1614240330278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1614240331418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1614240331418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240331590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:05:31 2021 " "Processing ended: Thu Feb 25 17:05:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240331590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240331590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240331590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240331590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240333184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240333184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:05:33 2021 " "Processing started: Thu Feb 25 17:05:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240333184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240333184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240333184 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240333387 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "st2soc.vo\", \"st2soc_fast.vo st2soc_v.sdo st2soc_v_fast.sdo C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/simulation/modelsim/ simulation " "Generated files \"st2soc.vo\", \"st2soc_fast.vo\", \"st2soc_v.sdo\" and \"st2soc_v_fast.sdo\" in directory \"C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1614240333918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240334028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:05:34 2021 " "Processing ended: Thu Feb 25 17:05:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240334028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240334028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240334028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240334028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240334824 ""}
