<stg><name>layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2></name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %p_read49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read49"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %p_read38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read38"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %p_read27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_21, i6

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %shl_ln728_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read16, i6

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %shl_ln728_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read27, i6

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %shl_ln728_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read38, i6

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %shl_ln728_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read49, i6

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %add_ln703 = add i22 %shl_ln, i22 %shl_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %add_ln703_1 = add i22 %shl_ln728_4, i22 %shl_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %add_ln703_2 = add i22 %shl_ln728_2, i22 %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %add_ln703_3 = add i22 %add_ln703, i22 %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="37" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %sext_ln1118 = sext i22 %add_ln703_3

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %r_V = mul i37 %sext_ln1118, i37

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %mean_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V, i32, i32

]]></Node>
<StgValue><ssdm name="mean_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %sext_ln708 = sext i21 %mean_V

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %data_diff_V_0 = sub i22 %shl_ln, i22 %sext_ln708

]]></Node>
<StgValue><ssdm name="data_diff_V_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="38" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %sext_ln1118_1 = sext i22 %data_diff_V_0

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %mul_ln708 = mul i38 %sext_ln1118_1, i38 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %data_diff_V_1 = sub i22 %shl_ln728_1, i22 %sext_ln708

]]></Node>
<StgValue><ssdm name="data_diff_V_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="38" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %sext_ln1118_2 = sext i22 %data_diff_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %mul_ln708_1 = mul i38 %sext_ln1118_2, i38 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %trunc_ln708_1 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %data_diff_V_2 = sub i22 %shl_ln728_2, i22 %sext_ln708

]]></Node>
<StgValue><ssdm name="data_diff_V_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="38" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %sext_ln1118_3 = sext i22 %data_diff_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %mul_ln708_2 = mul i38 %sext_ln1118_3, i38 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %trunc_ln708_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %data_diff_V_3 = sub i22 %shl_ln728_3, i22 %sext_ln708

]]></Node>
<StgValue><ssdm name="data_diff_V_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %sext_ln1118_4 = sext i22 %data_diff_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:33 %mul_ln708_3 = mul i38 %sext_ln1118_4, i38 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln708_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:34 %trunc_ln708_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %data_diff_V_4 = sub i22 %shl_ln728_4, i22 %sext_ln708

]]></Node>
<StgValue><ssdm name="data_diff_V_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:36 %sext_ln1118_5 = sext i22 %data_diff_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:37 %mul_ln708_4 = mul i38 %sext_ln1118_5, i38 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln708_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %trunc_ln708_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:39 %add_ln703_4 = add i22 %trunc_ln, i22 %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:40 %add_ln703_5 = add i22 %trunc_ln708_4, i22 %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %add_ln703_6 = add i22 %trunc_ln708_2, i22 %add_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:42 %add_ln703_7 = add i22 %add_ln703_4, i22 %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="37" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:43 %sext_ln1118_6 = sext i22 %add_ln703_7

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %r_V_1 = mul i37 %sext_ln1118_6, i37

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:45 %var_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V_1, i32, i32

]]></Node>
<StgValue><ssdm name="var_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:46 %deno_inver_V = call i21 @lookup_invert_sqr<config2>, i21 %var_V, i21 %invert_sqr_table_V

]]></Node>
<StgValue><ssdm name="deno_inver_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:46 %deno_inver_V = call i21 @lookup_invert_sqr<config2>, i21 %var_V, i21 %invert_sqr_table_V

]]></Node>
<StgValue><ssdm name="deno_inver_V"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="36" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:47 %sext_ln1118_7 = sext i22 %data_diff_V_0

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="36" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:48 %sext_ln1118_8 = sext i21 %deno_inver_V

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:49 %mul_ln708_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln708_5"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:50 %trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:51 %sext_ln1118_9 = sext i22 %data_diff_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:52 %mul_ln708_6 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln708_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:53 %trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="36" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:54 %sext_ln1118_10 = sext i22 %data_diff_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:55 %mul_ln708_7 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln708_7"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:57 %sext_ln1118_11 = sext i22 %data_diff_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:58 %mul_ln708_8 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln708_8"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:59 %trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_8, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="36" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:60 %sext_ln1118_12 = sext i22 %data_diff_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:61 %mul_ln708_9 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln708_9"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:62 %trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_9, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:63 %mrv = insertvalue i80, i16 %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:64 %mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:65 %mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:66 %mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:67 %mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi21ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:68 %ret_ln151 = ret i80 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
