
run
-ifn source_files_xst.prj
-ifmt Verilog
-p xc5vlx50t-ff1136-1
-bufg 0
-iobuf no
-top endpoint_blk_plus_v1_14_1_lane
-ofn endpoint_blk_plus_v1_14_1_lane.ngc
-opt_mode SPEED
-opt_level 2
-ofmt NGC
-uc source_xst.xcf
