# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ca_3.srcs/sources_1/new/sr.vhd" \
"../../../../ca_3.srcs/sim_1/new/sr_tb.vhd" \

# Do not sort compile order
nosort
