AArch64 A118
(* CBZ instruction *)

 { 0:X0=0; }

P0;
  CBZ X0, foo;
  ADD X0, X0, #1;
  foo: NOP;

forall (0:X0=0)
