{
  "module_name": "atmel-matrix.h",
  "hash_id": "d815f5d3f81f3d600978b5ef06fdc2d2e866fff4c94df633e7479f0194fc6a25",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/syscon/atmel-matrix.h",
  "human_readable_source": " \n \n\n#ifndef _LINUX_MFD_SYSCON_ATMEL_MATRIX_H\n#define _LINUX_MFD_SYSCON_ATMEL_MATRIX_H\n\n#define AT91SAM9260_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9260_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9260_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9260_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9260_MATRIX_EBICSA\t\t0x11c\n\n#define AT91SAM9261_MATRIX_MRCR\t\t\t0x0\n#define AT91SAM9261_MATRIX_SCFG\t\t\t0x4\n#define AT91SAM9261_MATRIX_TCR\t\t\t0x24\n#define AT91SAM9261_MATRIX_EBICSA\t\t0x30\n#define AT91SAM9261_MATRIX_USBPUCR\t\t0x34\n\n#define AT91SAM9263_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9263_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9263_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9263_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9263_MATRIX_TCR\t\t\t0x114\n#define AT91SAM9263_MATRIX_EBI0CSA\t\t0x120\n#define AT91SAM9263_MATRIX_EBI1CSA\t\t0x124\n\n#define AT91SAM9RL_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9RL_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9RL_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9RL_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9RL_MATRIX_TCR\t\t\t0x114\n#define AT91SAM9RL_MATRIX_EBICSA\t\t0x120\n\n#define AT91SAM9G45_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9G45_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9G45_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9G45_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9G45_MATRIX_TCR\t\t\t0x110\n#define AT91SAM9G45_MATRIX_DDRMPR\t\t0x118\n#define AT91SAM9G45_MATRIX_EBICSA\t\t0x128\n\n#define AT91SAM9N12_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9N12_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9N12_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9N12_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9N12_MATRIX_EBICSA\t\t0x118\n\n#define AT91SAM9X5_MATRIX_MCFG\t\t\t0x00\n#define AT91SAM9X5_MATRIX_SCFG\t\t\t0x40\n#define AT91SAM9X5_MATRIX_PRS\t\t\t0x80\n#define AT91SAM9X5_MATRIX_MRCR\t\t\t0x100\n#define AT91SAM9X5_MATRIX_EBICSA\t\t0x120\n\n#define SAMA5D3_MATRIX_MCFG\t\t\t0x00\n#define SAMA5D3_MATRIX_SCFG\t\t\t0x40\n#define SAMA5D3_MATRIX_PRS\t\t\t0x80\n#define SAMA5D3_MATRIX_MRCR\t\t\t0x100\n\n#define AT91_MATRIX_MCFG(o, x)\t\t\t((o) + ((x) * 0x4))\n#define AT91_MATRIX_ULBT\t\t\tGENMASK(2, 0)\n#define AT91_MATRIX_ULBT_INFINITE\t\t(0 << 0)\n#define AT91_MATRIX_ULBT_SINGLE\t\t\t(1 << 0)\n#define AT91_MATRIX_ULBT_FOUR\t\t\t(2 << 0)\n#define AT91_MATRIX_ULBT_EIGHT\t\t\t(3 << 0)\n#define AT91_MATRIX_ULBT_SIXTEEN\t\t(4 << 0)\n\n#define AT91_MATRIX_SCFG(o, x)\t\t\t((o) + ((x) * 0x4))\n#define AT91_MATRIX_SLOT_CYCLE\t\t\tGENMASK(7,  0)\n#define AT91_MATRIX_DEFMSTR_TYPE\t\tGENMASK(17, 16)\n#define AT91_MATRIX_DEFMSTR_TYPE_NONE\t\t(0 << 16)\n#define AT91_MATRIX_DEFMSTR_TYPE_LAST\t\t(1 << 16)\n#define AT91_MATRIX_DEFMSTR_TYPE_FIXED\t\t(2 << 16)\n#define AT91_MATRIX_FIXED_DEFMSTR\t\tGENMASK(20, 18)\n#define AT91_MATRIX_ARBT\t\t\tGENMASK(25, 24)\n#define AT91_MATRIX_ARBT_ROUND_ROBIN\t\t(0 << 24)\n#define AT91_MATRIX_ARBT_FIXED_PRIORITY\t\t(1 << 24)\n\n#define AT91_MATRIX_ITCM_SIZE\t\t\tGENMASK(3, 0)\n#define AT91_MATRIX_ITCM_0\t\t\t(0 << 0)\n#define AT91_MATRIX_ITCM_16\t\t\t(5 << 0)\n#define AT91_MATRIX_ITCM_32\t\t\t(6 << 0)\n#define AT91_MATRIX_ITCM_64\t\t\t(7 << 0)\n#define\tAT91_MATRIX_DTCM_SIZE\t\t\tGENMASK(7, 4)\n#define\tAT91_MATRIX_DTCM_0\t\t\t(0 << 4)\n#define\tAT91_MATRIX_DTCM_16\t\t\t(5 << 4)\n#define AT91_MATRIX_DTCM_32\t\t\t(6 << 4)\n#define AT91_MATRIX_DTCM_64\t\t\t(7 << 4)\n\n#define AT91_MATRIX_PRAS(o, x)\t\t\t((o) + ((x) * 0x8))\n#define AT91_MATRIX_PRBS(o, x)\t\t\t((o) + ((x) * 0x8) + 0x4)\n#define AT91_MATRIX_MPR(x)\t\t\tGENMASK(((x) * 0x4) + 1, ((x) * 0x4))\n\n#define AT91_MATRIX_RCB(x)\t\t\tBIT(x)\n\n#define AT91_MATRIX_CSA(cs, val)\t\t(val << (cs))\n#define AT91_MATRIX_DBPUC\t\t\tBIT(8)\n#define AT91_MATRIX_DBPDC\t\t\tBIT(9)\n#define AT91_MATRIX_VDDIOMSEL\t\t\tBIT(16)\n#define AT91_MATRIX_VDDIOMSEL_1_8V\t\t(0 << 16)\n#define AT91_MATRIX_VDDIOMSEL_3_3V\t\t(1 << 16)\n#define AT91_MATRIX_EBI_IOSR\t\t\tBIT(17)\n#define AT91_MATRIX_DDR_IOSR\t\t\tBIT(18)\n#define AT91_MATRIX_NFD0_SELECT\t\t\tBIT(24)\n#define AT91_MATRIX_DDR_MP_EN\t\t\tBIT(25)\n\n#define AT91_MATRIX_USBPUCR_PUON\t\tBIT(30)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}