

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Wed Jun  4 15:25:53 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      5|       -|      -|    -|
|Expression       |        -|      -|       0|    571|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        0|      -|    1146|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    1146|    891|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_18s_18s_30_3_1_U266  |myproject_mul_mul_18s_18s_30_3_1  |  i0 * i1  |
    |myproject_mul_mul_18s_18s_30_3_1_U267  |myproject_mul_mul_18s_18s_30_3_1  |  i0 * i1  |
    |myproject_mul_mul_18s_18s_30_3_1_U268  |myproject_mul_mul_18s_18s_30_3_1  |  i0 * i1  |
    |myproject_mul_mul_18s_18s_30_3_1_U269  |myproject_mul_mul_18s_18s_30_3_1  |  i0 * i1  |
    |myproject_mul_mul_18s_18s_30_3_1_U270  |myproject_mul_mul_18s_18s_30_3_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1     |        3|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                              |        4|  0|   0|    0|  2048|   36|     2|        36864|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_676_p2        |     +    |      0|  0|  25|          18|          18|
    |add_ln703_2_fu_680_p2        |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_672_p2          |     +    |      0|  0|  25|          18|          18|
    |exp_sum_V_fu_684_p2          |     +    |      0|  0|  18|          18|          18|
    |sub_ln1193_1_fu_265_p2       |     -    |      0|  0|  26|          19|          19|
    |sub_ln1193_2_fu_320_p2       |     -    |      0|  0|  26|          19|          19|
    |sub_ln1193_3_fu_375_p2       |     -    |      0|  0|  26|          19|          19|
    |sub_ln1193_4_fu_430_p2       |     -    |      0|  0|  26|          19|          19|
    |sub_ln1193_fu_210_p2         |     -    |      0|  0|  26|          19|          19|
    |and_ln786_1_fu_293_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_348_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_403_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_458_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_238_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_164_p2      |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln1496_2_fu_180_p2      |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln1496_3_fu_194_p2      |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln1496_fu_158_p2        |   icmp   |      0|  0|  18|          18|          18|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_311_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_366_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_421_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_476_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_256_p2           |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_526_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_560_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_594_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_628_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_492_p3       |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_534_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_568_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_602_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_636_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_500_p3       |  select  |      0|  0|  11|           1|          11|
    |select_ln66_1_fu_175_p3      |  select  |      0|  0|  18|           1|          18|
    |select_ln66_2_fu_186_p3      |  select  |      0|  0|  18|           1|          18|
    |select_ln66_fu_170_p3        |  select  |      0|  0|  18|           1|          18|
    |x_max_V_fu_198_p3            |  select  |      0|  0|  18|           1|          18|
    |y_V_1_fu_542_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_576_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_610_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_644_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_508_p3                |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_305_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_360_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_415_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_470_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_244_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_299_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_354_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_409_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_464_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_250_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_287_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_342_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_397_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_452_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_232_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 571|         286|         500|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_963          |  18|   0|   18|          0|
    |add_ln703_reg_958            |  18|   0|   18|          0|
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |data_0_V_read_1_reg_851      |  18|   0|   18|          0|
    |data_1_V_read_1_reg_845      |  18|   0|   18|          0|
    |data_2_V_read_1_reg_839      |  18|   0|   18|          0|
    |data_3_V_read_1_reg_833      |  18|   0|   18|          0|
    |data_4_V_read_1_reg_826      |  18|   0|   18|          0|
    |exp_res_0_V_reg_923          |  18|   0|   18|          0|
    |exp_res_1_V_reg_929          |  18|   0|   18|          0|
    |exp_res_2_V_reg_935          |  18|   0|   18|          0|
    |exp_res_3_V_reg_952          |  18|   0|   18|          0|
    |exp_res_4_V_reg_946          |  18|   0|   18|          0|
    |icmp_ln1496_1_reg_862        |   1|   0|    1|          0|
    |icmp_ln1496_reg_857          |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_978        |  18|   0|   18|          0|
    |mul_ln1118_1_reg_1022        |  30|   0|   30|          0|
    |mul_ln1118_2_reg_1027        |  30|   0|   30|          0|
    |mul_ln1118_3_reg_1032        |  30|   0|   30|          0|
    |mul_ln1118_4_reg_1037        |  30|   0|   30|          0|
    |mul_ln1118_reg_1017          |  30|   0|   30|          0|
    |select_ln66_2_reg_867        |  18|   0|   18|          0|
    |x_max_V_reg_873              |  18|   0|   18|          0|
    |y_V_1_reg_883                |  10|   0|   10|          0|
    |y_V_2_reg_888                |  10|   0|   10|          0|
    |y_V_3_reg_893                |  10|   0|   10|          0|
    |y_V_3_reg_893_pp0_iter4_reg  |  10|   0|   10|          0|
    |y_V_4_reg_898                |  10|   0|   10|          0|
    |y_V_5_reg_968                |  10|   0|   10|          0|
    |y_V_reg_878                  |  10|   0|   10|          0|
    |data_0_V_read_1_reg_851      |  64|  32|   18|          0|
    |data_1_V_read_1_reg_845      |  64|  32|   18|          0|
    |data_2_V_read_1_reg_839      |  64|  32|   18|          0|
    |data_3_V_read_1_reg_833      |  64|  32|   18|          0|
    |data_4_V_read_1_reg_826      |  64|  32|   18|          0|
    |exp_res_0_V_reg_923          |  64|  32|   18|          0|
    |exp_res_1_V_reg_929          |  64|  32|   18|          0|
    |exp_res_2_V_reg_935          |  64|  32|   18|          0|
    |exp_res_3_V_reg_952          |  64|  32|   18|          0|
    |exp_res_4_V_reg_946          |  64|  32|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1146| 320|  686|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_done        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|data_0_V_read  |  in |   18|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                          data_4_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 15 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 16 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 17 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 18 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 19 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.43ns)   --->   "%icmp_ln1496 = icmp slt i18 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 20 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.43ns)   --->   "%icmp_ln1496_1 = icmp slt i18 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 21 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.94>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "%select_ln66 = select i1 %icmp_ln1496, i18 %data_1_V_read_1, i18 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 22 'select' 'select_ln66' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "%select_ln66_1 = select i1 %icmp_ln1496_1, i18 %data_3_V_read_1, i18 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 23 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.43ns)   --->   "%icmp_ln1496_2 = icmp slt i18 %select_ln66, %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 24 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%select_ln66_2 = select i1 %icmp_ln1496_2, i18 %select_ln66_1, i18 %select_ln66" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 25 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 26 [1/1] (2.43ns)   --->   "%icmp_ln1496_3 = icmp slt i18 %select_ln66_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 26 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i18 %data_4_V_read_1, i18 %select_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 27 'select' 'x_max_V' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %data_0_V_read_1 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i18 %x_max_V to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.13ns)   --->   "%sub_ln1193 = sub i19 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i18 %data_1_V_read_1 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.13ns)   --->   "%sub_ln1193_1 = sub i19 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_1, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_1, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_4, %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_4, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_6, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i18 %data_2_V_read_1 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.13ns)   --->   "%sub_ln1193_2 = sub i19 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_2, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_2, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_8, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_8, %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i18 %data_3_V_read_1 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.13ns)   --->   "%sub_ln1193_3 = sub i19 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_3, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_3, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %data_4_V_read_1 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.13ns)   --->   "%sub_ln1193_4 = sub i19 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_4, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_4, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 74 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'y_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_1, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 78 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'select' 'y_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_2, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'select' 'y_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_3, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 86 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 87 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'select' 'y_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_4, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 91 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 93 'select' 'y_V_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 104 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 105 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 106 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 106 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 107 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 107 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 108 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 108 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 109 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 110 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 111 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 112 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 113 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 114 [1/1] (2.13ns)   --->   "%add_ln703 = add i18 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'add' 'add_ln703' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (2.13ns)   --->   "%add_ln703_1 = add i18 %exp_res_4_V, %exp_res_2_V" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.96>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i18 %exp_res_3_V, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 118 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 119 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 120 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 121 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 122 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 122 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 123 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 124 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 125 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 126 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 127 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 128 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 129 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 130 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 131 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 132 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 133 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 134 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 134 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 135 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 135 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 136 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 136 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 137 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 137 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 138 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 139 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 139 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 140 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 140 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 141 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 142 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 143 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 143 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 145 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_1, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 146 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_2, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 147 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_3, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 148 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_4, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 149 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 150 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 151 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 152 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 153 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 154 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 011110000000000]
data_3_V_read_1      (read         ) [ 011110000000000]
data_2_V_read_1      (read         ) [ 011110000000000]
data_1_V_read_1      (read         ) [ 011110000000000]
data_0_V_read_1      (read         ) [ 011110000000000]
icmp_ln1496          (icmp         ) [ 011000000000000]
icmp_ln1496_1        (icmp         ) [ 011000000000000]
select_ln66          (select       ) [ 000000000000000]
select_ln66_1        (select       ) [ 000000000000000]
icmp_ln1496_2        (icmp         ) [ 000000000000000]
select_ln66_2        (select       ) [ 010100000000000]
icmp_ln1496_3        (icmp         ) [ 000000000000000]
x_max_V              (select       ) [ 010010000000000]
sext_ln703           (sext         ) [ 000000000000000]
sext_ln703_1         (sext         ) [ 000000000000000]
sub_ln1193           (sub          ) [ 000000000000000]
tmp                  (bitselect    ) [ 000000000000000]
tmp_2                (bitselect    ) [ 000000000000000]
xor_ln786            (xor          ) [ 000000000000000]
and_ln786            (and          ) [ 000000000000000]
xor_ln340_5          (xor          ) [ 000000000000000]
xor_ln340            (xor          ) [ 000000000000000]
or_ln340             (or           ) [ 000000000000000]
sext_ln703_2         (sext         ) [ 000000000000000]
sub_ln1193_1         (sub          ) [ 000000000000000]
tmp_4                (bitselect    ) [ 000000000000000]
tmp_6                (bitselect    ) [ 000000000000000]
xor_ln786_1          (xor          ) [ 000000000000000]
and_ln786_1          (and          ) [ 000000000000000]
xor_ln340_6          (xor          ) [ 000000000000000]
xor_ln340_1          (xor          ) [ 000000000000000]
or_ln340_1           (or           ) [ 000000000000000]
sext_ln703_3         (sext         ) [ 000000000000000]
sub_ln1193_2         (sub          ) [ 000000000000000]
tmp_8                (bitselect    ) [ 000000000000000]
tmp_10               (bitselect    ) [ 000000000000000]
xor_ln786_2          (xor          ) [ 000000000000000]
and_ln786_2          (and          ) [ 000000000000000]
xor_ln340_7          (xor          ) [ 000000000000000]
xor_ln340_2          (xor          ) [ 000000000000000]
or_ln340_2           (or           ) [ 000000000000000]
sext_ln703_4         (sext         ) [ 000000000000000]
sub_ln1193_3         (sub          ) [ 000000000000000]
tmp_11               (bitselect    ) [ 000000000000000]
tmp_12               (bitselect    ) [ 000000000000000]
xor_ln786_3          (xor          ) [ 000000000000000]
and_ln786_3          (and          ) [ 000000000000000]
xor_ln340_8          (xor          ) [ 000000000000000]
xor_ln340_3          (xor          ) [ 000000000000000]
or_ln340_3           (or           ) [ 000000000000000]
sext_ln703_5         (sext         ) [ 000000000000000]
sub_ln1193_4         (sub          ) [ 000000000000000]
tmp_13               (bitselect    ) [ 000000000000000]
tmp_14               (bitselect    ) [ 000000000000000]
xor_ln786_4          (xor          ) [ 000000000000000]
and_ln786_4          (and          ) [ 000000000000000]
xor_ln340_9          (xor          ) [ 000000000000000]
xor_ln340_4          (xor          ) [ 000000000000000]
or_ln340_4           (or           ) [ 000000000000000]
tmp_1                (partselect   ) [ 000000000000000]
select_ln340         (select       ) [ 000000000000000]
select_ln388         (select       ) [ 000000000000000]
y_V                  (select       ) [ 010001000000000]
tmp_3                (partselect   ) [ 000000000000000]
select_ln340_2       (select       ) [ 000000000000000]
select_ln388_1       (select       ) [ 000000000000000]
y_V_1                (select       ) [ 010001000000000]
tmp_5                (partselect   ) [ 000000000000000]
select_ln340_4       (select       ) [ 000000000000000]
select_ln388_2       (select       ) [ 000000000000000]
y_V_2                (select       ) [ 010001000000000]
tmp_7                (partselect   ) [ 000000000000000]
select_ln340_6       (select       ) [ 000000000000000]
select_ln388_3       (select       ) [ 000000000000000]
y_V_3                (select       ) [ 010001100000000]
tmp_9                (partselect   ) [ 000000000000000]
select_ln340_8       (select       ) [ 000000000000000]
select_ln388_4       (select       ) [ 000000000000000]
y_V_4                (select       ) [ 010001000000000]
zext_ln255           (zext         ) [ 000000000000000]
exp_table1_addr      (getelementptr) [ 010000100000000]
zext_ln255_1         (zext         ) [ 000000000000000]
exp_table1_addr_1    (getelementptr) [ 010000100000000]
zext_ln255_2         (zext         ) [ 000000000000000]
exp_table1_addr_2    (getelementptr) [ 010000100000000]
zext_ln255_4         (zext         ) [ 000000000000000]
exp_table1_addr_4    (getelementptr) [ 010000100000000]
exp_res_0_V          (load         ) [ 010000011111000]
exp_res_1_V          (load         ) [ 010000011111000]
exp_res_2_V          (load         ) [ 010000011111000]
zext_ln255_3         (zext         ) [ 000000000000000]
exp_table1_addr_3    (getelementptr) [ 010000010000000]
exp_res_4_V          (load         ) [ 010000011111000]
exp_res_3_V          (load         ) [ 010000001111000]
add_ln703            (add          ) [ 010000001000000]
add_ln703_1          (add          ) [ 010000001000000]
add_ln703_2          (add          ) [ 000000000000000]
exp_sum_V            (add          ) [ 000000000000000]
y_V_5                (partselect   ) [ 010000000100000]
zext_ln265           (zext         ) [ 000000000000000]
invert_table2_addr   (getelementptr) [ 010000000010000]
inv_exp_sum_V        (load         ) [ 010000000001000]
sext_ln1116          (sext         ) [ 010000000000110]
sext_ln1118          (sext         ) [ 010000000000110]
sext_ln1118_1        (sext         ) [ 010000000000110]
sext_ln1118_2        (sext         ) [ 010000000000110]
sext_ln1118_3        (sext         ) [ 010000000000110]
sext_ln1118_4        (sext         ) [ 010000000000110]
mul_ln1118           (mul          ) [ 010000000000001]
mul_ln1118_1         (mul          ) [ 010000000000001]
mul_ln1118_2         (mul          ) [ 010000000000001]
mul_ln1118_3         (mul          ) [ 010000000000001]
mul_ln1118_4         (mul          ) [ 010000000000001]
specpipeline_ln217   (specpipeline ) [ 000000000000000]
res_0_V_write_assign (partselect   ) [ 000000000000000]
res_1_V_write_assign (partselect   ) [ 000000000000000]
res_2_V_write_assign (partselect   ) [ 000000000000000]
res_3_V_write_assign (partselect   ) [ 000000000000000]
res_4_V_write_assign (partselect   ) [ 000000000000000]
mrv                  (insertvalue  ) [ 000000000000000]
mrv_1                (insertvalue  ) [ 000000000000000]
mrv_2                (insertvalue  ) [ 000000000000000]
mrv_3                (insertvalue  ) [ 000000000000000]
mrv_4                (insertvalue  ) [ 000000000000000]
ret_ln270            (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="data_4_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="18" slack="0"/>
<pin id="56" dir="0" index="1" bw="18" slack="0"/>
<pin id="57" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data_3_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_2_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="18" slack="0"/>
<pin id="69" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_1_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_0_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="18" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="exp_table1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="18" slack="0"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="8" bw="10" slack="0"/>
<pin id="117" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="118" dir="0" index="10" bw="0" slack="0"/>
<pin id="128" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="129" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="130" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="141" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="142" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="18" slack="1"/>
<pin id="107" dir="1" index="7" bw="18" slack="1"/>
<pin id="119" dir="1" index="11" bw="18" slack="1"/>
<pin id="131" dir="1" index="15" bw="18" slack="1"/>
<pin id="143" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/5 exp_res_1_V/5 exp_res_2_V/5 exp_res_4_V/5 exp_res_3_V/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exp_table1_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exp_table1_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="18" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exp_table1_addr_4_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="18" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="10" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="exp_table1_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="18" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="invert_table2_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="18" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln1496_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="18" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1496_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln66_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="18" slack="1"/>
<pin id="173" dir="0" index="2" bw="18" slack="1"/>
<pin id="174" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln66_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="18" slack="1"/>
<pin id="178" dir="0" index="2" bw="18" slack="1"/>
<pin id="179" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln1496_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="18" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln66_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="0"/>
<pin id="189" dir="0" index="2" bw="18" slack="0"/>
<pin id="190" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1496_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="1"/>
<pin id="196" dir="0" index="1" bw="18" slack="2"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_max_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="18" slack="2"/>
<pin id="201" dir="0" index="2" bw="18" slack="1"/>
<pin id="202" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln703_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="3"/>
<pin id="206" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln703_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="18" slack="1"/>
<pin id="209" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln1193_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="19" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="19" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln786_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln786_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln340_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln340_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln340_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln703_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="3"/>
<pin id="264" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln1193_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="0" index="1" bw="18" slack="0"/>
<pin id="268" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="19" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="19" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln786_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="and_ln786_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln340_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln340_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln340_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln703_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="3"/>
<pin id="319" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln1193_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="0"/>
<pin id="322" dir="0" index="1" bw="18" slack="0"/>
<pin id="323" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="19" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="19" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln786_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln786_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln340_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln340_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln340_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln703_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="18" slack="3"/>
<pin id="374" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln1193_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="18" slack="0"/>
<pin id="377" dir="0" index="1" bw="18" slack="0"/>
<pin id="378" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_11_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="19" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="19" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln786_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln786_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="xor_ln340_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="xor_ln340_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln340_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln703_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="18" slack="3"/>
<pin id="429" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln1193_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="0"/>
<pin id="432" dir="0" index="1" bw="18" slack="0"/>
<pin id="433" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_13_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="19" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_14_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="19" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln786_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln786_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln340_9_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln340_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln340_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="19" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln340_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="10" slack="0"/>
<pin id="495" dir="0" index="2" bw="10" slack="0"/>
<pin id="496" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln388_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="0" index="2" bw="10" slack="0"/>
<pin id="504" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="y_V_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="0" index="2" bw="10" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="19" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln340_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="10" slack="0"/>
<pin id="529" dir="0" index="2" bw="10" slack="0"/>
<pin id="530" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln388_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="0" index="2" bw="10" slack="0"/>
<pin id="538" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="y_V_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="0" index="2" bw="10" slack="0"/>
<pin id="546" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="19" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln340_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="0" index="2" bw="10" slack="0"/>
<pin id="564" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln388_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="10" slack="0"/>
<pin id="572" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="y_V_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="10" slack="0"/>
<pin id="579" dir="0" index="2" bw="10" slack="0"/>
<pin id="580" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="19" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln340_6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="10" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln388_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="10" slack="0"/>
<pin id="605" dir="0" index="2" bw="10" slack="0"/>
<pin id="606" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="y_V_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="0" index="2" bw="10" slack="0"/>
<pin id="614" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_9_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="0" index="1" bw="19" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln340_8_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="10" slack="0"/>
<pin id="631" dir="0" index="2" bw="10" slack="0"/>
<pin id="632" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln388_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="0" index="2" bw="10" slack="0"/>
<pin id="640" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="y_V_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="10" slack="0"/>
<pin id="647" dir="0" index="2" bw="10" slack="0"/>
<pin id="648" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln255_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln255_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln255_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln255_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln255_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="2"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln703_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="1"/>
<pin id="674" dir="0" index="1" bw="18" slack="1"/>
<pin id="675" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln703_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="18" slack="1"/>
<pin id="678" dir="0" index="1" bw="18" slack="1"/>
<pin id="679" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln703_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="1"/>
<pin id="682" dir="0" index="1" bw="18" slack="1"/>
<pin id="683" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="exp_sum_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="0" index="1" bw="18" slack="0"/>
<pin id="687" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="y_V_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="18" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_5/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln265_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1116_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="1"/>
<pin id="705" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1118_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="18" slack="5"/>
<pin id="708" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln1118_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="5"/>
<pin id="711" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln1118_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="18" slack="5"/>
<pin id="714" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln1118_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="4"/>
<pin id="717" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln1118_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="18" slack="5"/>
<pin id="720" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="res_0_V_write_assign_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="30" slack="1"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="res_1_V_write_assign_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="0"/>
<pin id="732" dir="0" index="1" bw="30" slack="1"/>
<pin id="733" dir="0" index="2" bw="5" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="res_2_V_write_assign_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="30" slack="1"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="0" index="3" bw="6" slack="0"/>
<pin id="744" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="res_3_V_write_assign_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="30" slack="1"/>
<pin id="751" dir="0" index="2" bw="5" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="res_4_V_write_assign_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="30" slack="1"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mrv_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="80" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="mrv_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="80" slack="0"/>
<pin id="774" dir="0" index="1" bw="16" slack="0"/>
<pin id="775" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="mrv_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="80" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="784" class="1004" name="mrv_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="80" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="0"/>
<pin id="787" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="790" class="1004" name="mrv_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="80" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/14 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="18" slack="0"/>
<pin id="798" dir="0" index="1" bw="18" slack="0"/>
<pin id="799" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/11 "/>
</bind>
</comp>

<comp id="802" class="1007" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="18" slack="0"/>
<pin id="804" dir="0" index="1" bw="18" slack="0"/>
<pin id="805" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/11 "/>
</bind>
</comp>

<comp id="808" class="1007" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="18" slack="0"/>
<pin id="810" dir="0" index="1" bw="18" slack="0"/>
<pin id="811" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/11 "/>
</bind>
</comp>

<comp id="814" class="1007" name="grp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="18" slack="0"/>
<pin id="816" dir="0" index="1" bw="18" slack="0"/>
<pin id="817" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/11 "/>
</bind>
</comp>

<comp id="820" class="1007" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="18" slack="0"/>
<pin id="822" dir="0" index="1" bw="18" slack="0"/>
<pin id="823" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/11 "/>
</bind>
</comp>

<comp id="826" class="1005" name="data_4_V_read_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="18" slack="2"/>
<pin id="828" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="data_4_V_read_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="data_3_V_read_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="18" slack="1"/>
<pin id="835" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="data_2_V_read_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="18" slack="1"/>
<pin id="841" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="data_1_V_read_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="18" slack="1"/>
<pin id="847" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="data_0_V_read_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="18" slack="1"/>
<pin id="853" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln1496_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="862" class="1005" name="icmp_ln1496_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln66_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="18" slack="1"/>
<pin id="869" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="x_max_V_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="18" slack="1"/>
<pin id="875" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="878" class="1005" name="y_V_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="1"/>
<pin id="880" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="883" class="1005" name="y_V_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="10" slack="1"/>
<pin id="885" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="y_V_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="1"/>
<pin id="890" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="y_V_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="10" slack="2"/>
<pin id="895" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="y_V_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="1"/>
<pin id="900" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="exp_table1_addr_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="10" slack="1"/>
<pin id="905" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="exp_table1_addr_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="exp_table1_addr_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="1"/>
<pin id="915" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="exp_table1_addr_4_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="1"/>
<pin id="920" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="923" class="1005" name="exp_res_0_V_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="18" slack="1"/>
<pin id="925" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="929" class="1005" name="exp_res_1_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="18" slack="1"/>
<pin id="931" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="935" class="1005" name="exp_res_2_V_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="18" slack="1"/>
<pin id="937" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="941" class="1005" name="exp_table1_addr_3_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="946" class="1005" name="exp_res_4_V_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="18" slack="1"/>
<pin id="948" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="952" class="1005" name="exp_res_3_V_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="18" slack="1"/>
<pin id="954" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="add_ln703_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="18" slack="1"/>
<pin id="960" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln703_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="18" slack="1"/>
<pin id="965" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="y_V_5_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="1"/>
<pin id="970" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_5 "/>
</bind>
</comp>

<comp id="973" class="1005" name="invert_table2_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="1"/>
<pin id="975" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="inv_exp_sum_V_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="18" slack="1"/>
<pin id="980" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="983" class="1005" name="sext_ln1116_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="30" slack="1"/>
<pin id="985" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="992" class="1005" name="sext_ln1118_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="30" slack="1"/>
<pin id="994" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="997" class="1005" name="sext_ln1118_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="30" slack="1"/>
<pin id="999" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="sext_ln1118_2_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="30" slack="1"/>
<pin id="1004" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="sext_ln1118_3_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="30" slack="1"/>
<pin id="1009" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="sext_ln1118_4_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="30" slack="1"/>
<pin id="1014" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="mul_ln1118_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="30" slack="1"/>
<pin id="1019" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="mul_ln1118_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="30" slack="1"/>
<pin id="1024" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="mul_ln1118_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="30" slack="1"/>
<pin id="1029" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="mul_ln1118_3_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="30" slack="1"/>
<pin id="1034" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="mul_ln1118_4_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="30" slack="1"/>
<pin id="1039" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="91" pin=5"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="91" pin=8"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="91" pin=10"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="78" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="72" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="66" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="60" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="184"><net_src comp="170" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="175" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="170" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="210" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="216" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="216" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="224" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="216" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="224" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="207" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="265" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="271" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="271" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="279" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="271" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="279" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="207" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="320" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="326" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="326" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="334" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="326" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="334" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="207" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="16" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="375" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="20" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="22" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="381" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="381" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="389" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="381" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="389" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="207" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="18" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="430" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="20" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="436" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="436" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="444" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="436" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="22" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="444" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="210" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="20" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="497"><net_src comp="244" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="482" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="238" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="30" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="482" pin="4"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="256" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="492" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="500" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="522"><net_src comp="24" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="265" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="299" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="516" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="293" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="30" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="516" pin="4"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="311" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="526" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="534" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="556"><net_src comp="24" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="320" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="26" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="20" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="354" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="550" pin="4"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="348" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="30" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="550" pin="4"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="366" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="560" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="568" pin="3"/><net_sink comp="576" pin=2"/></net>

<net id="590"><net_src comp="24" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="375" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="26" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="20" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="409" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="584" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="403" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="30" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="584" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="421" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="594" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="602" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="24" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="430" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="26" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="20" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="633"><net_src comp="464" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="28" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="618" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="458" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="30" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="618" pin="4"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="476" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="628" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="636" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="34" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="26" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="20" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="727"><net_src comp="46" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="48" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="729"><net_src comp="50" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="736"><net_src comp="46" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="48" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="738"><net_src comp="50" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="745"><net_src comp="46" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="48" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="747"><net_src comp="50" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="46" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="48" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="50" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="763"><net_src comp="46" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="48" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="765"><net_src comp="50" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="52" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="721" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="730" pin="4"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="739" pin="4"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="748" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="757" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="706" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="703" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="709" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="703" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="712" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="703" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="715" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="703" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="718" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="703" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="54" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="836"><net_src comp="60" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="842"><net_src comp="66" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="848"><net_src comp="72" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="854"><net_src comp="78" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="860"><net_src comp="158" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="865"><net_src comp="164" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="870"><net_src comp="186" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="876"><net_src comp="198" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="881"><net_src comp="508" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="886"><net_src comp="542" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="891"><net_src comp="576" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="896"><net_src comp="610" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="901"><net_src comp="644" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="906"><net_src comp="84" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="911"><net_src comp="97" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="916"><net_src comp="109" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="91" pin=5"/></net>

<net id="921"><net_src comp="121" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="91" pin=8"/></net>

<net id="926"><net_src comp="91" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="932"><net_src comp="91" pin="7"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="938"><net_src comp="91" pin="11"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="944"><net_src comp="133" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="91" pin=10"/></net>

<net id="949"><net_src comp="91" pin="15"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="955"><net_src comp="91" pin="19"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="961"><net_src comp="672" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="966"><net_src comp="676" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="971"><net_src comp="689" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="976"><net_src comp="145" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="981"><net_src comp="152" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="986"><net_src comp="703" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="995"><net_src comp="706" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1000"><net_src comp="709" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1005"><net_src comp="712" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1010"><net_src comp="715" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1015"><net_src comp="718" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1020"><net_src comp="796" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1025"><net_src comp="802" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1030"><net_src comp="808" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1035"><net_src comp="814" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1040"><net_src comp="820" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="757" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table1 | {5 6 7 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table2 | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln1496_2 : 1
		select_ln66_2 : 2
	State 3
		x_max_V : 1
	State 4
		sub_ln1193 : 1
		tmp : 2
		tmp_2 : 2
		xor_ln786 : 3
		and_ln786 : 3
		xor_ln340_5 : 3
		xor_ln340 : 3
		or_ln340 : 3
		sub_ln1193_1 : 1
		tmp_4 : 2
		tmp_6 : 2
		xor_ln786_1 : 3
		and_ln786_1 : 3
		xor_ln340_6 : 3
		xor_ln340_1 : 3
		or_ln340_1 : 3
		sub_ln1193_2 : 1
		tmp_8 : 2
		tmp_10 : 2
		xor_ln786_2 : 3
		and_ln786_2 : 3
		xor_ln340_7 : 3
		xor_ln340_2 : 3
		or_ln340_2 : 3
		sub_ln1193_3 : 1
		tmp_11 : 2
		tmp_12 : 2
		xor_ln786_3 : 3
		and_ln786_3 : 3
		xor_ln340_8 : 3
		xor_ln340_3 : 3
		or_ln340_3 : 3
		sub_ln1193_4 : 1
		tmp_13 : 2
		tmp_14 : 2
		xor_ln786_4 : 3
		and_ln786_4 : 3
		xor_ln340_9 : 3
		xor_ln340_4 : 3
		or_ln340_4 : 3
		tmp_1 : 2
		select_ln340 : 3
		select_ln388 : 3
		y_V : 4
		tmp_3 : 2
		select_ln340_2 : 3
		select_ln388_1 : 3
		y_V_1 : 4
		tmp_5 : 2
		select_ln340_4 : 3
		select_ln388_2 : 3
		y_V_2 : 4
		tmp_7 : 2
		select_ln340_6 : 3
		select_ln388_3 : 3
		y_V_3 : 4
		tmp_9 : 2
		select_ln340_8 : 3
		select_ln388_4 : 3
		y_V_4 : 4
	State 5
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
	State 6
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 7
	State 8
		exp_sum_V : 1
		y_V_5 : 2
	State 9
		invert_table2_addr : 1
		inv_exp_sum_V : 2
	State 10
	State 11
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
	State 12
	State 13
	State 14
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		ret_ln270 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln66_fu_170     |    0    |    0    |    18   |
|          |     select_ln66_1_fu_175    |    0    |    0    |    18   |
|          |     select_ln66_2_fu_186    |    0    |    0    |    18   |
|          |        x_max_V_fu_198       |    0    |    0    |    18   |
|          |     select_ln340_fu_492     |    0    |    0    |    10   |
|          |     select_ln388_fu_500     |    0    |    0    |    10   |
|          |          y_V_fu_508         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_526    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_534    |    0    |    0    |    10   |
|  select  |         y_V_1_fu_542        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_560    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_568    |    0    |    0    |    10   |
|          |         y_V_2_fu_576        |    0    |    0    |    10   |
|          |    select_ln340_6_fu_594    |    0    |    0    |    10   |
|          |    select_ln388_3_fu_602    |    0    |    0    |    10   |
|          |         y_V_3_fu_610        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_628    |    0    |    0    |    10   |
|          |    select_ln388_4_fu_636    |    0    |    0    |    10   |
|          |         y_V_4_fu_644        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_210      |    0    |    0    |    25   |
|          |     sub_ln1193_1_fu_265     |    0    |    0    |    25   |
|    sub   |     sub_ln1193_2_fu_320     |    0    |    0    |    25   |
|          |     sub_ln1193_3_fu_375     |    0    |    0    |    25   |
|          |     sub_ln1193_4_fu_430     |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_672      |    0    |    0    |    25   |
|    add   |      add_ln703_1_fu_676     |    0    |    0    |    25   |
|          |      add_ln703_2_fu_680     |    0    |    0    |    18   |
|          |       exp_sum_V_fu_684      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1496_fu_158     |    0    |    0    |    18   |
|   icmp   |     icmp_ln1496_1_fu_164    |    0    |    0    |    18   |
|          |     icmp_ln1496_2_fu_180    |    0    |    0    |    18   |
|          |     icmp_ln1496_3_fu_194    |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_232      |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_244     |    0    |    0    |    2    |
|          |       xor_ln340_fu_250      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_287     |    0    |    0    |    2    |
|          |      xor_ln340_6_fu_299     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_305     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_342     |    0    |    0    |    2    |
|    xor   |      xor_ln340_7_fu_354     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_360     |    0    |    0    |    2    |
|          |      xor_ln786_3_fu_397     |    0    |    0    |    2    |
|          |      xor_ln340_8_fu_409     |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_415     |    0    |    0    |    2    |
|          |      xor_ln786_4_fu_452     |    0    |    0    |    2    |
|          |      xor_ln340_9_fu_464     |    0    |    0    |    2    |
|          |      xor_ln340_4_fu_470     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_238      |    0    |    0    |    2    |
|          |      and_ln786_1_fu_293     |    0    |    0    |    2    |
|    and   |      and_ln786_2_fu_348     |    0    |    0    |    2    |
|          |      and_ln786_3_fu_403     |    0    |    0    |    2    |
|          |      and_ln786_4_fu_458     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_256       |    0    |    0    |    2    |
|          |      or_ln340_1_fu_311      |    0    |    0    |    2    |
|    or    |      or_ln340_2_fu_366      |    0    |    0    |    2    |
|          |      or_ln340_3_fu_421      |    0    |    0    |    2    |
|          |      or_ln340_4_fu_476      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_796         |    1    |    0    |    0    |
|          |          grp_fu_802         |    1    |    0    |    0    |
|    mul   |          grp_fu_808         |    1    |    0    |    0    |
|          |          grp_fu_814         |    1    |    0    |    0    |
|          |          grp_fu_820         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_54 |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_60 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_66 |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_72 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_78 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_204      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_207     |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_262     |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_317     |    0    |    0    |    0    |
|          |     sext_ln703_4_fu_372     |    0    |    0    |    0    |
|   sext   |     sext_ln703_5_fu_427     |    0    |    0    |    0    |
|          |      sext_ln1116_fu_703     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_706     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_709    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_712    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_715    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_718    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_216         |    0    |    0    |    0    |
|          |         tmp_2_fu_224        |    0    |    0    |    0    |
|          |         tmp_4_fu_271        |    0    |    0    |    0    |
|          |         tmp_6_fu_279        |    0    |    0    |    0    |
| bitselect|         tmp_8_fu_326        |    0    |    0    |    0    |
|          |        tmp_10_fu_334        |    0    |    0    |    0    |
|          |        tmp_11_fu_381        |    0    |    0    |    0    |
|          |        tmp_12_fu_389        |    0    |    0    |    0    |
|          |        tmp_13_fu_436        |    0    |    0    |    0    |
|          |        tmp_14_fu_444        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_482        |    0    |    0    |    0    |
|          |         tmp_3_fu_516        |    0    |    0    |    0    |
|          |         tmp_5_fu_550        |    0    |    0    |    0    |
|          |         tmp_7_fu_584        |    0    |    0    |    0    |
|          |         tmp_9_fu_618        |    0    |    0    |    0    |
|partselect|         y_V_5_fu_689        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_721 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_730 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_739 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_748 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_757 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_652      |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_656     |    0    |    0    |    0    |
|   zext   |     zext_ln255_2_fu_660     |    0    |    0    |    0    |
|          |     zext_ln255_4_fu_664     |    0    |    0    |    0    |
|          |     zext_ln255_3_fu_668     |    0    |    0    |    0    |
|          |      zext_ln265_fu_699      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_766         |    0    |    0    |    0    |
|          |         mrv_1_fu_772        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_778        |    0    |    0    |    0    |
|          |         mrv_3_fu_784        |    0    |    0    |    0    |
|          |         mrv_4_fu_790        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   555   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln703_1_reg_963   |   18   |
|     add_ln703_reg_958    |   18   |
|  data_0_V_read_1_reg_851 |   18   |
|  data_1_V_read_1_reg_845 |   18   |
|  data_2_V_read_1_reg_839 |   18   |
|  data_3_V_read_1_reg_833 |   18   |
|  data_4_V_read_1_reg_826 |   18   |
|    exp_res_0_V_reg_923   |   18   |
|    exp_res_1_V_reg_929   |   18   |
|    exp_res_2_V_reg_935   |   18   |
|    exp_res_3_V_reg_952   |   18   |
|    exp_res_4_V_reg_946   |   18   |
| exp_table1_addr_1_reg_908|   10   |
| exp_table1_addr_2_reg_913|   10   |
| exp_table1_addr_3_reg_941|   10   |
| exp_table1_addr_4_reg_918|   10   |
|  exp_table1_addr_reg_903 |   10   |
|   icmp_ln1496_1_reg_862  |    1   |
|    icmp_ln1496_reg_857   |    1   |
|   inv_exp_sum_V_reg_978  |   18   |
|invert_table2_addr_reg_973|   10   |
|   mul_ln1118_1_reg_1022  |   30   |
|   mul_ln1118_2_reg_1027  |   30   |
|   mul_ln1118_3_reg_1032  |   30   |
|   mul_ln1118_4_reg_1037  |   30   |
|    mul_ln1118_reg_1017   |   30   |
|   select_ln66_2_reg_867  |   18   |
|    sext_ln1116_reg_983   |   30   |
|   sext_ln1118_1_reg_997  |   30   |
|  sext_ln1118_2_reg_1002  |   30   |
|  sext_ln1118_3_reg_1007  |   30   |
|  sext_ln1118_4_reg_1012  |   30   |
|    sext_ln1118_reg_992   |   30   |
|      x_max_V_reg_873     |   18   |
|       y_V_1_reg_883      |   10   |
|       y_V_2_reg_888      |   10   |
|       y_V_3_reg_893      |   10   |
|       y_V_4_reg_898      |   10   |
|       y_V_5_reg_968      |   10   |
|        y_V_reg_878       |   10   |
+--------------------------+--------+
|           Total          |   722  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_91 |  p5  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_91 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_91 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_152 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_796    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_796    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_802    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_802    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_808    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_808    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_814    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_814    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_820    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_820    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   456  ||  28.304 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   555  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   722  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   28   |   722  |   699  |
+-----------+--------+--------+--------+--------+
