# Lab4ALU
In this lab we create a 32 bit ALU file in verilog. This ALU will be able to do:

-Arithmetic addition

-Logic bitwise Xor

-Logic bitwise And

-Logic bitwise Or

-Logic bitwise Nor

-Register right logic shift

-Register left logic shift

Names: Renee Dripps, Jose Duran, and Adil Khaleeli
