{"uri": "eng-9425799", "concepts": [{"uri": "http://en.wikipedia.org/wiki/Scalability", "type": "wiki", "score": 100, "label": {"eng": "Scalability"}}, {"uri": "http://en.wikipedia.org/wiki/Central_processing_unit", "type": "wiki", "score": 100, "label": {"eng": "Central processing unit"}}, {"uri": "http://en.wikipedia.org/wiki/Integrated_circuit", "type": "wiki", "score": 100, "label": {"eng": "Integrated circuit"}}, {"uri": "http://en.wikipedia.org/wiki/Tokyo_University_of_Science", "type": "org", "score": 95, "label": {"eng": "Tokyo University of Science"}}, {"uri": "http://en.wikipedia.org/wiki/CMOS", "type": "wiki", "score": 90, "label": {"eng": "CMOS"}}, {"uri": "http://en.wikipedia.org/wiki/Institute_of_Electrical_and_Electronics_Engineers", "type": "wiki", "score": 80, "label": {"eng": "Institute of Electrical and Electronics Engineers"}}, {"uri": "http://en.wikipedia.org/wiki/Cloud_computing", "type": "wiki", "score": 74, "label": {"eng": "Cloud computing"}}, {"uri": "http://en.wikipedia.org/wiki/Semiconductor", "type": "wiki", "score": 74, "label": {"eng": "Semiconductor"}}, {"uri": "http://en.wikipedia.org/wiki/Combinatorial_optimization", "type": "wiki", "score": 65, "label": {"eng": "Combinatorial optimization"}}, {"uri": "http://en.wikipedia.org/wiki/Field-programmable_gate_array", "type": "wiki", "score": 65, "label": {"eng": "Field-programmable gate array"}}, {"uri": "http://en.wikipedia.org/wiki/Finite_set", "type": "wiki", "score": 46, "label": {"eng": "Finite set"}}, {"uri": "http://en.wikipedia.org/wiki/Ising_model", "type": "wiki", "score": 45, "label": {"eng": "Ising model"}}, {"uri": "http://en.wikipedia.org/wiki/Logistics", "type": "wiki", "score": 45, "label": {"eng": "Logistics"}}, {"uri": "http://en.wikipedia.org/wiki/Mathematical_model", "type": "wiki", "score": 40, "label": {"eng": "Mathematical model"}}, {"uri": "http://en.wikipedia.org/wiki/Rotation", "type": "wiki", "score": 30, "label": {"eng": "Rotation"}}, {"uri": "http://en.wikipedia.org/wiki/Vertex_cover", "type": "wiki", "score": 25, "label": {"eng": "Vertex cover"}}, {"uri": "http://en.wikipedia.org/wiki/Vertex_(graph_theory)", "type": "wiki", "score": 25, "label": {"eng": "Vertex (graph theory)"}}, {"uri": "http://en.wikipedia.org/wiki/Arithmetic", "type": "wiki", "score": 25, "label": {"eng": "Arithmetic"}}, {"uri": "http://en.wikipedia.org/wiki/Computing", "type": "wiki", "score": 25, "label": {"eng": "Computing"}}, {"uri": "http://en.wikipedia.org/wiki/Emulator", "type": "wiki", "score": 25, "label": {"eng": "Emulator"}}, {"uri": "http://en.wikipedia.org/wiki/Personal_computer", "type": "wiki", "score": 25, "label": {"eng": "Personal computer"}}, {"uri": "http://en.wikipedia.org/wiki/Tokyo", "type": "loc", "score": 25, "label": {"eng": "Tokyo"}, "location": {"type": "place", "label": {"eng": "Tokyo"}, "country": {"type": "country", "label": {"eng": "Japan"}}}}], "eventDate": "2024-03-25", "totalArticleCount": 6, "title": {"eng": "Semiconductors at scale: New processor achieves remarkable speed-up in problem solving"}, "summary": {"eng": "Annealing processors are designed specifically for addressing combinatorial optimization problems, where the task is to find the best solution from a finite set of possibilities. This holds implications for practical applications in logistics, resource allocation, and the discovery of drugs and materials. In the context of CMOS (a type of semiconductor technology), it is necessary for the components of annealing processors to be fully \"coupled.\" However, the complexity of this coupling directly a"}, "location": null, "categories": [{"uri": "dmoz/Computers/Hardware", "label": "dmoz/Computers/Hardware", "wgt": 100}, {"uri": "dmoz/Computers/Hardware/Components", "label": "dmoz/Computers/Hardware/Components", "wgt": 100}, {"uri": "dmoz/Computers/Hardware/Embedded", "label": "dmoz/Computers/Hardware/Embedded", "wgt": 100}, {"uri": "news/Technology", "label": "news/Technology", "wgt": 87}], "articleCounts": {"eng": 6}, "sentiment": 0.2470588235294118, "wgt": 449020800, "relevance": 1}