\hypertarget{cmsis__gcc_8h_source}{}\doxysection{cmsis\+\_\+gcc.\+h}
\label{cmsis__gcc_8h_source}\index{Drivers/CMSIS/Include/cmsis\_gcc.h@{Drivers/CMSIS/Include/cmsis\_gcc.h}}
\mbox{\hyperlink{cmsis__gcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GCC\_H}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_H}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* ignore some GCC warnings */}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#pragma GCC diagnostic push}}
\DoxyCodeLine{30 \textcolor{preprocessor}{\#pragma GCC diagnostic ignored "{}-\/Wsign-\/conversion"{}}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#pragma GCC diagnostic ignored "{}-\/Wconversion"{}}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#pragma GCC diagnostic ignored "{}-\/Wunused-\/parameter"{}}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{comment}{/* Fallback for \_\_has\_builtin */}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#ifndef \_\_has\_builtin}}
\DoxyCodeLine{36 \textcolor{preprocessor}{  \#define \_\_has\_builtin(x) (0)}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{38 }
\DoxyCodeLine{39 \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#ifndef   \_\_ASM}}
\DoxyCodeLine{41 \textcolor{preprocessor}{  \#define \_\_ASM                                  \_\_asm}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#ifndef   \_\_INLINE}}
\DoxyCodeLine{44 \textcolor{preprocessor}{  \#define \_\_INLINE                               inline}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_INLINE}}
\DoxyCodeLine{47 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE                        static inline}}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_FORCEINLINE                 }}
\DoxyCodeLine{50 \textcolor{preprocessor}{  \#define \_\_STATIC\_FORCEINLINE                   \_\_attribute\_\_((always\_inline)) static inline}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#endif                                           }}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#ifndef   \_\_NO\_RETURN}}
\DoxyCodeLine{53 \textcolor{preprocessor}{  \#define \_\_NO\_RETURN                            \_\_attribute\_\_((\_\_noreturn\_\_))}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#ifndef   \_\_USED}}
\DoxyCodeLine{56 \textcolor{preprocessor}{  \#define \_\_USED                                 \_\_attribute\_\_((used))}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#ifndef   \_\_WEAK}}
\DoxyCodeLine{59 \textcolor{preprocessor}{  \#define \_\_WEAK                                 \_\_attribute\_\_((weak))}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#ifndef   \_\_PACKED}}
\DoxyCodeLine{62 \textcolor{preprocessor}{  \#define \_\_PACKED                               \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_STRUCT}}
\DoxyCodeLine{65 \textcolor{preprocessor}{  \#define \_\_PACKED\_STRUCT                        struct \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_UNION}}
\DoxyCodeLine{68 \textcolor{preprocessor}{  \#define \_\_PACKED\_UNION                         union \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32        }\textcolor{comment}{/* deprecated */}\textcolor{preprocessor}{}}
\DoxyCodeLine{71 \textcolor{preprocessor}{  \#pragma GCC diagnostic push}}
\DoxyCodeLine{72 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{73 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wattributes"{}}}
\DoxyCodeLine{74   \textcolor{keyword}{struct }\_\_attribute\_\_((packed)) T\_UINT32 \{ uint32\_t v; \};}
\DoxyCodeLine{75 \textcolor{preprocessor}{  \#pragma GCC diagnostic pop}}
\DoxyCodeLine{76 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32(x)                  (((struct T\_UINT32 *)(x))-\/>v)}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT16\_WRITE}}
\DoxyCodeLine{79 \textcolor{preprocessor}{  \#pragma GCC diagnostic push}}
\DoxyCodeLine{80 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wattributes"{}}}
\DoxyCodeLine{82   \_\_PACKED\_STRUCT T\_UINT16\_WRITE \{ uint16\_t v; \};}
\DoxyCodeLine{83 \textcolor{preprocessor}{  \#pragma GCC diagnostic pop}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT16\_WRITE(addr, val)    (void)((((struct T\_UINT16\_WRITE *)(void *)(addr))-\/>v) = (val))}}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT16\_READ}}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#pragma GCC diagnostic push}}
\DoxyCodeLine{88 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wattributes"{}}}
\DoxyCodeLine{90   \_\_PACKED\_STRUCT T\_UINT16\_READ \{ uint16\_t v; \};}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#pragma GCC diagnostic pop}}
\DoxyCodeLine{92 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT16\_READ(addr)          (((const struct T\_UINT16\_READ *)(const void *)(addr))-\/>v)}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32\_WRITE}}
\DoxyCodeLine{95 \textcolor{preprocessor}{  \#pragma GCC diagnostic push}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{97 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wattributes"{}}}
\DoxyCodeLine{98   \_\_PACKED\_STRUCT T\_UINT32\_WRITE \{ uint32\_t v; \};}
\DoxyCodeLine{99 \textcolor{preprocessor}{  \#pragma GCC diagnostic pop}}
\DoxyCodeLine{100 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32\_WRITE(addr, val)    (void)((((struct T\_UINT32\_WRITE *)(void *)(addr))-\/>v) = (val))}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32\_READ}}
\DoxyCodeLine{103 \textcolor{preprocessor}{  \#pragma GCC diagnostic push}}
\DoxyCodeLine{104 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{105 \textcolor{preprocessor}{  \#pragma GCC diagnostic ignored "{}-\/Wattributes"{}}}
\DoxyCodeLine{106   \_\_PACKED\_STRUCT T\_UINT32\_READ \{ uint32\_t v; \};}
\DoxyCodeLine{107 \textcolor{preprocessor}{  \#pragma GCC diagnostic pop}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32\_READ(addr)          (((const struct T\_UINT32\_READ *)(const void *)(addr))-\/>v)}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#ifndef   \_\_ALIGNED}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#define \_\_ALIGNED(x)                           \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#ifndef   \_\_RESTRICT}}
\DoxyCodeLine{114 \textcolor{preprocessor}{  \#define \_\_RESTRICT                             \_\_restrict}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 }
\DoxyCodeLine{118 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Core Function Access  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{129 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gae84bf4e95944e61937f4ed2453e5ef23}{\_\_enable\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{130 \{}
\DoxyCodeLine{131   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}cpsie i"{}} : : : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{132 \}}
\DoxyCodeLine{133 }
\DoxyCodeLine{134 }
\DoxyCodeLine{140 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga2299877e4ba3e162ca9dbabd6e0abef6}{\_\_disable\_irq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{141 \{}
\DoxyCodeLine{142   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}cpsid i"{}} : : : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{143 \}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 }
\DoxyCodeLine{151 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga7dd5c942bee32f055b90153feb950f59}{\_\_get\_CONTROL}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{152 \{}
\DoxyCodeLine{153   uint32\_t result;}
\DoxyCodeLine{154 }
\DoxyCodeLine{155   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, control"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{156   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{157 \}}
\DoxyCodeLine{158 }
\DoxyCodeLine{159 }
\DoxyCodeLine{160 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{166 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_CONTROL\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{167 \{}
\DoxyCodeLine{168   uint32\_t result;}
\DoxyCodeLine{169 }
\DoxyCodeLine{170   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, control\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{171   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{172 \}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{174 }
\DoxyCodeLine{175 }
\DoxyCodeLine{181 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga0102d0939d9b26c5c792be6bf5fd550f}{\_\_set\_CONTROL}}(uint32\_t control)}
\DoxyCodeLine{182 \{}
\DoxyCodeLine{183   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR control, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (control) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{184 \}}
\DoxyCodeLine{185 }
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{193 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_CONTROL\_NS(uint32\_t control)}
\DoxyCodeLine{194 \{}
\DoxyCodeLine{195   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR control\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (control) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{196 \}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{198 }
\DoxyCodeLine{199 }
\DoxyCodeLine{205 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf15a71855b9d731d11de92704c82bd18}{\_\_get\_IPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{206 \{}
\DoxyCodeLine{207   uint32\_t result;}
\DoxyCodeLine{208 }
\DoxyCodeLine{209   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, ipsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{210   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{211 \}}
\DoxyCodeLine{212 }
\DoxyCodeLine{213 }
\DoxyCodeLine{219 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gadff4f1e599946e8ae96fba17b5245f04}{\_\_get\_APSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{220 \{}
\DoxyCodeLine{221   uint32\_t result;}
\DoxyCodeLine{222 }
\DoxyCodeLine{223   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, apsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{224   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{225 \}}
\DoxyCodeLine{226 }
\DoxyCodeLine{227 }
\DoxyCodeLine{233 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga94c675a736d4754a5f73d8748b24aa11}{\_\_get\_xPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{234 \{}
\DoxyCodeLine{235   uint32\_t result;}
\DoxyCodeLine{236 }
\DoxyCodeLine{237   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, xpsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{238   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{239 \}}
\DoxyCodeLine{240 }
\DoxyCodeLine{241 }
\DoxyCodeLine{247 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga826c53e30812e350c77f58aac9f42bcb}{\_\_get\_PSP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{248 \{}
\DoxyCodeLine{249   uint32\_t result;}
\DoxyCodeLine{250 }
\DoxyCodeLine{251   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psp"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{252   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{253 \}}
\DoxyCodeLine{254 }
\DoxyCodeLine{255 }
\DoxyCodeLine{256 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{262 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{263 \{}
\DoxyCodeLine{264   uint32\_t result;}
\DoxyCodeLine{265 }
\DoxyCodeLine{266   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psp\_ns"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{267   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{268 \}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{270 }
\DoxyCodeLine{271 }
\DoxyCodeLine{277 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga21f50fc02c3927a8ebf0bc3678c06862}{\_\_set\_PSP}}(uint32\_t topOfProcStack)}
\DoxyCodeLine{278 \{}
\DoxyCodeLine{279   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psp, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfProcStack) : );}
\DoxyCodeLine{280 \}}
\DoxyCodeLine{281 }
\DoxyCodeLine{282 }
\DoxyCodeLine{283 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{289 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PSP\_NS(uint32\_t topOfProcStack)}
\DoxyCodeLine{290 \{}
\DoxyCodeLine{291   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfProcStack) : );}
\DoxyCodeLine{292 \}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{294 }
\DoxyCodeLine{295 }
\DoxyCodeLine{301 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga667e7b8b97b4a30f445ae45d37588e45}{\_\_get\_MSP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{302 \{}
\DoxyCodeLine{303   uint32\_t result;}
\DoxyCodeLine{304 }
\DoxyCodeLine{305   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msp"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{306   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{307 \}}
\DoxyCodeLine{308 }
\DoxyCodeLine{309 }
\DoxyCodeLine{310 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{316 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_MSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{317 \{}
\DoxyCodeLine{318   uint32\_t result;}
\DoxyCodeLine{319 }
\DoxyCodeLine{320   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msp\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{321   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{322 \}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{324 }
\DoxyCodeLine{325 }
\DoxyCodeLine{331 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga08b66e2b60a46fada36d90d2bc1e7c9b}{\_\_set\_MSP}}(uint32\_t topOfMainStack)}
\DoxyCodeLine{332 \{}
\DoxyCodeLine{333   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msp, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfMainStack) : );}
\DoxyCodeLine{334 \}}
\DoxyCodeLine{335 }
\DoxyCodeLine{336 }
\DoxyCodeLine{337 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{343 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_MSP\_NS(uint32\_t topOfMainStack)}
\DoxyCodeLine{344 \{}
\DoxyCodeLine{345   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfMainStack) : );}
\DoxyCodeLine{346 \}}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{348 }
\DoxyCodeLine{349 }
\DoxyCodeLine{350 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{356 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_SP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{357 \{}
\DoxyCodeLine{358   uint32\_t result;}
\DoxyCodeLine{359 }
\DoxyCodeLine{360   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, sp\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{361   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{362 \}}
\DoxyCodeLine{363 }
\DoxyCodeLine{364 }
\DoxyCodeLine{370 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_SP\_NS(uint32\_t topOfStack)}
\DoxyCodeLine{371 \{}
\DoxyCodeLine{372   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR sp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfStack) : );}
\DoxyCodeLine{373 \}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{375 }
\DoxyCodeLine{376 }
\DoxyCodeLine{382 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga4ff59fb9e280d19e79e6875863a65f0a}{\_\_get\_PRIMASK}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{383 \{}
\DoxyCodeLine{384   uint32\_t result;}
\DoxyCodeLine{385 }
\DoxyCodeLine{386   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, primask"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) :: \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{387   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{388 \}}
\DoxyCodeLine{389 }
\DoxyCodeLine{390 }
\DoxyCodeLine{391 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{397 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PRIMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{398 \{}
\DoxyCodeLine{399   uint32\_t result;}
\DoxyCodeLine{400 }
\DoxyCodeLine{401   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, primask\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) :: \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{402   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{403 \}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{405 }
\DoxyCodeLine{406 }
\DoxyCodeLine{412 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf4a17d3be7dbb066489836d849930d92}{\_\_set\_PRIMASK}}(uint32\_t priMask)}
\DoxyCodeLine{413 \{}
\DoxyCodeLine{414   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR primask, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (priMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{415 \}}
\DoxyCodeLine{416 }
\DoxyCodeLine{417 }
\DoxyCodeLine{418 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{424 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PRIMASK\_NS(uint32\_t priMask)}
\DoxyCodeLine{425 \{}
\DoxyCodeLine{426   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR primask\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (priMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{427 \}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{429 }
\DoxyCodeLine{430 }
\DoxyCodeLine{431 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{433 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    )}}
\DoxyCodeLine{439 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_enable\_fault\_irq(\textcolor{keywordtype}{void})}
\DoxyCodeLine{440 \{}
\DoxyCodeLine{441   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}cpsie f"{}} : : : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{442 \}}
\DoxyCodeLine{443 }
\DoxyCodeLine{444 }
\DoxyCodeLine{450 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_disable\_fault\_irq(\textcolor{keywordtype}{void})}
\DoxyCodeLine{451 \{}
\DoxyCodeLine{452   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}cpsid f"{}} : : : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{453 \}}
\DoxyCodeLine{454 }
\DoxyCodeLine{455 }
\DoxyCodeLine{461 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_BASEPRI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{462 \{}
\DoxyCodeLine{463   uint32\_t result;}
\DoxyCodeLine{464 }
\DoxyCodeLine{465   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, basepri"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{466   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{467 \}}
\DoxyCodeLine{468 }
\DoxyCodeLine{469 }
\DoxyCodeLine{470 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{476 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_BASEPRI\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{477 \{}
\DoxyCodeLine{478   uint32\_t result;}
\DoxyCodeLine{479 }
\DoxyCodeLine{480   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, basepri\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{481   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{482 \}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{484 }
\DoxyCodeLine{485 }
\DoxyCodeLine{491 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_BASEPRI(uint32\_t basePri)}
\DoxyCodeLine{492 \{}
\DoxyCodeLine{493   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{494 \}}
\DoxyCodeLine{495 }
\DoxyCodeLine{496 }
\DoxyCodeLine{497 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{503 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_BASEPRI\_NS(uint32\_t basePri)}
\DoxyCodeLine{504 \{}
\DoxyCodeLine{505   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{506 \}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{508 }
\DoxyCodeLine{509 }
\DoxyCodeLine{516 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_BASEPRI\_MAX(uint32\_t basePri)}
\DoxyCodeLine{517 \{}
\DoxyCodeLine{518   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri\_max, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{519 \}}
\DoxyCodeLine{520 }
\DoxyCodeLine{521 }
\DoxyCodeLine{527 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_FAULTMASK(\textcolor{keywordtype}{void})}
\DoxyCodeLine{528 \{}
\DoxyCodeLine{529   uint32\_t result;}
\DoxyCodeLine{530 }
\DoxyCodeLine{531   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, faultmask"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{532   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{533 \}}
\DoxyCodeLine{534 }
\DoxyCodeLine{535 }
\DoxyCodeLine{536 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{542 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_FAULTMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{543 \{}
\DoxyCodeLine{544   uint32\_t result;}
\DoxyCodeLine{545 }
\DoxyCodeLine{546   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, faultmask\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{547   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{548 \}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{550 }
\DoxyCodeLine{551 }
\DoxyCodeLine{557 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_FAULTMASK(uint32\_t faultMask)}
\DoxyCodeLine{558 \{}
\DoxyCodeLine{559   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR faultmask, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (faultMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{560 \}}
\DoxyCodeLine{561 }
\DoxyCodeLine{562 }
\DoxyCodeLine{563 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{569 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_FAULTMASK\_NS(uint32\_t faultMask)}
\DoxyCodeLine{570 \{}
\DoxyCodeLine{571   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR faultmask\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (faultMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{572 \}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{574 }
\DoxyCodeLine{575 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{576 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{577 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{578 }
\DoxyCodeLine{579 }
\DoxyCodeLine{580 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{581 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{582 }
\DoxyCodeLine{592 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_PSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{593 \{}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{595 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{596     \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{597   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{599   uint32\_t result;}
\DoxyCodeLine{600   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psplim"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{601   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{603 \}}
\DoxyCodeLine{604 }
\DoxyCodeLine{605 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{614 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{615 \{}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{617   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{618   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{620   uint32\_t result;}
\DoxyCodeLine{621   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psplim\_ns"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{622   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{624 \}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{626 }
\DoxyCodeLine{627 }
\DoxyCodeLine{637 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_PSPLIM(uint32\_t ProcStackPtrLimit)}
\DoxyCodeLine{638 \{}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{641   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{642   (void)ProcStackPtrLimit;}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{644   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psplim, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (ProcStackPtrLimit));}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{646 \}}
\DoxyCodeLine{647 }
\DoxyCodeLine{648 }
\DoxyCodeLine{649 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{658 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PSPLIM\_NS(uint32\_t ProcStackPtrLimit)}
\DoxyCodeLine{659 \{}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{661   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{662   (void)ProcStackPtrLimit;}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{664   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psplim\_ns, \%0\(\backslash\)n"{}} : : \textcolor{stringliteral}{"{}r"{}} (ProcStackPtrLimit));}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{666 \}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{668 }
\DoxyCodeLine{669 }
\DoxyCodeLine{679 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_MSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{680 \{}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{682 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{683   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{684   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{686   uint32\_t result;}
\DoxyCodeLine{687   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msplim"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{688   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{690 \}}
\DoxyCodeLine{691 }
\DoxyCodeLine{692 }
\DoxyCodeLine{693 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{702 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_MSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{703 \{}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{705   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{706   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{708   uint32\_t result;}
\DoxyCodeLine{709   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msplim\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{710   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{712 \}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{714 }
\DoxyCodeLine{715 }
\DoxyCodeLine{725 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_MSPLIM(uint32\_t MainStackPtrLimit)}
\DoxyCodeLine{726 \{}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{728 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{729   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{730   (void)MainStackPtrLimit;}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{732   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msplim, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (MainStackPtrLimit));}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{734 \}}
\DoxyCodeLine{735 }
\DoxyCodeLine{736 }
\DoxyCodeLine{737 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{746 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_MSPLIM\_NS(uint32\_t MainStackPtrLimit)}
\DoxyCodeLine{747 \{}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{749   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{750   (void)MainStackPtrLimit;}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{752   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msplim\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (MainStackPtrLimit));}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{754 \}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{756 }
\DoxyCodeLine{757 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{758 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{759 }
\DoxyCodeLine{760 }
\DoxyCodeLine{766 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga6a275172e274ea7ce6c22030d07c6c64}{\_\_get\_FPSCR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{767 \{}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#if ((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{     (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     )}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#if \_\_has\_builtin(\_\_builtin\_arm\_get\_fpscr) }}
\DoxyCodeLine{771 \textcolor{comment}{// Re-\/enable using built-\/in when GCC has been fixed}}
\DoxyCodeLine{772 \textcolor{comment}{// || (\_\_GNUC\_\_ > 7) || (\_\_GNUC\_\_ == 7 \&\& \_\_GNUC\_MINOR\_\_ >= 2)}}
\DoxyCodeLine{773   \textcolor{comment}{/* see https://gcc.gnu.org/ml/gcc-\/patches/2017-\/04/msg00443.html */}}
\DoxyCodeLine{774   \textcolor{keywordflow}{return} \_\_builtin\_arm\_get\_fpscr();}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{776   uint32\_t result;}
\DoxyCodeLine{777 }
\DoxyCodeLine{778   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}VMRS \%0, fpscr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{779   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{782   \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{784 \}}
\DoxyCodeLine{785 }
\DoxyCodeLine{786 }
\DoxyCodeLine{792 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga63aa6f7ed41dcaf39cbccb11e812ad4e}{\_\_set\_FPSCR}}(uint32\_t fpscr)}
\DoxyCodeLine{793 \{}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#if ((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{     (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     )}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#if \_\_has\_builtin(\_\_builtin\_arm\_set\_fpscr)}}
\DoxyCodeLine{797 \textcolor{comment}{// Re-\/enable using built-\/in when GCC has been fixed}}
\DoxyCodeLine{798 \textcolor{comment}{// || (\_\_GNUC\_\_ > 7) || (\_\_GNUC\_\_ == 7 \&\& \_\_GNUC\_MINOR\_\_ >= 2)}}
\DoxyCodeLine{799   \textcolor{comment}{/* see https://gcc.gnu.org/ml/gcc-\/patches/2017-\/04/msg00443.html */}}
\DoxyCodeLine{800   \_\_builtin\_arm\_set\_fpscr(fpscr);}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{802   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}VMSR fpscr, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (fpscr) : \textcolor{stringliteral}{"{}vfpcc"{}}, \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{805   (void)fpscr;}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{807 \}}
\DoxyCodeLine{808 }
\DoxyCodeLine{809 }
\DoxyCodeLine{813 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Core Instruction Access  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{819 \textcolor{comment}{/* Define macros for porting to both thumb1 and thumb2.}}
\DoxyCodeLine{820 \textcolor{comment}{ * For thumb1, use low register (r0-\/r7), specified by constraint "{}l"{}}}
\DoxyCodeLine{821 \textcolor{comment}{ * Otherwise, use general registers, specified by constraint "{}r"{} */}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#if defined (\_\_thumb\_\_) \&\& !defined (\_\_thumb2\_\_)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_OUT\_REG(r) "{}=l"{}} (r)}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_RW\_REG(r) "{}+l"{}} (r)}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_USE\_REG(r) "{}l"{}} (r)}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_OUT\_REG(r) "{}=r"{}} (r)}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_RW\_REG(r) "{}+r"{}} (r)}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_USE\_REG(r) "{}r"{}} (r)}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{831 }
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define \_\_NOP()                             \_\_ASM volatile ("{}nop"{}})}
\DoxyCodeLine{837 }
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define \_\_WFI()                             \_\_ASM volatile ("{}wfi"{}})}
\DoxyCodeLine{843 }
\DoxyCodeLine{844 }
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define \_\_WFE()                             \_\_ASM volatile ("{}wfe"{}})}
\DoxyCodeLine{851 }
\DoxyCodeLine{852 }
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define \_\_SEV()                             \_\_ASM volatile ("{}sev"{}})}
\DoxyCodeLine{858 }
\DoxyCodeLine{859 }
\DoxyCodeLine{866 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{867 \{}
\DoxyCodeLine{868   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}isb 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{869 \}}
\DoxyCodeLine{870 }
\DoxyCodeLine{871 }
\DoxyCodeLine{877 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{878 \{}
\DoxyCodeLine{879   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}dsb 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{880 \}}
\DoxyCodeLine{881 }
\DoxyCodeLine{882 }
\DoxyCodeLine{888 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab1ea24daaaaee9c828f90cbca330cb5e}{\_\_DMB}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{889 \{}
\DoxyCodeLine{890   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}dmb 0xF"{}}:::\textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{891 \}}
\DoxyCodeLine{892 }
\DoxyCodeLine{893 }
\DoxyCodeLine{900 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gadb92679719950635fba8b1b954072695}{\_\_REV}}(uint32\_t value)}
\DoxyCodeLine{901 \{}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 5)}}
\DoxyCodeLine{903   \textcolor{keywordflow}{return} \_\_builtin\_bswap32(value);}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{905   uint32\_t result;}
\DoxyCodeLine{906 }
\DoxyCodeLine{907   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}rev \%0, \%1"{}} : \_\_CMSIS\_GCC\_OUT\_REG (result) : \_\_CMSIS\_GCC\_USE\_REG (value) );}
\DoxyCodeLine{908   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{910 \}}
\DoxyCodeLine{911 }
\DoxyCodeLine{912 }
\DoxyCodeLine{919 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaa12aedd096506c9639c1581acd5c6a78}{\_\_REV16}}(uint32\_t value)}
\DoxyCodeLine{920 \{}
\DoxyCodeLine{921   uint32\_t result;}
\DoxyCodeLine{922 }
\DoxyCodeLine{923   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}rev16 \%0, \%1"{}} : \_\_CMSIS\_GCC\_OUT\_REG (result) : \_\_CMSIS\_GCC\_USE\_REG (value) );}
\DoxyCodeLine{924   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{925 \}}
\DoxyCodeLine{926 }
\DoxyCodeLine{927 }
\DoxyCodeLine{934 \_\_STATIC\_FORCEINLINE int16\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gacb695341318226a5f69ed508166622ac}{\_\_REVSH}}(int16\_t value)}
\DoxyCodeLine{935 \{}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 8)}}
\DoxyCodeLine{937   \textcolor{keywordflow}{return} (int16\_t)\_\_builtin\_bswap16(value);}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{939   int16\_t result;}
\DoxyCodeLine{940 }
\DoxyCodeLine{941   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}revsh \%0, \%1"{}} : \_\_CMSIS\_GCC\_OUT\_REG (result) : \_\_CMSIS\_GCC\_USE\_REG (value) );}
\DoxyCodeLine{942   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{944 \}}
\DoxyCodeLine{945 }
\DoxyCodeLine{946 }
\DoxyCodeLine{954 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab16acb6456176f1e87a4f2724c2b6028}{\_\_ROR}}(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{955 \{}
\DoxyCodeLine{956   op2 \%= 32U;}
\DoxyCodeLine{957   \textcolor{keywordflow}{if} (op2 == 0U)}
\DoxyCodeLine{958   \{}
\DoxyCodeLine{959     \textcolor{keywordflow}{return} op1;}
\DoxyCodeLine{960   \}}
\DoxyCodeLine{961   \textcolor{keywordflow}{return} (op1 >> op2) | (op1 << (32U -\/ op2));}
\DoxyCodeLine{962 \}}
\DoxyCodeLine{963 }
\DoxyCodeLine{964 }
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define \_\_BKPT(value)                       \_\_ASM volatile ("{}bkpt "{}}\#value)}
\DoxyCodeLine{973 }
\DoxyCodeLine{974 }
\DoxyCodeLine{981 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf944a7b7d8fd70164cca27669316bcf7}{\_\_RBIT}}(uint32\_t value)}
\DoxyCodeLine{982 \{}
\DoxyCodeLine{983   uint32\_t result;}
\DoxyCodeLine{984 }
\DoxyCodeLine{985 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    )}}
\DoxyCodeLine{988    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}rbit \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (value) );}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{990   uint32\_t s = (4U \textcolor{comment}{/*sizeof(v)*/} * 8U) -\/ 1U; \textcolor{comment}{/* extra shift needed at end */}}
\DoxyCodeLine{991 }
\DoxyCodeLine{992   result = value;                      \textcolor{comment}{/* r will be reversed bits of v; first get LSB of v */}}
\DoxyCodeLine{993   \textcolor{keywordflow}{for} (value >>= 1U; value != 0U; value >>= 1U)}
\DoxyCodeLine{994   \{}
\DoxyCodeLine{995     result <<= 1U;}
\DoxyCodeLine{996     result |= value \& 1U;}
\DoxyCodeLine{997     s-\/-\/;}
\DoxyCodeLine{998   \}}
\DoxyCodeLine{999   result <<= s;                        \textcolor{comment}{/* shift when v's highest bits are zero */}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1001   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{1002 \}}
\DoxyCodeLine{1003 }
\DoxyCodeLine{1004 }
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define \_\_CLZ             (uint8\_t)\_\_builtin\_clz}}
\DoxyCodeLine{1012 }
\DoxyCodeLine{1013 }
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{1024 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDREXB(\textcolor{keyword}{volatile} uint8\_t *addr)}
\DoxyCodeLine{1025 \{}
\DoxyCodeLine{1026     uint32\_t result;}
\DoxyCodeLine{1027 }
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 8)}}
\DoxyCodeLine{1029    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrexb \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*addr) );}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1031     \textcolor{comment}{/* Prior to GCC 4.8, "{}Q"{} will be expanded to [rx, \#0] which is not}}
\DoxyCodeLine{1032 \textcolor{comment}{       accepted by assembler. So has to use following less efficient pattern.}}
\DoxyCodeLine{1033 \textcolor{comment}{    */}}
\DoxyCodeLine{1034    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrexb \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (addr) : \textcolor{stringliteral}{"{}memory"{}} );}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1036    \textcolor{keywordflow}{return} ((uint8\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1037 \}}
\DoxyCodeLine{1038 }
\DoxyCodeLine{1039 }
\DoxyCodeLine{1046 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDREXH(\textcolor{keyword}{volatile} uint16\_t *addr)}
\DoxyCodeLine{1047 \{}
\DoxyCodeLine{1048     uint32\_t result;}
\DoxyCodeLine{1049 }
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 8)}}
\DoxyCodeLine{1051    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrexh \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*addr) );}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1053     \textcolor{comment}{/* Prior to GCC 4.8, "{}Q"{} will be expanded to [rx, \#0] which is not}}
\DoxyCodeLine{1054 \textcolor{comment}{       accepted by assembler. So has to use following less efficient pattern.}}
\DoxyCodeLine{1055 \textcolor{comment}{    */}}
\DoxyCodeLine{1056    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrexh \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (addr) : \textcolor{stringliteral}{"{}memory"{}} );}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1058    \textcolor{keywordflow}{return} ((uint16\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1059 \}}
\DoxyCodeLine{1060 }
\DoxyCodeLine{1061 }
\DoxyCodeLine{1068 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDREXW(\textcolor{keyword}{volatile} uint32\_t *addr)}
\DoxyCodeLine{1069 \{}
\DoxyCodeLine{1070     uint32\_t result;}
\DoxyCodeLine{1071 }
\DoxyCodeLine{1072    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrex \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*addr) );}
\DoxyCodeLine{1073    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1074 \}}
\DoxyCodeLine{1075 }
\DoxyCodeLine{1076 }
\DoxyCodeLine{1085 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STREXB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *addr)}
\DoxyCodeLine{1086 \{}
\DoxyCodeLine{1087    uint32\_t result;}
\DoxyCodeLine{1088 }
\DoxyCodeLine{1089    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strexb \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*addr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1090    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1091 \}}
\DoxyCodeLine{1092 }
\DoxyCodeLine{1093 }
\DoxyCodeLine{1102 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STREXH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *addr)}
\DoxyCodeLine{1103 \{}
\DoxyCodeLine{1104    uint32\_t result;}
\DoxyCodeLine{1105 }
\DoxyCodeLine{1106    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strexh \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*addr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1107    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1108 \}}
\DoxyCodeLine{1109 }
\DoxyCodeLine{1110 }
\DoxyCodeLine{1119 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STREXW(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *addr)}
\DoxyCodeLine{1120 \{}
\DoxyCodeLine{1121    uint32\_t result;}
\DoxyCodeLine{1122 }
\DoxyCodeLine{1123    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strex \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*addr) : \textcolor{stringliteral}{"{}r"{}} (value) );}
\DoxyCodeLine{1124    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1125 \}}
\DoxyCodeLine{1126 }
\DoxyCodeLine{1127 }
\DoxyCodeLine{1132 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_CLREX(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1133 \{}
\DoxyCodeLine{1134   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}clrex"{}} ::: \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{1135 \}}
\DoxyCodeLine{1136 }
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1138 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1139 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1140 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1141 }
\DoxyCodeLine{1142 }
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    )}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define \_\_SSAT(ARG1,ARG2) \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\_\_extension\_\_ \(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{  int32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{  \_\_ASM ("{}ssat \%0, \%1, \%2"{}} : "{}=r"{} (\_\_RES) :  "{}I"{} (ARG2), "{}r"{} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{1158   \_\_RES; \(\backslash\)}
\DoxyCodeLine{1159  \})}
\DoxyCodeLine{1160 }
\DoxyCodeLine{1161 }
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define \_\_USAT(ARG1,ARG2) \(\backslash\)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{ \_\_extension\_\_ \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{  uint32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{  \_\_ASM ("{}usat \%0, \%1, \%2"{}} : "{}=r"{} (\_\_RES) :  "{}I"{} (ARG2), "{}r"{} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{1174   \_\_RES; \(\backslash\)}
\DoxyCodeLine{1175  \})}
\DoxyCodeLine{1176 }
\DoxyCodeLine{1177 }
\DoxyCodeLine{1185 \_\_STATIC\_FORCEINLINE uint32\_t \_\_RRX(uint32\_t value)}
\DoxyCodeLine{1186 \{}
\DoxyCodeLine{1187   uint32\_t result;}
\DoxyCodeLine{1188 }
\DoxyCodeLine{1189   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}rrx \%0, \%1"{}} : \_\_CMSIS\_GCC\_OUT\_REG (result) : \_\_CMSIS\_GCC\_USE\_REG (value) );}
\DoxyCodeLine{1190   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1191 \}}
\DoxyCodeLine{1192 }
\DoxyCodeLine{1193 }
\DoxyCodeLine{1200 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDRBT(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1201 \{}
\DoxyCodeLine{1202     uint32\_t result;}
\DoxyCodeLine{1203 }
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 8)}}
\DoxyCodeLine{1205    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrbt \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1207     \textcolor{comment}{/* Prior to GCC 4.8, "{}Q"{} will be expanded to [rx, \#0] which is not}}
\DoxyCodeLine{1208 \textcolor{comment}{       accepted by assembler. So has to use following less efficient pattern.}}
\DoxyCodeLine{1209 \textcolor{comment}{    */}}
\DoxyCodeLine{1210    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrbt \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (ptr) : \textcolor{stringliteral}{"{}memory"{}} );}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1212    \textcolor{keywordflow}{return} ((uint8\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1213 \}}
\DoxyCodeLine{1214 }
\DoxyCodeLine{1215 }
\DoxyCodeLine{1222 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDRHT(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1223 \{}
\DoxyCodeLine{1224     uint32\_t result;}
\DoxyCodeLine{1225 }
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#if (\_\_GNUC\_\_ > 4) || (\_\_GNUC\_\_ == 4 \&\& \_\_GNUC\_MINOR\_\_ >= 8)}}
\DoxyCodeLine{1227    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrht \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1229     \textcolor{comment}{/* Prior to GCC 4.8, "{}Q"{} will be expanded to [rx, \#0] which is not}}
\DoxyCodeLine{1230 \textcolor{comment}{       accepted by assembler. So has to use following less efficient pattern.}}
\DoxyCodeLine{1231 \textcolor{comment}{    */}}
\DoxyCodeLine{1232    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrht \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (ptr) : \textcolor{stringliteral}{"{}memory"{}} );}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1234    \textcolor{keywordflow}{return} ((uint16\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1235 \}}
\DoxyCodeLine{1236 }
\DoxyCodeLine{1237 }
\DoxyCodeLine{1244 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDRT(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1245 \{}
\DoxyCodeLine{1246     uint32\_t result;}
\DoxyCodeLine{1247 }
\DoxyCodeLine{1248    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrt \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1249    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1250 \}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 }
\DoxyCodeLine{1259 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRBT(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1260 \{}
\DoxyCodeLine{1261    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strbt \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1262 \}}
\DoxyCodeLine{1263 }
\DoxyCodeLine{1264 }
\DoxyCodeLine{1271 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRHT(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1272 \{}
\DoxyCodeLine{1273    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strht \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1274 \}}
\DoxyCodeLine{1275 }
\DoxyCodeLine{1276 }
\DoxyCodeLine{1283 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRT(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1284 \{}
\DoxyCodeLine{1285    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strt \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} (value) );}
\DoxyCodeLine{1286 \}}
\DoxyCodeLine{1287 }
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#else  }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1289 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1290 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1291 }
\DoxyCodeLine{1299 \_\_STATIC\_FORCEINLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga372c0535573dde3e37f0f08c774a3487}{\_\_SSAT}}(int32\_t val, uint32\_t sat)}
\DoxyCodeLine{1300 \{}
\DoxyCodeLine{1301   \textcolor{keywordflow}{if} ((sat >= 1U) \&\& (sat <= 32U))}
\DoxyCodeLine{1302   \{}
\DoxyCodeLine{1303     \textcolor{keyword}{const} int32\_t max = (int32\_t)((1U << (sat -\/ 1U)) -\/ 1U);}
\DoxyCodeLine{1304     \textcolor{keyword}{const} int32\_t min = -\/1 -\/ max ;}
\DoxyCodeLine{1305     \textcolor{keywordflow}{if} (val > max)}
\DoxyCodeLine{1306     \{}
\DoxyCodeLine{1307       \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{1308     \}}
\DoxyCodeLine{1309     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < min)}
\DoxyCodeLine{1310     \{}
\DoxyCodeLine{1311       \textcolor{keywordflow}{return} min;}
\DoxyCodeLine{1312     \}}
\DoxyCodeLine{1313   \}}
\DoxyCodeLine{1314   \textcolor{keywordflow}{return} val;}
\DoxyCodeLine{1315 \}}
\DoxyCodeLine{1316 }
\DoxyCodeLine{1324 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga6562dbd8182d1571e22dbca7ebdfa9bc}{\_\_USAT}}(int32\_t val, uint32\_t sat)}
\DoxyCodeLine{1325 \{}
\DoxyCodeLine{1326   \textcolor{keywordflow}{if} (sat <= 31U)}
\DoxyCodeLine{1327   \{}
\DoxyCodeLine{1328     \textcolor{keyword}{const} uint32\_t max = ((1U << sat) -\/ 1U);}
\DoxyCodeLine{1329     \textcolor{keywordflow}{if} (val > (int32\_t)max)}
\DoxyCodeLine{1330     \{}
\DoxyCodeLine{1331       \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{1332     \}}
\DoxyCodeLine{1333     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < 0)}
\DoxyCodeLine{1334     \{}
\DoxyCodeLine{1335       \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{1336     \}}
\DoxyCodeLine{1337   \}}
\DoxyCodeLine{1338   \textcolor{keywordflow}{return} (uint32\_t)val;}
\DoxyCodeLine{1339 \}}
\DoxyCodeLine{1340 }
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1342 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1343 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1344 }
\DoxyCodeLine{1345 }
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{1354 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDAB(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1355 \{}
\DoxyCodeLine{1356     uint32\_t result;}
\DoxyCodeLine{1357 }
\DoxyCodeLine{1358    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldab \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1359    \textcolor{keywordflow}{return} ((uint8\_t) result);}
\DoxyCodeLine{1360 \}}
\DoxyCodeLine{1361 }
\DoxyCodeLine{1362 }
\DoxyCodeLine{1369 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDAH(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1370 \{}
\DoxyCodeLine{1371     uint32\_t result;}
\DoxyCodeLine{1372 }
\DoxyCodeLine{1373    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldah \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1374    \textcolor{keywordflow}{return} ((uint16\_t) result);}
\DoxyCodeLine{1375 \}}
\DoxyCodeLine{1376 }
\DoxyCodeLine{1377 }
\DoxyCodeLine{1384 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDA(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1385 \{}
\DoxyCodeLine{1386     uint32\_t result;}
\DoxyCodeLine{1387 }
\DoxyCodeLine{1388    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}lda \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1389    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1390 \}}
\DoxyCodeLine{1391 }
\DoxyCodeLine{1392 }
\DoxyCodeLine{1399 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STLB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1400 \{}
\DoxyCodeLine{1401    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlb \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1402 \}}
\DoxyCodeLine{1403 }
\DoxyCodeLine{1404 }
\DoxyCodeLine{1411 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STLH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1412 \{}
\DoxyCodeLine{1413    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlh \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1414 \}}
\DoxyCodeLine{1415 }
\DoxyCodeLine{1416 }
\DoxyCodeLine{1423 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STL(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1424 \{}
\DoxyCodeLine{1425    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stl \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1426 \}}
\DoxyCodeLine{1427 }
\DoxyCodeLine{1428 }
\DoxyCodeLine{1435 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDAEXB(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1436 \{}
\DoxyCodeLine{1437     uint32\_t result;}
\DoxyCodeLine{1438 }
\DoxyCodeLine{1439    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldaexb \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1440    \textcolor{keywordflow}{return} ((uint8\_t) result);}
\DoxyCodeLine{1441 \}}
\DoxyCodeLine{1442 }
\DoxyCodeLine{1443 }
\DoxyCodeLine{1450 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDAEXH(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1451 \{}
\DoxyCodeLine{1452     uint32\_t result;}
\DoxyCodeLine{1453 }
\DoxyCodeLine{1454    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldaexh \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1455    \textcolor{keywordflow}{return} ((uint16\_t) result);}
\DoxyCodeLine{1456 \}}
\DoxyCodeLine{1457 }
\DoxyCodeLine{1458 }
\DoxyCodeLine{1465 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDAEX(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1466 \{}
\DoxyCodeLine{1467     uint32\_t result;}
\DoxyCodeLine{1468 }
\DoxyCodeLine{1469    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldaex \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1470    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1471 \}}
\DoxyCodeLine{1472 }
\DoxyCodeLine{1473 }
\DoxyCodeLine{1482 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STLEXB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1483 \{}
\DoxyCodeLine{1484    uint32\_t result;}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1486    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlexb \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1487    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1488 \}}
\DoxyCodeLine{1489 }
\DoxyCodeLine{1490 }
\DoxyCodeLine{1499 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STLEXH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1500 \{}
\DoxyCodeLine{1501    uint32\_t result;}
\DoxyCodeLine{1502 }
\DoxyCodeLine{1503    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlexh \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1504    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1505 \}}
\DoxyCodeLine{1506 }
\DoxyCodeLine{1507 }
\DoxyCodeLine{1516 \_\_STATIC\_FORCEINLINE uint32\_t \_\_STLEX(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1517 \{}
\DoxyCodeLine{1518    uint32\_t result;}
\DoxyCodeLine{1519 }
\DoxyCodeLine{1520    \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlex \%0, \%2, \%1"{}} : \textcolor{stringliteral}{"{}=\&r"{}} (result), \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1521    \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1522 \}}
\DoxyCodeLine{1523 }
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1525 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1526  \textcolor{comment}{/* end of group CMSIS\_Core\_InstructionInterface */}}
\DoxyCodeLine{1528 }
\DoxyCodeLine{1529 }
\DoxyCodeLine{1530 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Compiler specific Intrinsics  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_DSP) \&\& (\_\_ARM\_FEATURE\_DSP == 1))}}
\DoxyCodeLine{1537 }
\DoxyCodeLine{1538 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1539 \{}
\DoxyCodeLine{1540   uint32\_t result;}
\DoxyCodeLine{1541 }
\DoxyCodeLine{1542   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1543   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1544 \}}
\DoxyCodeLine{1545 }
\DoxyCodeLine{1546 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1547 \{}
\DoxyCodeLine{1548   uint32\_t result;}
\DoxyCodeLine{1549 }
\DoxyCodeLine{1550   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1551   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1552 \}}
\DoxyCodeLine{1553 }
\DoxyCodeLine{1554 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1555 \{}
\DoxyCodeLine{1556   uint32\_t result;}
\DoxyCodeLine{1557 }
\DoxyCodeLine{1558   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1559   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1560 \}}
\DoxyCodeLine{1561 }
\DoxyCodeLine{1562 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1563 \{}
\DoxyCodeLine{1564   uint32\_t result;}
\DoxyCodeLine{1565 }
\DoxyCodeLine{1566   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1567   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1568 \}}
\DoxyCodeLine{1569 }
\DoxyCodeLine{1570 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1571 \{}
\DoxyCodeLine{1572   uint32\_t result;}
\DoxyCodeLine{1573 }
\DoxyCodeLine{1574   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1575   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1576 \}}
\DoxyCodeLine{1577 }
\DoxyCodeLine{1578 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHADD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1579 \{}
\DoxyCodeLine{1580   uint32\_t result;}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1582   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhadd8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1583   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1584 \}}
\DoxyCodeLine{1585 }
\DoxyCodeLine{1586 }
\DoxyCodeLine{1587 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SSUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1588 \{}
\DoxyCodeLine{1589   uint32\_t result;}
\DoxyCodeLine{1590 }
\DoxyCodeLine{1591   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ssub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1592   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1593 \}}
\DoxyCodeLine{1594 }
\DoxyCodeLine{1595 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QSUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1596 \{}
\DoxyCodeLine{1597   uint32\_t result;}
\DoxyCodeLine{1598 }
\DoxyCodeLine{1599   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qsub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1600   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1601 \}}
\DoxyCodeLine{1602 }
\DoxyCodeLine{1603 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHSUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1604 \{}
\DoxyCodeLine{1605   uint32\_t result;}
\DoxyCodeLine{1606 }
\DoxyCodeLine{1607   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shsub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1608   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1609 \}}
\DoxyCodeLine{1610 }
\DoxyCodeLine{1611 \_\_STATIC\_FORCEINLINE uint32\_t \_\_USUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1612 \{}
\DoxyCodeLine{1613   uint32\_t result;}
\DoxyCodeLine{1614 }
\DoxyCodeLine{1615   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}usub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1616   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1617 \}}
\DoxyCodeLine{1618 }
\DoxyCodeLine{1619 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQSUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1620 \{}
\DoxyCodeLine{1621   uint32\_t result;}
\DoxyCodeLine{1622 }
\DoxyCodeLine{1623   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqsub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1624   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1625 \}}
\DoxyCodeLine{1626 }
\DoxyCodeLine{1627 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHSUB8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1628 \{}
\DoxyCodeLine{1629   uint32\_t result;}
\DoxyCodeLine{1630 }
\DoxyCodeLine{1631   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhsub8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1632   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1633 \}}
\DoxyCodeLine{1634 }
\DoxyCodeLine{1635 }
\DoxyCodeLine{1636 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1637 \{}
\DoxyCodeLine{1638   uint32\_t result;}
\DoxyCodeLine{1639 }
\DoxyCodeLine{1640   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1641   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1642 \}}
\DoxyCodeLine{1643 }
\DoxyCodeLine{1644 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1645 \{}
\DoxyCodeLine{1646   uint32\_t result;}
\DoxyCodeLine{1647 }
\DoxyCodeLine{1648   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1649   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1650 \}}
\DoxyCodeLine{1651 }
\DoxyCodeLine{1652 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1653 \{}
\DoxyCodeLine{1654   uint32\_t result;}
\DoxyCodeLine{1655 }
\DoxyCodeLine{1656   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1657   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1658 \}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1660 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1661 \{}
\DoxyCodeLine{1662   uint32\_t result;}
\DoxyCodeLine{1663 }
\DoxyCodeLine{1664   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1665   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1666 \}}
\DoxyCodeLine{1667 }
\DoxyCodeLine{1668 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1669 \{}
\DoxyCodeLine{1670   uint32\_t result;}
\DoxyCodeLine{1671 }
\DoxyCodeLine{1672   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1673   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1674 \}}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1676 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHADD16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1677 \{}
\DoxyCodeLine{1678   uint32\_t result;}
\DoxyCodeLine{1679 }
\DoxyCodeLine{1680   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhadd16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1681   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1682 \}}
\DoxyCodeLine{1683 }
\DoxyCodeLine{1684 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SSUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1685 \{}
\DoxyCodeLine{1686   uint32\_t result;}
\DoxyCodeLine{1687 }
\DoxyCodeLine{1688   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ssub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1689   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1690 \}}
\DoxyCodeLine{1691 }
\DoxyCodeLine{1692 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QSUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1693 \{}
\DoxyCodeLine{1694   uint32\_t result;}
\DoxyCodeLine{1695 }
\DoxyCodeLine{1696   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qsub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1697   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1698 \}}
\DoxyCodeLine{1699 }
\DoxyCodeLine{1700 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHSUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1701 \{}
\DoxyCodeLine{1702   uint32\_t result;}
\DoxyCodeLine{1703 }
\DoxyCodeLine{1704   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shsub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1705   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1706 \}}
\DoxyCodeLine{1707 }
\DoxyCodeLine{1708 \_\_STATIC\_FORCEINLINE uint32\_t \_\_USUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1709 \{}
\DoxyCodeLine{1710   uint32\_t result;}
\DoxyCodeLine{1711 }
\DoxyCodeLine{1712   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}usub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1713   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1714 \}}
\DoxyCodeLine{1715 }
\DoxyCodeLine{1716 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQSUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1717 \{}
\DoxyCodeLine{1718   uint32\_t result;}
\DoxyCodeLine{1719 }
\DoxyCodeLine{1720   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqsub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1721   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1722 \}}
\DoxyCodeLine{1723 }
\DoxyCodeLine{1724 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHSUB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1725 \{}
\DoxyCodeLine{1726   uint32\_t result;}
\DoxyCodeLine{1727 }
\DoxyCodeLine{1728   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhsub16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1729   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1730 \}}
\DoxyCodeLine{1731 }
\DoxyCodeLine{1732 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1733 \{}
\DoxyCodeLine{1734   uint32\_t result;}
\DoxyCodeLine{1735 }
\DoxyCodeLine{1736   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1737   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1738 \}}
\DoxyCodeLine{1739 }
\DoxyCodeLine{1740 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1741 \{}
\DoxyCodeLine{1742   uint32\_t result;}
\DoxyCodeLine{1743 }
\DoxyCodeLine{1744   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1745   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1746 \}}
\DoxyCodeLine{1747 }
\DoxyCodeLine{1748 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1749 \{}
\DoxyCodeLine{1750   uint32\_t result;}
\DoxyCodeLine{1751 }
\DoxyCodeLine{1752   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1753   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1754 \}}
\DoxyCodeLine{1755 }
\DoxyCodeLine{1756 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1757 \{}
\DoxyCodeLine{1758   uint32\_t result;}
\DoxyCodeLine{1759 }
\DoxyCodeLine{1760   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1761   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1762 \}}
\DoxyCodeLine{1763 }
\DoxyCodeLine{1764 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1765 \{}
\DoxyCodeLine{1766   uint32\_t result;}
\DoxyCodeLine{1767 }
\DoxyCodeLine{1768   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1769   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1770 \}}
\DoxyCodeLine{1771 }
\DoxyCodeLine{1772 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHASX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1773 \{}
\DoxyCodeLine{1774   uint32\_t result;}
\DoxyCodeLine{1775 }
\DoxyCodeLine{1776   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhasx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1777   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1778 \}}
\DoxyCodeLine{1779 }
\DoxyCodeLine{1780 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SSAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1781 \{}
\DoxyCodeLine{1782   uint32\_t result;}
\DoxyCodeLine{1783 }
\DoxyCodeLine{1784   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ssax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1785   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1786 \}}
\DoxyCodeLine{1787 }
\DoxyCodeLine{1788 \_\_STATIC\_FORCEINLINE uint32\_t \_\_QSAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1789 \{}
\DoxyCodeLine{1790   uint32\_t result;}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1792   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qsax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1793   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1794 \}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SHSAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1797 \{}
\DoxyCodeLine{1798   uint32\_t result;}
\DoxyCodeLine{1799 }
\DoxyCodeLine{1800   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}shsax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1801   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1802 \}}
\DoxyCodeLine{1803 }
\DoxyCodeLine{1804 \_\_STATIC\_FORCEINLINE uint32\_t \_\_USAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1805 \{}
\DoxyCodeLine{1806   uint32\_t result;}
\DoxyCodeLine{1807 }
\DoxyCodeLine{1808   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}usax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1809   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1810 \}}
\DoxyCodeLine{1811 }
\DoxyCodeLine{1812 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UQSAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1813 \{}
\DoxyCodeLine{1814   uint32\_t result;}
\DoxyCodeLine{1815 }
\DoxyCodeLine{1816   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uqsax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1817   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1818 \}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UHSAX(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1821 \{}
\DoxyCodeLine{1822   uint32\_t result;}
\DoxyCodeLine{1823 }
\DoxyCodeLine{1824   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uhsax \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1825   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1826 \}}
\DoxyCodeLine{1827 }
\DoxyCodeLine{1828 \_\_STATIC\_FORCEINLINE uint32\_t \_\_USAD8(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1829 \{}
\DoxyCodeLine{1830   uint32\_t result;}
\DoxyCodeLine{1831 }
\DoxyCodeLine{1832   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}usad8 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1833   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1834 \}}
\DoxyCodeLine{1835 }
\DoxyCodeLine{1836 \_\_STATIC\_FORCEINLINE uint32\_t \_\_USADA8(uint32\_t op1, uint32\_t op2, uint32\_t op3)}
\DoxyCodeLine{1837 \{}
\DoxyCodeLine{1838   uint32\_t result;}
\DoxyCodeLine{1839 }
\DoxyCodeLine{1840   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}usada8 \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1841   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1842 \}}
\DoxyCodeLine{1843 }
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define \_\_SSAT16(ARG1,ARG2) \(\backslash\)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{  int32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{  \_\_ASM ("{}ssat16 \%0, \%1, \%2"{}} : "{}=r"{} (\_\_RES) :  "{}I"{} (ARG2), "{}r"{} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{1848   \_\_RES; \(\backslash\)}
\DoxyCodeLine{1849  \})}
\DoxyCodeLine{1850 }
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define \_\_USAT16(ARG1,ARG2) \(\backslash\)}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{  uint32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{  \_\_ASM ("{}usat16 \%0, \%1, \%2"{}} : "{}=r"{} (\_\_RES) :  "{}I"{} (ARG2), "{}r"{} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{1855   \_\_RES; \(\backslash\)}
\DoxyCodeLine{1856  \})}
\DoxyCodeLine{1857 }
\DoxyCodeLine{1858 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UXTB16(uint32\_t op1)}
\DoxyCodeLine{1859 \{}
\DoxyCodeLine{1860   uint32\_t result;}
\DoxyCodeLine{1861 }
\DoxyCodeLine{1862   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uxtb16 \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1));}
\DoxyCodeLine{1863   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1864 \}}
\DoxyCodeLine{1865 }
\DoxyCodeLine{1866 \_\_STATIC\_FORCEINLINE uint32\_t \_\_UXTAB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1867 \{}
\DoxyCodeLine{1868   uint32\_t result;}
\DoxyCodeLine{1869 }
\DoxyCodeLine{1870   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}uxtab16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1871   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1872 \}}
\DoxyCodeLine{1873 }
\DoxyCodeLine{1874 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SXTB16(uint32\_t op1)}
\DoxyCodeLine{1875 \{}
\DoxyCodeLine{1876   uint32\_t result;}
\DoxyCodeLine{1877 }
\DoxyCodeLine{1878   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sxtb16 \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1));}
\DoxyCodeLine{1879   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1880 \}}
\DoxyCodeLine{1881 }
\DoxyCodeLine{1882 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SXTAB16(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1883 \{}
\DoxyCodeLine{1884   uint32\_t result;}
\DoxyCodeLine{1885 }
\DoxyCodeLine{1886   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sxtab16 \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1887   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1888 \}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1890 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMUAD  (uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1891 \{}
\DoxyCodeLine{1892   uint32\_t result;}
\DoxyCodeLine{1893 }
\DoxyCodeLine{1894   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smuad \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1895   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1896 \}}
\DoxyCodeLine{1897 }
\DoxyCodeLine{1898 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMUADX (uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1899 \{}
\DoxyCodeLine{1900   uint32\_t result;}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1902   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smuadx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1903   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1904 \}}
\DoxyCodeLine{1905 }
\DoxyCodeLine{1906 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMLAD (uint32\_t op1, uint32\_t op2, uint32\_t op3)}
\DoxyCodeLine{1907 \{}
\DoxyCodeLine{1908   uint32\_t result;}
\DoxyCodeLine{1909 }
\DoxyCodeLine{1910   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlad \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1911   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1912 \}}
\DoxyCodeLine{1913 }
\DoxyCodeLine{1914 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMLADX (uint32\_t op1, uint32\_t op2, uint32\_t op3)}
\DoxyCodeLine{1915 \{}
\DoxyCodeLine{1916   uint32\_t result;}
\DoxyCodeLine{1917 }
\DoxyCodeLine{1918   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smladx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1919   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1920 \}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \_\_STATIC\_FORCEINLINE uint64\_t \_\_SMLALD (uint32\_t op1, uint32\_t op2, uint64\_t acc)}
\DoxyCodeLine{1923 \{}
\DoxyCodeLine{1924   \textcolor{keyword}{union }llreg\_u\{}
\DoxyCodeLine{1925     uint32\_t w32[2];}
\DoxyCodeLine{1926     uint64\_t w64;}
\DoxyCodeLine{1927   \} llr;}
\DoxyCodeLine{1928   llr.w64 = acc;}
\DoxyCodeLine{1929 }
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#ifndef \_\_ARMEB\_\_   }\textcolor{comment}{/* Little endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1931   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlald \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[1]) );}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#else               }\textcolor{comment}{/* Big endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1933   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlald \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[0]) );}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1935 }
\DoxyCodeLine{1936   \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{1937 \}}
\DoxyCodeLine{1938 }
\DoxyCodeLine{1939 \_\_STATIC\_FORCEINLINE uint64\_t \_\_SMLALDX (uint32\_t op1, uint32\_t op2, uint64\_t acc)}
\DoxyCodeLine{1940 \{}
\DoxyCodeLine{1941   \textcolor{keyword}{union }llreg\_u\{}
\DoxyCodeLine{1942     uint32\_t w32[2];}
\DoxyCodeLine{1943     uint64\_t w64;}
\DoxyCodeLine{1944   \} llr;}
\DoxyCodeLine{1945   llr.w64 = acc;}
\DoxyCodeLine{1946 }
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#ifndef \_\_ARMEB\_\_   }\textcolor{comment}{/* Little endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1948   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlaldx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[1]) );}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#else               }\textcolor{comment}{/* Big endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1950   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlaldx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[0]) );}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1952 }
\DoxyCodeLine{1953   \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{1954 \}}
\DoxyCodeLine{1955 }
\DoxyCodeLine{1956 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMUSD  (uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1957 \{}
\DoxyCodeLine{1958   uint32\_t result;}
\DoxyCodeLine{1959 }
\DoxyCodeLine{1960   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smusd \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1961   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1962 \}}
\DoxyCodeLine{1963 }
\DoxyCodeLine{1964 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMUSDX (uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{1965 \{}
\DoxyCodeLine{1966   uint32\_t result;}
\DoxyCodeLine{1967 }
\DoxyCodeLine{1968   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smusdx \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{1969   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1970 \}}
\DoxyCodeLine{1971 }
\DoxyCodeLine{1972 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMLSD (uint32\_t op1, uint32\_t op2, uint32\_t op3)}
\DoxyCodeLine{1973 \{}
\DoxyCodeLine{1974   uint32\_t result;}
\DoxyCodeLine{1975 }
\DoxyCodeLine{1976   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsd \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1977   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1978 \}}
\DoxyCodeLine{1979 }
\DoxyCodeLine{1980 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SMLSDX (uint32\_t op1, uint32\_t op2, uint32\_t op3)}
\DoxyCodeLine{1981 \{}
\DoxyCodeLine{1982   uint32\_t result;}
\DoxyCodeLine{1983 }
\DoxyCodeLine{1984   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsdx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1985   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1986 \}}
\DoxyCodeLine{1987 }
\DoxyCodeLine{1988 \_\_STATIC\_FORCEINLINE uint64\_t \_\_SMLSLD (uint32\_t op1, uint32\_t op2, uint64\_t acc)}
\DoxyCodeLine{1989 \{}
\DoxyCodeLine{1990   \textcolor{keyword}{union }llreg\_u\{}
\DoxyCodeLine{1991     uint32\_t w32[2];}
\DoxyCodeLine{1992     uint64\_t w64;}
\DoxyCodeLine{1993   \} llr;}
\DoxyCodeLine{1994   llr.w64 = acc;}
\DoxyCodeLine{1995 }
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#ifndef \_\_ARMEB\_\_   }\textcolor{comment}{/* Little endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1997   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsld \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[1]) );}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#else               }\textcolor{comment}{/* Big endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1999   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsld \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[0]) );}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2001 }
\DoxyCodeLine{2002   \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{2003 \}}
\DoxyCodeLine{2004 }
\DoxyCodeLine{2005 \_\_STATIC\_FORCEINLINE uint64\_t \_\_SMLSLDX (uint32\_t op1, uint32\_t op2, uint64\_t acc)}
\DoxyCodeLine{2006 \{}
\DoxyCodeLine{2007   \textcolor{keyword}{union }llreg\_u\{}
\DoxyCodeLine{2008     uint32\_t w32[2];}
\DoxyCodeLine{2009     uint64\_t w64;}
\DoxyCodeLine{2010   \} llr;}
\DoxyCodeLine{2011   llr.w64 = acc;}
\DoxyCodeLine{2012 }
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#ifndef \_\_ARMEB\_\_   }\textcolor{comment}{/* Little endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2014   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsldx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[0]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[1]) );}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#else               }\textcolor{comment}{/* Big endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2016   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smlsldx \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}=r"{}} (llr.w32[0]): \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) , \textcolor{stringliteral}{"{}0"{}} (llr.w32[1]), \textcolor{stringliteral}{"{}1"{}} (llr.w32[0]) );}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2018 }
\DoxyCodeLine{2019   \textcolor{keywordflow}{return}(llr.w64);}
\DoxyCodeLine{2020 \}}
\DoxyCodeLine{2021 }
\DoxyCodeLine{2022 \_\_STATIC\_FORCEINLINE uint32\_t \_\_SEL  (uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{2023 \{}
\DoxyCodeLine{2024   uint32\_t result;}
\DoxyCodeLine{2025 }
\DoxyCodeLine{2026   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}sel \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{2027   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{2028 \}}
\DoxyCodeLine{2029 }
\DoxyCodeLine{2030 \_\_STATIC\_FORCEINLINE  int32\_t \_\_QADD( int32\_t op1,  int32\_t op2)}
\DoxyCodeLine{2031 \{}
\DoxyCodeLine{2032   int32\_t result;}
\DoxyCodeLine{2033 }
\DoxyCodeLine{2034   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qadd \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{2035   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{2036 \}}
\DoxyCodeLine{2037 }
\DoxyCodeLine{2038 \_\_STATIC\_FORCEINLINE  int32\_t \_\_QSUB( int32\_t op1,  int32\_t op2)}
\DoxyCodeLine{2039 \{}
\DoxyCodeLine{2040   int32\_t result;}
\DoxyCodeLine{2041 }
\DoxyCodeLine{2042   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}qsub \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}r"{}} (op1), \textcolor{stringliteral}{"{}r"{}} (op2) );}
\DoxyCodeLine{2043   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{2044 \}}
\DoxyCodeLine{2045 }
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#if 0}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define \_\_PKHBT(ARG1,ARG2,ARG3) \(\backslash\)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{  uint32\_t \_\_RES, \_\_ARG1 = (ARG1), \_\_ARG2 = (ARG2); \(\backslash\)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{  \_\_ASM ("{}pkhbt \%0, \%1, \%2, lsl \%3"{}} : "{}=r"{} (\_\_RES) :  "{}r"{} (\_\_ARG1), "{}r"{} (\_\_ARG2), "{}I"{} (ARG3)  ); \(\backslash\)}
\DoxyCodeLine{2051   \_\_RES; \(\backslash\)}
\DoxyCodeLine{2052  \})}
\DoxyCodeLine{2053 }
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define \_\_PKHTB(ARG1,ARG2,ARG3) \(\backslash\)}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{(\{                          \(\backslash\)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{  uint32\_t \_\_RES, \_\_ARG1 = (ARG1), \_\_ARG2 = (ARG2); \(\backslash\)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{  if (ARG3 == 0) \(\backslash\)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{    \_\_ASM ("{}pkhtb \%0, \%1, \%2"{}} : "{}=r"{} (\_\_RES) :  "{}r"{} (\_\_ARG1), "{}r"{} (\_\_ARG2)  ); \(\backslash\)}
\DoxyCodeLine{2059   else \(\backslash\)}
\DoxyCodeLine{2060     \_\_ASM ("{}pkhtb \%0, \%1, \%2, asr \%3"{} : "{}=r"{} (\_\_RES) :  "{}r"{} (\_\_ARG1), "{}r"{} (\_\_ARG2), "{}I"{} (ARG3)  ); \(\backslash\)}
\DoxyCodeLine{2061   \_\_RES; \(\backslash\)}
\DoxyCodeLine{2062  \})}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2064 }
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define \_\_PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32\_t)(ARG1))          ) \& 0x0000FFFFUL) |  \(\backslash\)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{                                           ((((uint32\_t)(ARG2)) << (ARG3)) \& 0xFFFF0000UL)  )}}
\DoxyCodeLine{2067 }
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define \_\_PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32\_t)(ARG1))          ) \& 0xFFFF0000UL) |  \(\backslash\)}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{                                           ((((uint32\_t)(ARG2)) >> (ARG3)) \& 0x0000FFFFUL)  )}}
\DoxyCodeLine{2070 }
\DoxyCodeLine{2071 \_\_STATIC\_FORCEINLINE int32\_t \_\_SMMLA (int32\_t op1, int32\_t op2, int32\_t op3)}
\DoxyCodeLine{2072 \{}
\DoxyCodeLine{2073  int32\_t result;}
\DoxyCodeLine{2074 }
\DoxyCodeLine{2075  \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smmla \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result): \textcolor{stringliteral}{"{}r"{}}  (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{2076  \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{2077 \}}
\DoxyCodeLine{2078 }
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* (\_\_ARM\_FEATURE\_DSP == 1) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#pragma GCC diagnostic pop}}
\DoxyCodeLine{2084 }
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GCC\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
