{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 13 - Data Path\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The **Data Path** connects all the components we've built:\n",
    "- Program Counter\n",
    "- Memory (RAM)\n",
    "- Register File\n",
    "- ALU\n",
    "- Instruction Register\n",
    "\n",
    "It routes data between components based on control signals.\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "1. Understand how components connect\n",
    "2. Learn about data routing with multiplexers\n",
    "3. Build the complete Data Path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "project_root = Path.cwd().parent\n",
    "sys.path.insert(0, str(project_root / \"src\"))\n",
    "sys.path.insert(0, str(project_root))\n",
    "\n",
    "from computer.counters import ProgramCounter\n",
    "from computer.memory import RAM\n",
    "from computer.registers import RegisterFile\n",
    "from computer.alu import ALU\n",
    "from computer.clock import ControlSignals\n",
    "from computer import int_to_bits, bits_to_int\n",
    "from typing import List, Dict\n",
    "\n",
    "print(\"Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": "## Data Path Architecture\n\n```mermaid\nflowchart TB\n    PC[PC] --> MEM[Memory/RAM]\n    MEM --> IR[Instruction Register]\n    IR --> DEC[Decoder]\n    DEC --> CU[Control Unit]\n    \n    MEM <--> DataBus[Data Bus]\n    RF[Register File] <--> DataBus\n    ALU[ALU] --> DataBus\n    RF --> ALU\n    \n    PC --> |+1/Load| PC\n    DataBus --> |Result| RF\n```\n\n## Exercise 1: Data Path"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": "class DataPath:\n    \"\"\"CPU Data Path - connects all components.\"\"\"\n\n    def __init__(self):\n        self.pc = ProgramCounter()\n        self.memory = RAM()\n        self.reg_file = RegisterFile()\n        self.alu = ALU()\n        self.ir = [0] * 16  # Instruction Register\n        self.flags = {\"Z\": 0, \"C\": 0, \"N\": 0, \"V\": 0}\n\n    def execute_cycle(self, signals: ControlSignals, decoded: Dict) -> None:\n        \"\"\"Execute one cycle based on control signals.\n\n        Args:\n            signals: Control signals from Control Unit\n            decoded: Decoded instruction fields\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def fetch_instruction(self) -> List[int]:\n        \"\"\"Fetch instruction from memory at current PC.\n\n        Returns:\n            16-bit instruction\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def load_instruction(self, instruction: List[int]) -> None:\n        \"\"\"Load instruction into IR.\"\"\"\n        self.ir = instruction.copy()\n\n    def get_pc(self) -> List[int]:\n        \"\"\"Get current PC value.\"\"\"\n        return self.pc.read()\n\n    def set_pc(self, value: List[int]) -> None:\n        \"\"\"Set PC to new value.\"\"\"\n        self.pc.clock(load=1, load_value=value, increment=0, reset=0, clk=1)\n\n\n# Test\ndp = DataPath()\n\n# Load some values into registers\naddr_r1 = [1, 0, 0]  # R1\naddr_r2 = [0, 1, 0]  # R2\ndp.reg_file.write(addr_r1, int_to_bits(10, 8), 1, 0)\ndp.reg_file.write(addr_r1, int_to_bits(10, 8), 1, 1)\ndp.reg_file.write(addr_r2, int_to_bits(20, 8), 1, 0)\ndp.reg_file.write(addr_r2, int_to_bits(20, 8), 1, 1)\n\nprint(f\"R1 = {bits_to_int(dp.reg_file.read(addr_r1))}\")\nprint(f\"R2 = {bits_to_int(dp.reg_file.read(addr_r2))}\")\nprint(f\"PC = {bits_to_int(dp.get_pc())}\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "## Data Path Execution Examples"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate ADD R0, R1, R2\n",
    "dp = DataPath()\n",
    "\n",
    "# Set up registers\n",
    "addr_r0 = [0, 0, 0]\n",
    "addr_r1 = [1, 0, 0]\n",
    "addr_r2 = [0, 1, 0]\n",
    "dp.reg_file.write(addr_r1, int_to_bits(15, 8), 1, 0)\n",
    "dp.reg_file.write(addr_r1, int_to_bits(15, 8), 1, 1)\n",
    "dp.reg_file.write(addr_r2, int_to_bits(27, 8), 1, 0)\n",
    "dp.reg_file.write(addr_r2, int_to_bits(27, 8), 1, 1)\n",
    "\n",
    "print(\"Before ADD:\")\n",
    "print(f\"  R0 = {bits_to_int(dp.reg_file.read(addr_r0))}\")\n",
    "print(f\"  R1 = {bits_to_int(dp.reg_file.read(addr_r1))}\")\n",
    "print(f\"  R2 = {bits_to_int(dp.reg_file.read(addr_r2))}\")\n",
    "\n",
    "# Simulate ADD execution\n",
    "signals = ControlSignals()\n",
    "signals.reg_write = 1\n",
    "signals.alu_op = [0, 0, 0, 0]  # ADD\n",
    "\n",
    "decoded = {\n",
    "    \"opcode_name\": \"ADD\",\n",
    "    \"rd\": 0,\n",
    "    \"rs1\": 1,\n",
    "    \"rs2_imm\": 2,\n",
    "    \"rd_bits\": [0, 0, 0],\n",
    "    \"rs1_bits\": [1, 0, 0],\n",
    "    \"rs2_bits\": [0, 1, 0],\n",
    "}\n",
    "\n",
    "dp.execute_cycle(signals, decoded)\n",
    "\n",
    "print(\"\\nAfter ADD R0, R1, R2:\")\n",
    "print(f\"  R0 = {bits_to_int(dp.reg_file.read(addr_r0))} (should be 42)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Copy Your Implementation\n",
    "\n",
    "Once your code works, copy the `DataPath` class to `src/computer/datapath.py`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "## Validation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-8",
   "metadata": {},
   "outputs": [],
   "source": [
    "from utils.checker import check\n",
    "\n",
    "check(\"datapath\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "The Data Path connects:\n",
    "\n",
    "| Component | Role |\n",
    "|-----------|------|\n",
    "| PC | Tracks current instruction |\n",
    "| Memory | Stores program and data |\n",
    "| Register File | Fast operand storage |\n",
    "| ALU | Performs operations |\n",
    "| IR | Holds current instruction |\n",
    "\n",
    "### What's Next?\n",
    "\n",
    "The **CPU** combines the Data Path with the Control Unit to create the complete fetch-decode-execute cycle!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}