
set_property MARK_DEBUG false [get_nets system_i/v_tc_0_vtiming_out_HSYNC]
set_property MARK_DEBUG true [get_nets system_i/v_tc_0_vtiming_out_VBLANK]
set_property MARK_DEBUG true [get_nets system_i/rst_vid_clk_dyn_peripheral_aresetn]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0_locked]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0_vid_io_out_ACTIVE_VIDEO]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0_vid_io_out_HSYNC]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0_vid_io_out_VSYNC]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0/underflow]
set_property MARK_DEBUG true [get_nets system_i/v_axi4s_vid_out_0/overflow]
set_property MARK_DEBUG true [get_nets system_i/axi_vdma_0_M_AXIS_MM2S_TUSER]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[17]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[1]}]
set_property MARK_DEBUG true [get_nets system_i/axi_vdma_0_M_AXIS_MM2S_TVALID]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[14]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[18]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[11]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[16]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[12]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[15]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[13]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[9]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[10]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[20]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[22]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[8]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[19]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[21]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {system_i/axi_vdma_0_M_AXIS_MM2S_TDATA[2]}]
set_property MARK_DEBUG true [get_nets system_i/axi_vdma_0_M_AXIS_MM2S_TLAST]
set_property MARK_DEBUG true [get_nets system_i/axi_vdma_0_M_AXIS_MM2S_TREADY]

set_property MARK_DEBUG true [get_nets system_i/v_tc_0_vtiming_out_ACTIVE_VIDEO]
set_property MARK_DEBUG true [get_nets system_i/v_tc_0_vtiming_out_HBLANK]



set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]

set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets system_i/mm_clk_150]
