
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round.v
# synth_design -part xc7z020clg484-3 -top fpu_round -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fpu_round -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 293355 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 256792 ; free virtual = 317631
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpu_round' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fpu_round' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round.v:2]
WARNING: [Synth 8-3331] design fpu_round has unconnected port enable
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 113.660 ; free physical = 256784 ; free virtual = 317623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 113.660 ; free physical = 256756 ; free virtual = 317595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.758 ; gain = 121.656 ; free physical = 256752 ; free virtual = 317592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.762 ; gain = 129.660 ; free physical = 256652 ; free virtual = 317492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpu_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fpu_round has unconnected port enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255946 ; free virtual = 316787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255907 ; free virtual = 316748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255889 ; free virtual = 316730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255811 ; free virtual = 316651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255809 ; free virtual = 316650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255801 ; free virtual = 316641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255805 ; free virtual = 316646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255795 ; free virtual = 316636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255800 ; free virtual = 316641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    17|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |   116|
|5     |LUT5   |     1|
|6     |FDRE   |   246|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   382|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255792 ; free virtual = 316632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255789 ; free virtual = 316630
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.781 ; gain = 277.680 ; free physical = 255797 ; free virtual = 316638
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.941 ; gain = 0.000 ; free physical = 255269 ; free virtual = 316109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1846.941 ; gain = 414.938 ; free physical = 255317 ; free virtual = 316158
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2380.570 ; gain = 533.629 ; free physical = 253355 ; free virtual = 314203
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.570 ; gain = 0.000 ; free physical = 253350 ; free virtual = 314198
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.582 ; gain = 0.000 ; free physical = 253376 ; free virtual = 314224
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253712 ; free virtual = 314560

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 846831d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253711 ; free virtual = 314559

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 846831d2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253488 ; free virtual = 314336
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3cb5bea7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253487 ; free virtual = 314335
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: df5587e9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253486 ; free virtual = 314334
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: df5587e9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253485 ; free virtual = 314334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253481 ; free virtual = 314329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253480 ; free virtual = 314328
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253480 ; free virtual = 314328
Ending Logic Optimization Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253488 ; free virtual = 314336

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253491 ; free virtual = 314339

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253491 ; free virtual = 314339

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253491 ; free virtual = 314339
Ending Netlist Obfuscation Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253491 ; free virtual = 314339
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2473.645 ; gain = 0.000 ; free physical = 253491 ; free virtual = 314339
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12a3f1001
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fpu_round ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2505.625 ; gain = 6.988 ; free physical = 253435 ; free virtual = 314283
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2516.625 ; gain = 9.004 ; free physical = 253418 ; free virtual = 314267
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2518.625 ; gain = 19.988 ; free physical = 253409 ; free virtual = 314258
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2686.770 ; gain = 170.145 ; free physical = 253343 ; free virtual = 314191
Power optimization passes: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2686.770 ; gain = 188.133 ; free physical = 253343 ; free virtual = 314191

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253360 ; free virtual = 314209


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fpu_round ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 246
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253358 ; free virtual = 314206
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12a3f1001
Power optimization: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2686.770 ; gain = 213.125 ; free physical = 253366 ; free virtual = 314214
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28585616 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253389 ; free virtual = 314237
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253396 ; free virtual = 314245
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253400 ; free virtual = 314248
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253400 ; free virtual = 314248
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253400 ; free virtual = 314248

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253399 ; free virtual = 314247
Ending Netlist Obfuscation Task | Checksum: 12a3f1001

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253399 ; free virtual = 314247
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253055 ; free virtual = 313905
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75d33fb1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253055 ; free virtual = 313905
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 253056 ; free virtual = 313905

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a79e223

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252937 ; free virtual = 313786

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b46c1471

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252812 ; free virtual = 313662

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b46c1471

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252806 ; free virtual = 313656
Phase 1 Placer Initialization | Checksum: b46c1471

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252802 ; free virtual = 313651

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 42391881

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252790 ; free virtual = 313639

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252418 ; free virtual = 313267

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 7632bee1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252418 ; free virtual = 313268
Phase 2 Global Placement | Checksum: 12a825441

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252422 ; free virtual = 313271

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a825441

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252422 ; free virtual = 313271

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1337d1ecd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252391 ; free virtual = 313241

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 96069476

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252379 ; free virtual = 313229

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d79f30c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252376 ; free virtual = 313225

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b6bbc74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252453 ; free virtual = 313302

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b6bbc74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252450 ; free virtual = 313300

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119d4183e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252449 ; free virtual = 313299
Phase 3 Detail Placement | Checksum: 119d4183e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252448 ; free virtual = 313298

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1609abb6e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1609abb6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252517 ; free virtual = 313366
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.167. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d609c16c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252515 ; free virtual = 313365
Phase 4.1 Post Commit Optimization | Checksum: 1d609c16c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252515 ; free virtual = 313364

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d609c16c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252513 ; free virtual = 313363

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d609c16c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252518 ; free virtual = 313367

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252517 ; free virtual = 313367
Phase 4.4 Final Placement Cleanup | Checksum: 1d8603e4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252517 ; free virtual = 313367
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8603e4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252517 ; free virtual = 313367
Ending Placer Task | Checksum: df8cbd62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252530 ; free virtual = 313379
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252529 ; free virtual = 313379
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252455 ; free virtual = 313304
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252519 ; free virtual = 313369
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 252471 ; free virtual = 313322
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a2bc5e60 ConstDB: 0 ShapeSum: 3cd05f02 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "round_mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round_mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "round_mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round_mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sign_term" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sign_term". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "exponent_term[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "exponent_term[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_term[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_term[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a21b9a8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251386 ; free virtual = 312250
Post Restoration Checksum: NetGraph: fe4efb5a NumContArr: a3cc9f33 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a21b9a8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251387 ; free virtual = 312250

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a21b9a8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251356 ; free virtual = 312219

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a21b9a8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251355 ; free virtual = 312218
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c3590852

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251335 ; free virtual = 312198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.251  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1fdfd6d3e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251333 ; free virtual = 312196

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ddb72017

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251303 ; free virtual = 312167

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22e2ec4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251296 ; free virtual = 312160
Phase 4 Rip-up And Reroute | Checksum: 22e2ec4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312162

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22e2ec4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22e2ec4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161
Phase 5 Delay and Skew Optimization | Checksum: 22e2ec4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cc433dd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251297 ; free virtual = 312160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.576  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc433dd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161
Phase 6 Post Hold Fix | Checksum: 1cc433dd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00781816 %
  Global Horizontal Routing Utilization  = 0.0100575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc433dd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251298 ; free virtual = 312161

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc433dd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251296 ; free virtual = 312160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 220d82ed5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251296 ; free virtual = 312159

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.576  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 220d82ed5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251295 ; free virtual = 312158
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251327 ; free virtual = 312190

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251327 ; free virtual = 312190
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251327 ; free virtual = 312190
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251323 ; free virtual = 312188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.770 ; gain = 0.000 ; free physical = 251319 ; free virtual = 312184
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.230 ; gain = 0.000 ; free physical = 250670 ; free virtual = 311536
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:22:20 2022...
