Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : CPU
Version: N-2017.09-SP3
Date   : Thu Apr 23 17:33:32 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.61
  Critical Path Slack:           4.19
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.17
  Critical Path Slack:          14.63
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.49
  Critical Path Slack:           9.31
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         37
  Hierarchical Port Count:        111
  Leaf Cell Count:               5697
  Buf/Inv Cell Count:             566
  Buf Cell Count:                  95
  Inv Cell Count:                 471
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4526
  Sequential Cell Count:         1171
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5435.710070
  Noncombinational Area:  5226.367817
  Buf/Inv Area:            329.042000
  Total Buffer Area:            76.34
  Total Inverter Area:         252.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             10662.077887
  Design Area:           10662.077887


  Design Rules
  -----------------------------------
  Total Number of Nets:          5861
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: frascati

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.16
  Mapping Optimization:                1.55
  -----------------------------------------
  Overall Compile Time:                6.53
  Overall Compile Wall Clock Time:     7.43

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
