<HTML>
		<HEAD>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">
        <title>Microprocessor and Cache</title>
		</HEAD>
	<BODY bgcolor="#ffffff">
<!-- start of header -->
<!--#include virtual="/includes/framesetheader" -->
<!-- end of header -->

<!-- start of path -->
<table cellspacing=0 border=0 width=600 valign="left">
<tr>
<td scope="row"><font face="Geneva,Helvetica,Arial" size="1"><b>PATH<spacer type="horizontal" size="5">&nbsp;</b><a href="../../../../../index.html" target="_top">Documentation</a> <b>></b> <a href="../../../../hardware.html" target="_top">Hardware</a></font></td>
</tr>
</table><br>
<!-- end of path -->




<a href="Block_Diagram_and_Buses.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="Memory_Cont_Bus_Bridge_.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;<br>

<!-- apple_doc: pageHeadingStart --><a name = "TPXREF105"></a><h2><font face="Lucida Grande,Helvetica,Arial">Microprocessor and Cache</font></h2><!-- apple_doc: pageHeadingEnd -->

<p>The microprocessor communicates with the rest of the system
by way of a 64-bit MaxBus bus to the Uni-N IC. The microprocessor
has a separate bus to its internal second-level cache. </p>

<dl><dd> <a href="#TPXREF106">"PowerPC G4 Microprocessor"</a></dd>
<dd> <a href="#TPXREF107">"Level-2 Cache"</a></dd></dl>
<br><a name = "TPXREF106"></a><h3><font face="Lucida Grande,Helvetica,Arial">PowerPC G4 Microprocessor</font></h3>
<p>The PowerPC G4 microprocessor used in the Power Mac G4 computer
has many powerful features, including a new pipelined system bus
that is more efficient than the system bus on the PowerPC G3 microprocessors.
The new bus design, called MaxBus, allows for much greater efficiency
of bus utilization than was possible with the previous design. </p>
<p>Features of the PowerPC G4 include: </p>
<ul><li>32-bit PowerPC
implementation </font></li>
<li>superscalar PowerPC core </font></li>
<li>Velocity Engine (AltiVec technology): 128-bit-wide vector
execution unit </font></li>
<li>dual 32 KB instruction and data caches (the same as PowerPC
G3)</font></li>
<li>an on-chip level-2 (L2) cache consisting of 256 KB with a
clock speed ratio of 1:1 </font></li>
<li>high bandwidth MaxBus (also compatible with 60x bus) </font></li>
<li>fully symmetric multiprocessing capability </font></li></ul>
<p>The PowerPC G4 microprocessor in the PowerBook G4 computer
runs at a clock speed of 550 or 667 MHz. </p>
<br><a name = "TPXREF107"></a><h3><font face="Lucida Grande,Helvetica,Arial">Level-2 Cache</font></h3>
<p>The data storage for the L2 cache consists of 256 KB of fast
static RAM that is built into the microprocessor chip along with
the cache controller. The built-in L2 cache runs at the same clock
speed as the microprocessor.</p>

<br>
    <br><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="Memory_Cont_Bus_Bridge_.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;
<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2001 Apple Computer, Inc. (Last Updated October 11, 2001)</font></p>

<!-- start of footer -->
<!--#include virtual="/includes/framesetfooter-front" -->
<!-- end of footer -->
</body>
</html>
