INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:25]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:26]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:63]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:65]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:66]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 26 [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:166]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 25 [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:210]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 63 [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:229]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:231]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 66 [C:/Users/Microapple/OneDrive - Rain/NSCSCC/project_1/project_1.srcs/sim_1/new/Sim1.v:249]
