Oh no...

Cycle: 7
MARS instruction number: 4	Instruction: ori $1,$1,43981
Expected:	Register Write to Reg: 0x01 Val: 0x1234ABCD
Got     :	Register Write to Reg: 0x01 Val: 0x0000ABCD
Incorrect write

Cycle: 8
MARS instruction number: 5	Instruction: addu $11,$0,$1
Expected:	Register Write to Reg: 0x0B Val: 0x1234ABCD
Got     :	Register Write to Reg: 0x0B Val: 0x00000000
Incorrect write

Cycle: 10
MARS instruction number: 7	Instruction: ori $1,$1,2448
Expected:	Register Write to Reg: 0x01 Val: 0xF00F0990
Got     :	Register Write to Reg: 0x01 Val: 0x0000ABDD
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


