$date
	Sun Oct 23 06:24:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#184407
b10101 !
1"
#184410
b10101 &
b10101 %
1$
#184411
0"
#184414
b1000000 &
b1000000 %
#184418
b100000 &
b100000 %
#184422
b10000 &
b10000 %
#184426
b1000 &
b1000 %
#184430
b100 &
b100 %
#184434
b10 &
b10 %
#184438
b1 &
1#
b1 %
#184442
b0 &
b0 %
0#
0$
#1172430
b1110 &
b1110 %
1$
b1110 !
1"
#1172431
0"
#1172434
b111 &
b111 %
#1172438
b10110 &
b10110 %
#1172442
b1011 &
b1011 %
#1172446
b100010 &
b100010 %
#1172450
b10001 &
b10001 %
#1172454
b110100 &
b110100 %
#1172458
b11010 &
b11010 %
#1172462
b1101 &
b1101 %
#1172466
b101000 &
b101000 %
#1172470
b10100 &
b10100 %
#1172474
b1010 &
b1010 %
#1172478
b101 &
b101 %
#1172482
b10000 &
b10000 %
#1172486
b1000 &
b1000 %
#1172490
b100 &
b100 %
#1172494
b10 &
b10 %
#1172498
b1 &
b1 %
1#
#1172502
b0 &
0#
b0 %
0$
#2180327
b10000 !
1"
#2180330
b10000 &
b10000 %
1$
#2180331
0"
#2180334
b1000 &
b1000 %
#2180338
b100 &
b100 %
#2180342
b10 &
b10 %
#2180346
b1 &
b1 %
1#
#2180350
b0 &
0#
b0 %
0$
#4500012
