#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000212916ffbc0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000021291775c60_0 .array/port v0000021291775c60, 0;
L_0000021291716110 .functor BUFZ 32, v0000021291775c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021291775c60_1 .array/port v0000021291775c60, 1;
L_0000021291716dc0 .functor BUFZ 32, v0000021291775c60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021291775c60_2 .array/port v0000021291775c60, 2;
L_0000021291716d50 .functor BUFZ 32, v0000021291775c60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021291775c60_3 .array/port v0000021291775c60, 3;
L_0000021291716960 .functor BUFZ 32, v0000021291775c60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021291775c60_4 .array/port v0000021291775c60, 4;
L_00000212917169d0 .functor BUFZ 32, v0000021291775c60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021291775c60_5 .array/port v0000021291775c60, 5;
L_00000212917160a0 .functor BUFZ 32, v0000021291775c60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002129177b4b0_0 .net "check_size", 31 0, L_0000021291716110;  1 drivers
v000002129177be10_0 .net "check_val1", 31 0, L_0000021291716dc0;  1 drivers
v000002129177aa10_0 .net "check_val2", 31 0, L_0000021291716d50;  1 drivers
v000002129177bff0_0 .net "check_val3", 31 0, L_0000021291716960;  1 drivers
v000002129177beb0_0 .net "check_val4", 31 0, L_00000212917169d0;  1 drivers
v000002129177c270_0 .net "check_val5", 31 0, L_00000212917160a0;  1 drivers
v000002129177ae70_0 .var "clk", 0 0;
v000002129177a510_0 .var "reset", 0 0;
S_00000212917029b0 .scope module, "dut" "top" 2 10, 3 1 0, S_00000212916ffbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000212917163b0 .functor OR 1, L_000002129177b550, L_000002129177b730, C4<0>, C4<0>;
L_0000021291716e30 .functor AND 1, L_000002129177bc30, L_000002129177a8d0, C4<1>, C4<1>;
L_0000021291716880 .functor NOT 1, L_0000021291716e30, C4<0>, C4<0>, C4<0>;
L_0000021291716ea0 .functor AND 1, v000002129170b110_0, L_0000021291716880, C4<1>, C4<1>;
L_00000212917168f0 .functor OR 1, L_0000021291716ea0, L_000002129177b550, C4<0>, C4<0>;
L_0000021291716030 .functor AND 1, v000002129170cb50_0, L_00000212917d8b90, C4<1>, C4<1>;
v0000021291774d60_0 .net *"_ivl_1", 5 0, L_000002129177b5f0;  1 drivers
v0000021291775300_0 .net *"_ivl_15", 5 0, L_000002129177bf50;  1 drivers
L_0000021291780118 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000212917754e0_0 .net/2u *"_ivl_16", 5 0, L_0000021291780118;  1 drivers
v0000021291779c20_0 .net *"_ivl_18", 0 0, L_000002129177bc30;  1 drivers
L_0000021291780088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021291778460_0 .net/2u *"_ivl_2", 5 0, L_0000021291780088;  1 drivers
v0000021291778dc0_0 .net *"_ivl_21", 5 0, L_000002129177b7d0;  1 drivers
L_0000021291780160 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021291778960_0 .net/2u *"_ivl_22", 5 0, L_0000021291780160;  1 drivers
v0000021291779e00_0 .net *"_ivl_24", 0 0, L_000002129177a8d0;  1 drivers
L_00000212917801a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002129177a1c0_0 .net/2u *"_ivl_28", 31 0, L_00000212917801a8;  1 drivers
v0000021291779ae0_0 .net *"_ivl_33", 3 0, L_000002129177b870;  1 drivers
v0000021291779400_0 .net *"_ivl_35", 25 0, L_000002129177ba50;  1 drivers
L_00000212917801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000212917792c0_0 .net/2u *"_ivl_36", 1 0, L_00000212917801f0;  1 drivers
L_0000021291780238 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000212917785a0_0 .net/2u *"_ivl_44", 4 0, L_0000021291780238;  1 drivers
v0000021291779900_0 .net *"_ivl_47", 4 0, L_000002129177b9b0;  1 drivers
v0000021291778a00_0 .net *"_ivl_49", 4 0, L_000002129177ad30;  1 drivers
v0000021291778c80_0 .net *"_ivl_50", 4 0, L_000002129177c090;  1 drivers
v00000212917799a0_0 .net *"_ivl_54", 0 0, L_0000021291716880;  1 drivers
v0000021291779d60_0 .net *"_ivl_56", 0 0, L_0000021291716ea0;  1 drivers
v000002129177a300_0 .net *"_ivl_65", 0 0, L_000002129177b230;  1 drivers
v0000021291778e60_0 .net *"_ivl_66", 15 0, L_000002129177ab50;  1 drivers
v0000021291779ea0_0 .net *"_ivl_69", 15 0, L_000002129177abf0;  1 drivers
v0000021291778be0_0 .net *"_ivl_7", 5 0, L_000002129177bcd0;  1 drivers
v00000212917786e0_0 .net *"_ivl_76", 31 0, L_00000212917d8910;  1 drivers
L_00000212917800d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021291779f40_0 .net/2u *"_ivl_8", 5 0, L_00000212917800d0;  1 drivers
v0000021291778fa0_0 .net *"_ivl_80", 31 0, L_00000212917d8870;  1 drivers
v0000021291779b80_0 .net *"_ivl_82", 29 0, L_00000212917d80f0;  1 drivers
L_0000021291780628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021291779fe0_0 .net *"_ivl_84", 1 0, L_0000021291780628;  1 drivers
v000002129177a080_0 .net *"_ivl_90", 31 0, L_00000212917d8730;  1 drivers
v0000021291779720_0 .net *"_ivl_92", 31 0, L_00000212917d8690;  1 drivers
v0000021291778aa0_0 .net "alu_control_sig", 3 0, v000002129170ca10_0;  1 drivers
v000002129177a120_0 .net "alu_input_b", 31 0, L_000002129177b410;  1 drivers
v00000212917794a0_0 .net "alu_op", 1 0, v000002129170c5b0_0;  1 drivers
v0000021291778d20_0 .net "alu_result", 31 0, v0000021291776700_0;  1 drivers
v0000021291778b40_0 .net "alu_src", 0 0, v000002129170b430_0;  1 drivers
v0000021291779360_0 .net "branch", 0 0, v000002129170cb50_0;  1 drivers
v0000021291778500_0 .net "clk", 0 0, v000002129177ae70_0;  1 drivers
v0000021291778640_0 .net "instruction", 31 0, v0000021291775760_0;  1 drivers
v000002129177a260_0 .net "is_jr", 0 0, L_0000021291716e30;  1 drivers
v0000021291778f00_0 .net "is_jump", 0 0, L_00000212917163b0;  1 drivers
v00000212917797c0_0 .net "jump_addr", 31 0, L_000002129177b910;  1 drivers
v0000021291778780_0 .net "mem_read", 0 0, v000002129170b570_0;  1 drivers
v0000021291779040_0 .net "mem_read_data", 31 0, L_00000212917d8f50;  1 drivers
v0000021291779540_0 .net "mem_to_reg", 0 0, v000002129170afd0_0;  1 drivers
v00000212917790e0_0 .net "mem_write", 0 0, v000002129170b610_0;  1 drivers
v00000212917795e0_0 .net "op_j", 0 0, L_000002129177b730;  1 drivers
v0000021291779180_0 .net "op_jal", 0 0, L_000002129177b550;  1 drivers
v0000021291778820_0 .var "pc", 31 0;
v0000021291779cc0_0 .net "pc_branch", 31 0, L_00000212917d8190;  1 drivers
v00000212917788c0_0 .net "pc_next", 31 0, L_00000212917d84b0;  1 drivers
v0000021291779220_0 .net "pc_plus4", 31 0, L_000002129177c310;  1 drivers
v0000021291779680_0 .net "pc_src", 0 0, L_0000021291716030;  1 drivers
v0000021291779860_0 .net "read_data1", 31 0, L_000002129177a650;  1 drivers
v0000021291779a40_0 .net "read_data2", 31 0, L_000002129177add0;  1 drivers
v000002129177b0f0_0 .net "reg_dst", 0 0, v000002129170cbf0_0;  1 drivers
v000002129177bd70_0 .net "reg_write", 0 0, v000002129170b110_0;  1 drivers
v000002129177b190_0 .net "reset", 0 0, v000002129177a510_0;  1 drivers
v000002129177b690_0 .net "shamt", 4 0, L_000002129177a470;  1 drivers
v000002129177a5b0_0 .net "sign_ext_imm", 31 0, L_000002129177b050;  1 drivers
v000002129177af10_0 .net "write_data", 31 0, L_00000212917d8ff0;  1 drivers
v000002129177c1d0_0 .net "write_reg_addr", 4 0, L_000002129177ac90;  1 drivers
v000002129177bb90_0 .net "zero_flag", 0 0, L_00000212917d8b90;  1 drivers
E_00000212917112f0 .event posedge, v000002129177b190_0, v000002129170cdd0_0;
L_000002129177b5f0 .part v0000021291775760_0, 26, 6;
L_000002129177b550 .cmp/eq 6, L_000002129177b5f0, L_0000021291780088;
L_000002129177bcd0 .part v0000021291775760_0, 26, 6;
L_000002129177b730 .cmp/eq 6, L_000002129177bcd0, L_00000212917800d0;
L_000002129177bf50 .part v0000021291775760_0, 26, 6;
L_000002129177bc30 .cmp/eq 6, L_000002129177bf50, L_0000021291780118;
L_000002129177b7d0 .part v0000021291775760_0, 0, 6;
L_000002129177a8d0 .cmp/eq 6, L_000002129177b7d0, L_0000021291780160;
L_000002129177c310 .arith/sum 32, v0000021291778820_0, L_00000212917801a8;
L_000002129177b870 .part L_000002129177c310, 28, 4;
L_000002129177ba50 .part v0000021291775760_0, 0, 26;
L_000002129177b910 .concat [ 2 26 4 0], L_00000212917801f0, L_000002129177ba50, L_000002129177b870;
L_000002129177a470 .part v0000021291775760_0, 6, 5;
L_000002129177afb0 .part v0000021291775760_0, 26, 6;
L_000002129177b9b0 .part v0000021291775760_0, 11, 5;
L_000002129177ad30 .part v0000021291775760_0, 16, 5;
L_000002129177c090 .functor MUXZ 5, L_000002129177ad30, L_000002129177b9b0, v000002129170cbf0_0, C4<>;
L_000002129177ac90 .functor MUXZ 5, L_000002129177c090, L_0000021291780238, L_000002129177b550, C4<>;
L_000002129177a6f0 .part v0000021291775760_0, 21, 5;
L_000002129177aab0 .part v0000021291775760_0, 16, 5;
L_000002129177b230 .part v0000021291775760_0, 15, 1;
LS_000002129177ab50_0_0 .concat [ 1 1 1 1], L_000002129177b230, L_000002129177b230, L_000002129177b230, L_000002129177b230;
LS_000002129177ab50_0_4 .concat [ 1 1 1 1], L_000002129177b230, L_000002129177b230, L_000002129177b230, L_000002129177b230;
LS_000002129177ab50_0_8 .concat [ 1 1 1 1], L_000002129177b230, L_000002129177b230, L_000002129177b230, L_000002129177b230;
LS_000002129177ab50_0_12 .concat [ 1 1 1 1], L_000002129177b230, L_000002129177b230, L_000002129177b230, L_000002129177b230;
L_000002129177ab50 .concat [ 4 4 4 4], LS_000002129177ab50_0_0, LS_000002129177ab50_0_4, LS_000002129177ab50_0_8, LS_000002129177ab50_0_12;
L_000002129177abf0 .part v0000021291775760_0, 0, 16;
L_000002129177b050 .concat [ 16 16 0 0], L_000002129177abf0, L_000002129177ab50;
L_000002129177b2d0 .part v0000021291775760_0, 0, 6;
L_000002129177b410 .functor MUXZ 32, L_000002129177add0, L_000002129177b050, v000002129170b430_0, C4<>;
L_00000212917d8910 .functor MUXZ 32, v0000021291776700_0, L_00000212917d8f50, v000002129170afd0_0, C4<>;
L_00000212917d8ff0 .functor MUXZ 32, L_00000212917d8910, L_000002129177c310, L_000002129177b550, C4<>;
L_00000212917d80f0 .part L_000002129177b050, 0, 30;
L_00000212917d8870 .concat [ 2 30 0 0], L_0000021291780628, L_00000212917d80f0;
L_00000212917d8190 .arith/sum 32, L_000002129177c310, L_00000212917d8870;
L_00000212917d8730 .functor MUXZ 32, L_000002129177c310, L_00000212917d8190, L_0000021291716030, C4<>;
L_00000212917d8690 .functor MUXZ 32, L_00000212917d8730, L_000002129177b910, L_00000212917163b0, C4<>;
L_00000212917d84b0 .functor MUXZ 32, L_00000212917d8690, L_000002129177a650, L_0000021291716e30, C4<>;
S_0000021291702b40 .scope module, "alu_ctrl_unit" "alu_control" 3 114, 4 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
v000002129170ca10_0 .var "alu_ctrl", 3 0;
v000002129170cab0_0 .net "alu_op", 1 0, v000002129170c5b0_0;  alias, 1 drivers
v000002129170bd90_0 .net "funct", 5 0, L_000002129177b2d0;  1 drivers
E_0000021291711cb0 .event anyedge, v000002129170cab0_0, v000002129170bd90_0;
S_00000212916f3310 .scope module, "control_unit" "cu" 3 77, 5 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 2 "alu_op";
v000002129170c5b0_0 .var "alu_op", 1 0;
v000002129170b430_0 .var "alu_src", 0 0;
v000002129170cb50_0 .var "branch", 0 0;
v000002129170b570_0 .var "mem_read", 0 0;
v000002129170afd0_0 .var "mem_to_reg", 0 0;
v000002129170b610_0 .var "mem_write", 0 0;
v000002129170be30_0 .net "opcode", 5 0, L_000002129177afb0;  1 drivers
v000002129170cbf0_0 .var "reg_dst", 0 0;
v000002129170b110_0 .var "reg_write", 0 0;
E_0000021291711ef0 .event anyedge, v000002129170be30_0;
S_00000212916f34a0 .scope module, "dmem" "data_memory" 3 140, 6 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000002129170c650_0 .net *"_ivl_0", 31 0, L_00000212917d8e10;  1 drivers
v000002129170c010_0 .net *"_ivl_3", 7 0, L_00000212917d8eb0;  1 drivers
v000002129170c150_0 .net *"_ivl_4", 9 0, L_00000212917d85f0;  1 drivers
L_0000021291780598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002129170cc90_0 .net *"_ivl_7", 1 0, L_0000021291780598;  1 drivers
L_00000212917805e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002129170b6b0_0 .net/2u *"_ivl_8", 31 0, L_00000212917805e0;  1 drivers
v000002129170cd30_0 .net "address", 31 0, v0000021291776700_0;  alias, 1 drivers
v000002129170cdd0_0 .net "clk", 0 0, v000002129177ae70_0;  alias, 1 drivers
v000002129170b070_0 .var/i "i", 31 0;
v000002129170b1b0_0 .net "mem_read", 0 0, v000002129170b570_0;  alias, 1 drivers
v00000212916c4180_0 .net "mem_write", 0 0, v000002129170b610_0;  alias, 1 drivers
v0000021291775c60 .array "memory", 255 0, 31 0;
v0000021291775580_0 .net "read_data", 31 0, L_00000212917d8f50;  alias, 1 drivers
v0000021291776980_0 .net "write_data", 31 0, L_000002129177add0;  alias, 1 drivers
E_00000212917112b0 .event posedge, v000002129170cdd0_0;
L_00000212917d8e10 .array/port v0000021291775c60, L_00000212917d85f0;
L_00000212917d8eb0 .part v0000021291776700_0, 2, 8;
L_00000212917d85f0 .concat [ 8 2 0 0], L_00000212917d8eb0, L_0000021291780598;
L_00000212917d8f50 .functor MUXZ 32, L_00000212917805e0, L_00000212917d8e10, v000002129170b570_0, C4<>;
S_00000212916ec130 .scope module, "imem" "instruction_memory" 3 64, 7 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0000021291775620_0 .net "address", 31 0, v0000021291778820_0;  1 drivers
v0000021291775760_0 .var "instruction", 31 0;
v00000212917760c0 .array "memory", 255 0, 31 0;
v00000212917760c0_0 .array/port v00000212917760c0, 0;
v00000212917760c0_1 .array/port v00000212917760c0, 1;
v00000212917760c0_2 .array/port v00000212917760c0, 2;
E_0000021291711c30/0 .event anyedge, v0000021291775620_0, v00000212917760c0_0, v00000212917760c0_1, v00000212917760c0_2;
v00000212917760c0_3 .array/port v00000212917760c0, 3;
v00000212917760c0_4 .array/port v00000212917760c0, 4;
v00000212917760c0_5 .array/port v00000212917760c0, 5;
v00000212917760c0_6 .array/port v00000212917760c0, 6;
E_0000021291711c30/1 .event anyedge, v00000212917760c0_3, v00000212917760c0_4, v00000212917760c0_5, v00000212917760c0_6;
v00000212917760c0_7 .array/port v00000212917760c0, 7;
v00000212917760c0_8 .array/port v00000212917760c0, 8;
v00000212917760c0_9 .array/port v00000212917760c0, 9;
v00000212917760c0_10 .array/port v00000212917760c0, 10;
E_0000021291711c30/2 .event anyedge, v00000212917760c0_7, v00000212917760c0_8, v00000212917760c0_9, v00000212917760c0_10;
v00000212917760c0_11 .array/port v00000212917760c0, 11;
v00000212917760c0_12 .array/port v00000212917760c0, 12;
v00000212917760c0_13 .array/port v00000212917760c0, 13;
v00000212917760c0_14 .array/port v00000212917760c0, 14;
E_0000021291711c30/3 .event anyedge, v00000212917760c0_11, v00000212917760c0_12, v00000212917760c0_13, v00000212917760c0_14;
v00000212917760c0_15 .array/port v00000212917760c0, 15;
v00000212917760c0_16 .array/port v00000212917760c0, 16;
v00000212917760c0_17 .array/port v00000212917760c0, 17;
v00000212917760c0_18 .array/port v00000212917760c0, 18;
E_0000021291711c30/4 .event anyedge, v00000212917760c0_15, v00000212917760c0_16, v00000212917760c0_17, v00000212917760c0_18;
v00000212917760c0_19 .array/port v00000212917760c0, 19;
v00000212917760c0_20 .array/port v00000212917760c0, 20;
v00000212917760c0_21 .array/port v00000212917760c0, 21;
v00000212917760c0_22 .array/port v00000212917760c0, 22;
E_0000021291711c30/5 .event anyedge, v00000212917760c0_19, v00000212917760c0_20, v00000212917760c0_21, v00000212917760c0_22;
v00000212917760c0_23 .array/port v00000212917760c0, 23;
v00000212917760c0_24 .array/port v00000212917760c0, 24;
v00000212917760c0_25 .array/port v00000212917760c0, 25;
v00000212917760c0_26 .array/port v00000212917760c0, 26;
E_0000021291711c30/6 .event anyedge, v00000212917760c0_23, v00000212917760c0_24, v00000212917760c0_25, v00000212917760c0_26;
v00000212917760c0_27 .array/port v00000212917760c0, 27;
v00000212917760c0_28 .array/port v00000212917760c0, 28;
v00000212917760c0_29 .array/port v00000212917760c0, 29;
v00000212917760c0_30 .array/port v00000212917760c0, 30;
E_0000021291711c30/7 .event anyedge, v00000212917760c0_27, v00000212917760c0_28, v00000212917760c0_29, v00000212917760c0_30;
v00000212917760c0_31 .array/port v00000212917760c0, 31;
v00000212917760c0_32 .array/port v00000212917760c0, 32;
v00000212917760c0_33 .array/port v00000212917760c0, 33;
v00000212917760c0_34 .array/port v00000212917760c0, 34;
E_0000021291711c30/8 .event anyedge, v00000212917760c0_31, v00000212917760c0_32, v00000212917760c0_33, v00000212917760c0_34;
v00000212917760c0_35 .array/port v00000212917760c0, 35;
v00000212917760c0_36 .array/port v00000212917760c0, 36;
v00000212917760c0_37 .array/port v00000212917760c0, 37;
v00000212917760c0_38 .array/port v00000212917760c0, 38;
E_0000021291711c30/9 .event anyedge, v00000212917760c0_35, v00000212917760c0_36, v00000212917760c0_37, v00000212917760c0_38;
v00000212917760c0_39 .array/port v00000212917760c0, 39;
v00000212917760c0_40 .array/port v00000212917760c0, 40;
v00000212917760c0_41 .array/port v00000212917760c0, 41;
v00000212917760c0_42 .array/port v00000212917760c0, 42;
E_0000021291711c30/10 .event anyedge, v00000212917760c0_39, v00000212917760c0_40, v00000212917760c0_41, v00000212917760c0_42;
v00000212917760c0_43 .array/port v00000212917760c0, 43;
v00000212917760c0_44 .array/port v00000212917760c0, 44;
v00000212917760c0_45 .array/port v00000212917760c0, 45;
v00000212917760c0_46 .array/port v00000212917760c0, 46;
E_0000021291711c30/11 .event anyedge, v00000212917760c0_43, v00000212917760c0_44, v00000212917760c0_45, v00000212917760c0_46;
v00000212917760c0_47 .array/port v00000212917760c0, 47;
v00000212917760c0_48 .array/port v00000212917760c0, 48;
v00000212917760c0_49 .array/port v00000212917760c0, 49;
v00000212917760c0_50 .array/port v00000212917760c0, 50;
E_0000021291711c30/12 .event anyedge, v00000212917760c0_47, v00000212917760c0_48, v00000212917760c0_49, v00000212917760c0_50;
v00000212917760c0_51 .array/port v00000212917760c0, 51;
v00000212917760c0_52 .array/port v00000212917760c0, 52;
v00000212917760c0_53 .array/port v00000212917760c0, 53;
v00000212917760c0_54 .array/port v00000212917760c0, 54;
E_0000021291711c30/13 .event anyedge, v00000212917760c0_51, v00000212917760c0_52, v00000212917760c0_53, v00000212917760c0_54;
v00000212917760c0_55 .array/port v00000212917760c0, 55;
v00000212917760c0_56 .array/port v00000212917760c0, 56;
v00000212917760c0_57 .array/port v00000212917760c0, 57;
v00000212917760c0_58 .array/port v00000212917760c0, 58;
E_0000021291711c30/14 .event anyedge, v00000212917760c0_55, v00000212917760c0_56, v00000212917760c0_57, v00000212917760c0_58;
v00000212917760c0_59 .array/port v00000212917760c0, 59;
v00000212917760c0_60 .array/port v00000212917760c0, 60;
v00000212917760c0_61 .array/port v00000212917760c0, 61;
v00000212917760c0_62 .array/port v00000212917760c0, 62;
E_0000021291711c30/15 .event anyedge, v00000212917760c0_59, v00000212917760c0_60, v00000212917760c0_61, v00000212917760c0_62;
v00000212917760c0_63 .array/port v00000212917760c0, 63;
v00000212917760c0_64 .array/port v00000212917760c0, 64;
v00000212917760c0_65 .array/port v00000212917760c0, 65;
v00000212917760c0_66 .array/port v00000212917760c0, 66;
E_0000021291711c30/16 .event anyedge, v00000212917760c0_63, v00000212917760c0_64, v00000212917760c0_65, v00000212917760c0_66;
v00000212917760c0_67 .array/port v00000212917760c0, 67;
v00000212917760c0_68 .array/port v00000212917760c0, 68;
v00000212917760c0_69 .array/port v00000212917760c0, 69;
v00000212917760c0_70 .array/port v00000212917760c0, 70;
E_0000021291711c30/17 .event anyedge, v00000212917760c0_67, v00000212917760c0_68, v00000212917760c0_69, v00000212917760c0_70;
v00000212917760c0_71 .array/port v00000212917760c0, 71;
v00000212917760c0_72 .array/port v00000212917760c0, 72;
v00000212917760c0_73 .array/port v00000212917760c0, 73;
v00000212917760c0_74 .array/port v00000212917760c0, 74;
E_0000021291711c30/18 .event anyedge, v00000212917760c0_71, v00000212917760c0_72, v00000212917760c0_73, v00000212917760c0_74;
v00000212917760c0_75 .array/port v00000212917760c0, 75;
v00000212917760c0_76 .array/port v00000212917760c0, 76;
v00000212917760c0_77 .array/port v00000212917760c0, 77;
v00000212917760c0_78 .array/port v00000212917760c0, 78;
E_0000021291711c30/19 .event anyedge, v00000212917760c0_75, v00000212917760c0_76, v00000212917760c0_77, v00000212917760c0_78;
v00000212917760c0_79 .array/port v00000212917760c0, 79;
v00000212917760c0_80 .array/port v00000212917760c0, 80;
v00000212917760c0_81 .array/port v00000212917760c0, 81;
v00000212917760c0_82 .array/port v00000212917760c0, 82;
E_0000021291711c30/20 .event anyedge, v00000212917760c0_79, v00000212917760c0_80, v00000212917760c0_81, v00000212917760c0_82;
v00000212917760c0_83 .array/port v00000212917760c0, 83;
v00000212917760c0_84 .array/port v00000212917760c0, 84;
v00000212917760c0_85 .array/port v00000212917760c0, 85;
v00000212917760c0_86 .array/port v00000212917760c0, 86;
E_0000021291711c30/21 .event anyedge, v00000212917760c0_83, v00000212917760c0_84, v00000212917760c0_85, v00000212917760c0_86;
v00000212917760c0_87 .array/port v00000212917760c0, 87;
v00000212917760c0_88 .array/port v00000212917760c0, 88;
v00000212917760c0_89 .array/port v00000212917760c0, 89;
v00000212917760c0_90 .array/port v00000212917760c0, 90;
E_0000021291711c30/22 .event anyedge, v00000212917760c0_87, v00000212917760c0_88, v00000212917760c0_89, v00000212917760c0_90;
v00000212917760c0_91 .array/port v00000212917760c0, 91;
v00000212917760c0_92 .array/port v00000212917760c0, 92;
v00000212917760c0_93 .array/port v00000212917760c0, 93;
v00000212917760c0_94 .array/port v00000212917760c0, 94;
E_0000021291711c30/23 .event anyedge, v00000212917760c0_91, v00000212917760c0_92, v00000212917760c0_93, v00000212917760c0_94;
v00000212917760c0_95 .array/port v00000212917760c0, 95;
v00000212917760c0_96 .array/port v00000212917760c0, 96;
v00000212917760c0_97 .array/port v00000212917760c0, 97;
v00000212917760c0_98 .array/port v00000212917760c0, 98;
E_0000021291711c30/24 .event anyedge, v00000212917760c0_95, v00000212917760c0_96, v00000212917760c0_97, v00000212917760c0_98;
v00000212917760c0_99 .array/port v00000212917760c0, 99;
v00000212917760c0_100 .array/port v00000212917760c0, 100;
v00000212917760c0_101 .array/port v00000212917760c0, 101;
v00000212917760c0_102 .array/port v00000212917760c0, 102;
E_0000021291711c30/25 .event anyedge, v00000212917760c0_99, v00000212917760c0_100, v00000212917760c0_101, v00000212917760c0_102;
v00000212917760c0_103 .array/port v00000212917760c0, 103;
v00000212917760c0_104 .array/port v00000212917760c0, 104;
v00000212917760c0_105 .array/port v00000212917760c0, 105;
v00000212917760c0_106 .array/port v00000212917760c0, 106;
E_0000021291711c30/26 .event anyedge, v00000212917760c0_103, v00000212917760c0_104, v00000212917760c0_105, v00000212917760c0_106;
v00000212917760c0_107 .array/port v00000212917760c0, 107;
v00000212917760c0_108 .array/port v00000212917760c0, 108;
v00000212917760c0_109 .array/port v00000212917760c0, 109;
v00000212917760c0_110 .array/port v00000212917760c0, 110;
E_0000021291711c30/27 .event anyedge, v00000212917760c0_107, v00000212917760c0_108, v00000212917760c0_109, v00000212917760c0_110;
v00000212917760c0_111 .array/port v00000212917760c0, 111;
v00000212917760c0_112 .array/port v00000212917760c0, 112;
v00000212917760c0_113 .array/port v00000212917760c0, 113;
v00000212917760c0_114 .array/port v00000212917760c0, 114;
E_0000021291711c30/28 .event anyedge, v00000212917760c0_111, v00000212917760c0_112, v00000212917760c0_113, v00000212917760c0_114;
v00000212917760c0_115 .array/port v00000212917760c0, 115;
v00000212917760c0_116 .array/port v00000212917760c0, 116;
v00000212917760c0_117 .array/port v00000212917760c0, 117;
v00000212917760c0_118 .array/port v00000212917760c0, 118;
E_0000021291711c30/29 .event anyedge, v00000212917760c0_115, v00000212917760c0_116, v00000212917760c0_117, v00000212917760c0_118;
v00000212917760c0_119 .array/port v00000212917760c0, 119;
v00000212917760c0_120 .array/port v00000212917760c0, 120;
v00000212917760c0_121 .array/port v00000212917760c0, 121;
v00000212917760c0_122 .array/port v00000212917760c0, 122;
E_0000021291711c30/30 .event anyedge, v00000212917760c0_119, v00000212917760c0_120, v00000212917760c0_121, v00000212917760c0_122;
v00000212917760c0_123 .array/port v00000212917760c0, 123;
v00000212917760c0_124 .array/port v00000212917760c0, 124;
v00000212917760c0_125 .array/port v00000212917760c0, 125;
v00000212917760c0_126 .array/port v00000212917760c0, 126;
E_0000021291711c30/31 .event anyedge, v00000212917760c0_123, v00000212917760c0_124, v00000212917760c0_125, v00000212917760c0_126;
v00000212917760c0_127 .array/port v00000212917760c0, 127;
v00000212917760c0_128 .array/port v00000212917760c0, 128;
v00000212917760c0_129 .array/port v00000212917760c0, 129;
v00000212917760c0_130 .array/port v00000212917760c0, 130;
E_0000021291711c30/32 .event anyedge, v00000212917760c0_127, v00000212917760c0_128, v00000212917760c0_129, v00000212917760c0_130;
v00000212917760c0_131 .array/port v00000212917760c0, 131;
v00000212917760c0_132 .array/port v00000212917760c0, 132;
v00000212917760c0_133 .array/port v00000212917760c0, 133;
v00000212917760c0_134 .array/port v00000212917760c0, 134;
E_0000021291711c30/33 .event anyedge, v00000212917760c0_131, v00000212917760c0_132, v00000212917760c0_133, v00000212917760c0_134;
v00000212917760c0_135 .array/port v00000212917760c0, 135;
v00000212917760c0_136 .array/port v00000212917760c0, 136;
v00000212917760c0_137 .array/port v00000212917760c0, 137;
v00000212917760c0_138 .array/port v00000212917760c0, 138;
E_0000021291711c30/34 .event anyedge, v00000212917760c0_135, v00000212917760c0_136, v00000212917760c0_137, v00000212917760c0_138;
v00000212917760c0_139 .array/port v00000212917760c0, 139;
v00000212917760c0_140 .array/port v00000212917760c0, 140;
v00000212917760c0_141 .array/port v00000212917760c0, 141;
v00000212917760c0_142 .array/port v00000212917760c0, 142;
E_0000021291711c30/35 .event anyedge, v00000212917760c0_139, v00000212917760c0_140, v00000212917760c0_141, v00000212917760c0_142;
v00000212917760c0_143 .array/port v00000212917760c0, 143;
v00000212917760c0_144 .array/port v00000212917760c0, 144;
v00000212917760c0_145 .array/port v00000212917760c0, 145;
v00000212917760c0_146 .array/port v00000212917760c0, 146;
E_0000021291711c30/36 .event anyedge, v00000212917760c0_143, v00000212917760c0_144, v00000212917760c0_145, v00000212917760c0_146;
v00000212917760c0_147 .array/port v00000212917760c0, 147;
v00000212917760c0_148 .array/port v00000212917760c0, 148;
v00000212917760c0_149 .array/port v00000212917760c0, 149;
v00000212917760c0_150 .array/port v00000212917760c0, 150;
E_0000021291711c30/37 .event anyedge, v00000212917760c0_147, v00000212917760c0_148, v00000212917760c0_149, v00000212917760c0_150;
v00000212917760c0_151 .array/port v00000212917760c0, 151;
v00000212917760c0_152 .array/port v00000212917760c0, 152;
v00000212917760c0_153 .array/port v00000212917760c0, 153;
v00000212917760c0_154 .array/port v00000212917760c0, 154;
E_0000021291711c30/38 .event anyedge, v00000212917760c0_151, v00000212917760c0_152, v00000212917760c0_153, v00000212917760c0_154;
v00000212917760c0_155 .array/port v00000212917760c0, 155;
v00000212917760c0_156 .array/port v00000212917760c0, 156;
v00000212917760c0_157 .array/port v00000212917760c0, 157;
v00000212917760c0_158 .array/port v00000212917760c0, 158;
E_0000021291711c30/39 .event anyedge, v00000212917760c0_155, v00000212917760c0_156, v00000212917760c0_157, v00000212917760c0_158;
v00000212917760c0_159 .array/port v00000212917760c0, 159;
v00000212917760c0_160 .array/port v00000212917760c0, 160;
v00000212917760c0_161 .array/port v00000212917760c0, 161;
v00000212917760c0_162 .array/port v00000212917760c0, 162;
E_0000021291711c30/40 .event anyedge, v00000212917760c0_159, v00000212917760c0_160, v00000212917760c0_161, v00000212917760c0_162;
v00000212917760c0_163 .array/port v00000212917760c0, 163;
v00000212917760c0_164 .array/port v00000212917760c0, 164;
v00000212917760c0_165 .array/port v00000212917760c0, 165;
v00000212917760c0_166 .array/port v00000212917760c0, 166;
E_0000021291711c30/41 .event anyedge, v00000212917760c0_163, v00000212917760c0_164, v00000212917760c0_165, v00000212917760c0_166;
v00000212917760c0_167 .array/port v00000212917760c0, 167;
v00000212917760c0_168 .array/port v00000212917760c0, 168;
v00000212917760c0_169 .array/port v00000212917760c0, 169;
v00000212917760c0_170 .array/port v00000212917760c0, 170;
E_0000021291711c30/42 .event anyedge, v00000212917760c0_167, v00000212917760c0_168, v00000212917760c0_169, v00000212917760c0_170;
v00000212917760c0_171 .array/port v00000212917760c0, 171;
v00000212917760c0_172 .array/port v00000212917760c0, 172;
v00000212917760c0_173 .array/port v00000212917760c0, 173;
v00000212917760c0_174 .array/port v00000212917760c0, 174;
E_0000021291711c30/43 .event anyedge, v00000212917760c0_171, v00000212917760c0_172, v00000212917760c0_173, v00000212917760c0_174;
v00000212917760c0_175 .array/port v00000212917760c0, 175;
v00000212917760c0_176 .array/port v00000212917760c0, 176;
v00000212917760c0_177 .array/port v00000212917760c0, 177;
v00000212917760c0_178 .array/port v00000212917760c0, 178;
E_0000021291711c30/44 .event anyedge, v00000212917760c0_175, v00000212917760c0_176, v00000212917760c0_177, v00000212917760c0_178;
v00000212917760c0_179 .array/port v00000212917760c0, 179;
v00000212917760c0_180 .array/port v00000212917760c0, 180;
v00000212917760c0_181 .array/port v00000212917760c0, 181;
v00000212917760c0_182 .array/port v00000212917760c0, 182;
E_0000021291711c30/45 .event anyedge, v00000212917760c0_179, v00000212917760c0_180, v00000212917760c0_181, v00000212917760c0_182;
v00000212917760c0_183 .array/port v00000212917760c0, 183;
v00000212917760c0_184 .array/port v00000212917760c0, 184;
v00000212917760c0_185 .array/port v00000212917760c0, 185;
v00000212917760c0_186 .array/port v00000212917760c0, 186;
E_0000021291711c30/46 .event anyedge, v00000212917760c0_183, v00000212917760c0_184, v00000212917760c0_185, v00000212917760c0_186;
v00000212917760c0_187 .array/port v00000212917760c0, 187;
v00000212917760c0_188 .array/port v00000212917760c0, 188;
v00000212917760c0_189 .array/port v00000212917760c0, 189;
v00000212917760c0_190 .array/port v00000212917760c0, 190;
E_0000021291711c30/47 .event anyedge, v00000212917760c0_187, v00000212917760c0_188, v00000212917760c0_189, v00000212917760c0_190;
v00000212917760c0_191 .array/port v00000212917760c0, 191;
v00000212917760c0_192 .array/port v00000212917760c0, 192;
v00000212917760c0_193 .array/port v00000212917760c0, 193;
v00000212917760c0_194 .array/port v00000212917760c0, 194;
E_0000021291711c30/48 .event anyedge, v00000212917760c0_191, v00000212917760c0_192, v00000212917760c0_193, v00000212917760c0_194;
v00000212917760c0_195 .array/port v00000212917760c0, 195;
v00000212917760c0_196 .array/port v00000212917760c0, 196;
v00000212917760c0_197 .array/port v00000212917760c0, 197;
v00000212917760c0_198 .array/port v00000212917760c0, 198;
E_0000021291711c30/49 .event anyedge, v00000212917760c0_195, v00000212917760c0_196, v00000212917760c0_197, v00000212917760c0_198;
v00000212917760c0_199 .array/port v00000212917760c0, 199;
v00000212917760c0_200 .array/port v00000212917760c0, 200;
v00000212917760c0_201 .array/port v00000212917760c0, 201;
v00000212917760c0_202 .array/port v00000212917760c0, 202;
E_0000021291711c30/50 .event anyedge, v00000212917760c0_199, v00000212917760c0_200, v00000212917760c0_201, v00000212917760c0_202;
v00000212917760c0_203 .array/port v00000212917760c0, 203;
v00000212917760c0_204 .array/port v00000212917760c0, 204;
v00000212917760c0_205 .array/port v00000212917760c0, 205;
v00000212917760c0_206 .array/port v00000212917760c0, 206;
E_0000021291711c30/51 .event anyedge, v00000212917760c0_203, v00000212917760c0_204, v00000212917760c0_205, v00000212917760c0_206;
v00000212917760c0_207 .array/port v00000212917760c0, 207;
v00000212917760c0_208 .array/port v00000212917760c0, 208;
v00000212917760c0_209 .array/port v00000212917760c0, 209;
v00000212917760c0_210 .array/port v00000212917760c0, 210;
E_0000021291711c30/52 .event anyedge, v00000212917760c0_207, v00000212917760c0_208, v00000212917760c0_209, v00000212917760c0_210;
v00000212917760c0_211 .array/port v00000212917760c0, 211;
v00000212917760c0_212 .array/port v00000212917760c0, 212;
v00000212917760c0_213 .array/port v00000212917760c0, 213;
v00000212917760c0_214 .array/port v00000212917760c0, 214;
E_0000021291711c30/53 .event anyedge, v00000212917760c0_211, v00000212917760c0_212, v00000212917760c0_213, v00000212917760c0_214;
v00000212917760c0_215 .array/port v00000212917760c0, 215;
v00000212917760c0_216 .array/port v00000212917760c0, 216;
v00000212917760c0_217 .array/port v00000212917760c0, 217;
v00000212917760c0_218 .array/port v00000212917760c0, 218;
E_0000021291711c30/54 .event anyedge, v00000212917760c0_215, v00000212917760c0_216, v00000212917760c0_217, v00000212917760c0_218;
v00000212917760c0_219 .array/port v00000212917760c0, 219;
v00000212917760c0_220 .array/port v00000212917760c0, 220;
v00000212917760c0_221 .array/port v00000212917760c0, 221;
v00000212917760c0_222 .array/port v00000212917760c0, 222;
E_0000021291711c30/55 .event anyedge, v00000212917760c0_219, v00000212917760c0_220, v00000212917760c0_221, v00000212917760c0_222;
v00000212917760c0_223 .array/port v00000212917760c0, 223;
v00000212917760c0_224 .array/port v00000212917760c0, 224;
v00000212917760c0_225 .array/port v00000212917760c0, 225;
v00000212917760c0_226 .array/port v00000212917760c0, 226;
E_0000021291711c30/56 .event anyedge, v00000212917760c0_223, v00000212917760c0_224, v00000212917760c0_225, v00000212917760c0_226;
v00000212917760c0_227 .array/port v00000212917760c0, 227;
v00000212917760c0_228 .array/port v00000212917760c0, 228;
v00000212917760c0_229 .array/port v00000212917760c0, 229;
v00000212917760c0_230 .array/port v00000212917760c0, 230;
E_0000021291711c30/57 .event anyedge, v00000212917760c0_227, v00000212917760c0_228, v00000212917760c0_229, v00000212917760c0_230;
v00000212917760c0_231 .array/port v00000212917760c0, 231;
v00000212917760c0_232 .array/port v00000212917760c0, 232;
v00000212917760c0_233 .array/port v00000212917760c0, 233;
v00000212917760c0_234 .array/port v00000212917760c0, 234;
E_0000021291711c30/58 .event anyedge, v00000212917760c0_231, v00000212917760c0_232, v00000212917760c0_233, v00000212917760c0_234;
v00000212917760c0_235 .array/port v00000212917760c0, 235;
v00000212917760c0_236 .array/port v00000212917760c0, 236;
v00000212917760c0_237 .array/port v00000212917760c0, 237;
v00000212917760c0_238 .array/port v00000212917760c0, 238;
E_0000021291711c30/59 .event anyedge, v00000212917760c0_235, v00000212917760c0_236, v00000212917760c0_237, v00000212917760c0_238;
v00000212917760c0_239 .array/port v00000212917760c0, 239;
v00000212917760c0_240 .array/port v00000212917760c0, 240;
v00000212917760c0_241 .array/port v00000212917760c0, 241;
v00000212917760c0_242 .array/port v00000212917760c0, 242;
E_0000021291711c30/60 .event anyedge, v00000212917760c0_239, v00000212917760c0_240, v00000212917760c0_241, v00000212917760c0_242;
v00000212917760c0_243 .array/port v00000212917760c0, 243;
v00000212917760c0_244 .array/port v00000212917760c0, 244;
v00000212917760c0_245 .array/port v00000212917760c0, 245;
v00000212917760c0_246 .array/port v00000212917760c0, 246;
E_0000021291711c30/61 .event anyedge, v00000212917760c0_243, v00000212917760c0_244, v00000212917760c0_245, v00000212917760c0_246;
v00000212917760c0_247 .array/port v00000212917760c0, 247;
v00000212917760c0_248 .array/port v00000212917760c0, 248;
v00000212917760c0_249 .array/port v00000212917760c0, 249;
v00000212917760c0_250 .array/port v00000212917760c0, 250;
E_0000021291711c30/62 .event anyedge, v00000212917760c0_247, v00000212917760c0_248, v00000212917760c0_249, v00000212917760c0_250;
v00000212917760c0_251 .array/port v00000212917760c0, 251;
v00000212917760c0_252 .array/port v00000212917760c0, 252;
v00000212917760c0_253 .array/port v00000212917760c0, 253;
v00000212917760c0_254 .array/port v00000212917760c0, 254;
E_0000021291711c30/63 .event anyedge, v00000212917760c0_251, v00000212917760c0_252, v00000212917760c0_253, v00000212917760c0_254;
v00000212917760c0_255 .array/port v00000212917760c0, 255;
E_0000021291711c30/64 .event anyedge, v00000212917760c0_255;
E_0000021291711c30 .event/or E_0000021291711c30/0, E_0000021291711c30/1, E_0000021291711c30/2, E_0000021291711c30/3, E_0000021291711c30/4, E_0000021291711c30/5, E_0000021291711c30/6, E_0000021291711c30/7, E_0000021291711c30/8, E_0000021291711c30/9, E_0000021291711c30/10, E_0000021291711c30/11, E_0000021291711c30/12, E_0000021291711c30/13, E_0000021291711c30/14, E_0000021291711c30/15, E_0000021291711c30/16, E_0000021291711c30/17, E_0000021291711c30/18, E_0000021291711c30/19, E_0000021291711c30/20, E_0000021291711c30/21, E_0000021291711c30/22, E_0000021291711c30/23, E_0000021291711c30/24, E_0000021291711c30/25, E_0000021291711c30/26, E_0000021291711c30/27, E_0000021291711c30/28, E_0000021291711c30/29, E_0000021291711c30/30, E_0000021291711c30/31, E_0000021291711c30/32, E_0000021291711c30/33, E_0000021291711c30/34, E_0000021291711c30/35, E_0000021291711c30/36, E_0000021291711c30/37, E_0000021291711c30/38, E_0000021291711c30/39, E_0000021291711c30/40, E_0000021291711c30/41, E_0000021291711c30/42, E_0000021291711c30/43, E_0000021291711c30/44, E_0000021291711c30/45, E_0000021291711c30/46, E_0000021291711c30/47, E_0000021291711c30/48, E_0000021291711c30/49, E_0000021291711c30/50, E_0000021291711c30/51, E_0000021291711c30/52, E_0000021291711c30/53, E_0000021291711c30/54, E_0000021291711c30/55, E_0000021291711c30/56, E_0000021291711c30/57, E_0000021291711c30/58, E_0000021291711c30/59, E_0000021291711c30/60, E_0000021291711c30/61, E_0000021291711c30/62, E_0000021291711c30/63, E_0000021291711c30/64;
S_00000212916ec2c0 .scope module, "main_alu" "alu" 3 125, 8 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "overflow";
L_0000021291780430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021291774f40_0 .net/2u *"_ivl_0", 0 0, L_0000021291780430;  1 drivers
L_00000212917804c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021291776660_0 .net/2u *"_ivl_10", 0 0, L_00000212917804c0;  1 drivers
v00000212917768e0_0 .net *"_ivl_12", 32 0, L_00000212917d87d0;  1 drivers
L_0000021291780508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021291776480_0 .net/2u *"_ivl_14", 0 0, L_0000021291780508;  1 drivers
v0000021291775e40_0 .net *"_ivl_16", 32 0, L_00000212917d8af0;  1 drivers
v0000021291774fe0_0 .net *"_ivl_2", 32 0, L_00000212917d8c30;  1 drivers
L_0000021291780550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021291776020_0 .net/2u *"_ivl_20", 31 0, L_0000021291780550;  1 drivers
L_0000021291780478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021291775120_0 .net/2u *"_ivl_4", 0 0, L_0000021291780478;  1 drivers
v00000212917758a0_0 .net *"_ivl_6", 32 0, L_00000212917d8cd0;  1 drivers
v00000212917759e0_0 .net "a", 31 0, L_000002129177a650;  alias, 1 drivers
v0000021291775800_0 .net "alu_ctrl", 3 0, v000002129170ca10_0;  alias, 1 drivers
v0000021291776840_0 .net "b", 31 0, L_000002129177b410;  alias, 1 drivers
v0000021291775260_0 .var "carry_out", 0 0;
v0000021291775d00_0 .var "overflow", 0 0;
v0000021291776700_0 .var "result", 31 0;
v0000021291774e00_0 .net "shamt", 4 0, L_000002129177a470;  alias, 1 drivers
v00000212917756c0_0 .net "sub_extended", 32 0, L_00000212917d8410;  1 drivers
v0000021291775940_0 .net "sum_extended", 32 0, L_00000212917d8d70;  1 drivers
v0000021291775a80_0 .net "zero", 0 0, L_00000212917d8b90;  alias, 1 drivers
E_0000021291711d70/0 .event anyedge, v000002129170ca10_0, v00000212917759e0_0, v0000021291776840_0, v0000021291775940_0;
E_0000021291711d70/1 .event anyedge, v000002129170cd30_0, v0000021291774e00_0, v00000212917756c0_0;
E_0000021291711d70 .event/or E_0000021291711d70/0, E_0000021291711d70/1;
L_00000212917d8c30 .concat [ 32 1 0 0], L_000002129177a650, L_0000021291780430;
L_00000212917d8cd0 .concat [ 32 1 0 0], L_000002129177b410, L_0000021291780478;
L_00000212917d8d70 .arith/sum 33, L_00000212917d8c30, L_00000212917d8cd0;
L_00000212917d87d0 .concat [ 32 1 0 0], L_000002129177a650, L_00000212917804c0;
L_00000212917d8af0 .concat [ 32 1 0 0], L_000002129177b410, L_0000021291780508;
L_00000212917d8410 .arith/sub 33, L_00000212917d87d0, L_00000212917d8af0;
L_00000212917d8b90 .cmp/eq 32, v0000021291776700_0, L_0000021291780550;
S_00000212916e8d40 .scope module, "reg_file" "registers" 3 94, 9 1 0, S_00000212917029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "read_address1";
    .port_info 3 /INPUT 5 "read_address2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000021291780280 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021291776340_0 .net/2u *"_ivl_0", 4 0, L_0000021291780280;  1 drivers
L_0000021291780310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021291776160_0 .net *"_ivl_11", 1 0, L_0000021291780310;  1 drivers
L_0000021291780358 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021291775da0_0 .net/2u *"_ivl_14", 4 0, L_0000021291780358;  1 drivers
v0000021291775b20_0 .net *"_ivl_16", 0 0, L_000002129177a830;  1 drivers
L_00000212917803a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021291775ee0_0 .net/2u *"_ivl_18", 31 0, L_00000212917803a0;  1 drivers
v0000021291774ea0_0 .net *"_ivl_2", 0 0, L_000002129177c130;  1 drivers
v0000021291775bc0_0 .net *"_ivl_20", 31 0, L_000002129177a970;  1 drivers
v0000021291776a20_0 .net *"_ivl_22", 6 0, L_000002129177a790;  1 drivers
L_00000212917803e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000212917763e0_0 .net *"_ivl_25", 1 0, L_00000212917803e8;  1 drivers
L_00000212917802c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021291775080_0 .net/2u *"_ivl_4", 31 0, L_00000212917802c8;  1 drivers
v0000021291775440_0 .net *"_ivl_6", 31 0, L_000002129177b370;  1 drivers
v00000212917765c0_0 .net *"_ivl_8", 6 0, L_000002129177baf0;  1 drivers
v00000212917751c0_0 .net "clk", 0 0, v000002129177ae70_0;  alias, 1 drivers
v0000021291776520_0 .var/i "i", 31 0;
v0000021291776200_0 .net "read_address1", 4 0, L_000002129177a6f0;  1 drivers
v0000021291775f80_0 .net "read_address2", 4 0, L_000002129177aab0;  1 drivers
v0000021291776ac0_0 .net "read_data1", 31 0, L_000002129177a650;  alias, 1 drivers
v0000021291774cc0_0 .net "read_data2", 31 0, L_000002129177add0;  alias, 1 drivers
v00000212917762a0 .array "registers", 0 31, 31 0;
v00000212917767a0_0 .net "write_data", 31 0, L_00000212917d8ff0;  alias, 1 drivers
v0000021291774c20_0 .net "write_en", 0 0, L_00000212917168f0;  1 drivers
v00000212917753a0_0 .net "write_reg", 4 0, L_000002129177ac90;  alias, 1 drivers
L_000002129177c130 .cmp/eq 5, L_000002129177a6f0, L_0000021291780280;
L_000002129177b370 .array/port v00000212917762a0, L_000002129177baf0;
L_000002129177baf0 .concat [ 5 2 0 0], L_000002129177a6f0, L_0000021291780310;
L_000002129177a650 .functor MUXZ 32, L_000002129177b370, L_00000212917802c8, L_000002129177c130, C4<>;
L_000002129177a830 .cmp/eq 5, L_000002129177aab0, L_0000021291780358;
L_000002129177a970 .array/port v00000212917762a0, L_000002129177a790;
L_000002129177a790 .concat [ 5 2 0 0], L_000002129177aab0, L_00000212917803e8;
L_000002129177add0 .functor MUXZ 32, L_000002129177a970, L_00000212917803a0, L_000002129177a830, C4<>;
    .scope S_00000212916ec130;
T_0 ;
    %vpi_call 7 9 "$readmemb", "program.bin", v00000212917760c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000212916ec130;
T_1 ;
    %wait E_0000021291711c30;
    %load/vec4 v0000021291775620_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000212917760c0, 4;
    %store/vec4 v0000021291775760_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000212916f3310;
T_2 ;
    %wait E_0000021291711ef0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170b110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170b570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129170cb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002129170c5b0_0, 0, 2;
    %load/vec4 v000002129170be30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170cbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002129170c5b0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002129170c5b0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170b610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002129170c5b0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129170cb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002129170c5b0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000212916e8d40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021291776520_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000021291776520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021291776520_0;
    %store/vec4a v00000212917762a0, 4, 0;
    %load/vec4 v0000021291776520_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021291776520_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000212916e8d40;
T_4 ;
    %wait E_00000212917112b0;
    %load/vec4 v0000021291774c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000212917753a0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000212917767a0_0;
    %load/vec4 v00000212917753a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000212917762a0, 0, 4;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021291702b40;
T_5 ;
    %wait E_0000021291711cb0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %load/vec4 v000002129170cab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000002129170bd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002129170ca10_0, 0, 4;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000212916ec2c0;
T_6 ;
    %wait E_0000021291711d70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021291776700_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021291775260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021291775d00_0, 0, 1;
    %load/vec4 v0000021291775800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %and;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %or;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %add;
    %store/vec4 v0000021291776700_0, 0, 32;
    %load/vec4 v0000021291775940_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0000021291775260_0, 0, 1;
    %load/vec4 v00000212917759e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021291776840_0;
    %parti/s 1, 31, 6;
    %xor;
    %inv;
    %load/vec4 v00000212917759e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021291776700_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %store/vec4 v0000021291775d00_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000021291776840_0;
    %ix/getv 4, v0000021291774e00_0;
    %shiftl 4;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000021291776840_0;
    %ix/getv 4, v0000021291774e00_0;
    %shiftr 4;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %sub;
    %store/vec4 v0000021291776700_0, 0, 32;
    %load/vec4 v00000212917756c0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0000021291775260_0, 0, 1;
    %load/vec4 v00000212917759e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021291776840_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v00000212917759e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021291776700_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %store/vec4 v0000021291775d00_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v00000212917759e0_0;
    %load/vec4 v0000021291776840_0;
    %or;
    %inv;
    %store/vec4 v0000021291776700_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000212916f34a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002129170b070_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002129170b070_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002129170b070_0;
    %store/vec4a v0000021291775c60, 4, 0;
    %load/vec4 v000002129170b070_0;
    %addi 1, 0, 32;
    %store/vec4 v000002129170b070_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_00000212916f34a0;
T_8 ;
    %wait E_00000212917112b0;
    %load/vec4 v00000212916c4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021291776980_0;
    %load/vec4 v000002129170cd30_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021291775c60, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000212917029b0;
T_9 ;
    %wait E_00000212917112f0;
    %load/vec4 v000002129177b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021291778820_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000212917788c0_0;
    %assign/vec4 v0000021291778820_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000212916ffbc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129177ae70_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v000002129177ae70_0;
    %inv;
    %store/vec4 v000002129177ae70_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000212916ffbc0;
T_11 ;
    %vpi_call 2 34 "$dumpfile", "mips_waves.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000212916ffbc0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002129177a510_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002129177a510_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 47 "$display", "Simulacao finalizada." {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "alu_control.v";
    "cu.v";
    "data_memory.v";
    "instruction_memory.v";
    "alu.v";
    "registers.v";
