

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s'
================================================================
* Date:           Sun Apr 14 17:00:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.356|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  103|  103|  103|  103|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         4|          -|          -|     6|    no    |
        |- Loop 2  |   30|   30|         5|          -|          -|     6|    no    |
        |- Loop 3  |   36|   36|         6|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     580|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|      66|       4|
|Multiplexer      |        -|      -|       -|     361|
|Register         |        -|      -|     364|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      1|     430|     945|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_17ns_26_3_1_U690  |myproject_mul_mul_18s_17ns_26_3_1  |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |d_xi_xmax_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V        |        0|  32|   2|     6|   16|     1|           96|
    |exp_res_V_U      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V      |        0|  34|   2|     6|   17|     1|          102|
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1     |        1|   0|   0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2  |        1|   0|   0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                                                                              |        2|  66|   4|  2060|   68|     4|        36038|
    +-----------------+------------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_649_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_953_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_529_p2                  |     +    |      0|  0|  12|           3|           1|
    |p_Val2_12_fu_737_p2            |     +    |      0|  0|  26|          19|          19|
    |p_Val2_13_fu_751_p2            |     +    |      0|  0|  25|          18|          18|
    |p_Val2_16_fu_826_p2            |     +    |      0|  0|  25|          18|          18|
    |p_Val2_19_fu_853_p2            |     +    |      0|  0|  26|          19|          19|
    |p_Val2_20_fu_867_p2            |     +    |      0|  0|  25|          18|          18|
    |p_Val2_6_fu_682_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_9_fu_710_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_2_fu_564_p2             |     -    |      0|  0|  24|          17|          17|
    |underflow_1_fu_770_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_886_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_595_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_4_fu_947_p2                |   icmp   |      0|  0|   9|           3|           3|
    |tmp_8_fu_643_p2                |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_523_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i1_i_fu_505_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_i_i1_fu_462_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_i_i2_fu_474_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_i_i_fu_468_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_i_i_i_fu_492_p2            |   icmp   |      0|  0|  13|          16|          16|
    |brmerge_fu_613_p2              |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i1_fu_919_p2         |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_fu_788_p2        |    or    |      0|  0|   2|           1|           1|
    |agg_result_i_i_i_fu_498_p3     |  select  |      0|  0|  16|           1|          16|
    |p_Val2_10_fu_724_p3            |  select  |      0|  0|  18|           1|          17|
    |p_Val2_11_fu_696_p3            |  select  |      0|  0|  18|           1|          17|
    |p_Val2_17_fu_840_p3            |  select  |      0|  0|  18|           1|          17|
    |p_Val2_18_fu_810_p3            |  select  |      0|  0|  18|           1|          18|
    |p_Val2_22_mux_i_i_i_fu_794_p3  |  select  |      0|  0|  18|           1|          17|
    |p_Val2_3_fu_627_p3             |  select  |      0|  0|  17|           1|          17|
    |p_Val2_3_mux_fu_619_p3         |  select  |      0|  0|  16|           1|          15|
    |p_Val2_i_i_i_fu_802_p3         |  select  |      0|  0|  19|           1|          19|
    |this_assign_s_fu_635_p3        |  select  |      0|  0|  16|           1|          16|
    |tmp_11_fu_924_p3               |  select  |      0|  0|  10|           1|           9|
    |tmp_13_fu_902_p3               |  select  |      0|  0|  11|           1|          11|
    |x_max_V_fu_511_p3              |  select  |      0|  0|  16|           1|          16|
    |y_V_2_fu_931_p3                |  select  |      0|  0|  10|           1|          10|
    |brmerge_i_i_fu_601_p2          |    xor   |      0|  0|   2|           1|           1|
    |brmerge_i_i_i2_i_fu_910_p2     |    xor   |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_i_i_fu_776_p2    |    xor   |      0|  0|   2|           1|           1|
    |p_Result_not_fu_607_p2         |    xor   |      0|  0|   2|           1|           2|
    |p_Result_not_i_i_fu_914_p2     |    xor   |      0|  0|   2|           1|           2|
    |p_Result_not_i_i_i_fu_782_p2   |    xor   |      0|  0|   2|           1|           2|
    |tmp_254_i_i_fu_880_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_254_i_i_i_fu_764_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp_s_fu_589_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 580|         272|         473|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  133|         29|    1|         29|
    |d_xi_xmax_V_address0  |   15|          3|    3|          9|
    |data_0_V_address0     |   15|          3|    1|          3|
    |data_0_V_address1     |   15|          3|    1|          3|
    |data_1_V_address0     |   15|          3|    1|          3|
    |data_1_V_address1     |   15|          3|    1|          3|
    |data_2_V_address0     |   15|          3|    1|          3|
    |data_2_V_address1     |   15|          3|    1|          3|
    |exp_res_V_address0    |   27|          5|    3|         15|
    |exp_res_V_address1    |   27|          5|    3|         15|
    |i4_reg_421            |    9|          2|    3|          6|
    |i5_reg_432            |    9|          2|    3|          6|
    |i_reg_399             |    9|          2|    3|          6|
    |p_Val2_1_reg_410      |   15|          3|   16|         48|
    |reg_444               |    9|          2|   16|         32|
    |reg_450               |    9|          2|   16|         32|
    |reg_456               |    9|          2|   16|         32|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  361|         75|   89|        248|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |OP2_V_cast_reg_1225        |  26|   0|   26|          0|
    |ap_CS_fsm                  |  28|   0|   28|          0|
    |exp_res_V_load_6_reg_1243  |  17|   0|   17|          0|
    |exp_table1_load_reg_1131   |  17|   0|   17|          0|
    |i4_reg_421                 |   3|   0|    3|          0|
    |i5_reg_432                 |   3|   0|    3|          0|
    |i_1_reg_1096               |   3|   0|    3|          0|
    |i_2_reg_1233               |   3|   0|    3|          0|
    |i_3_reg_1060               |   3|   0|    3|          0|
    |i_reg_399                  |   3|   0|    3|          0|
    |isneg_2_reg_1198           |   1|   0|    1|          0|
    |newsignbit_1_reg_1141      |   1|   0|    1|          0|
    |newsignbit_2_reg_1167      |   1|   0|    1|          0|
    |newsignbit_4_reg_1193      |   1|   0|    1|          0|
    |newsignbit_5_reg_1204      |   1|   0|    1|          0|
    |p_Val2_11_reg_1156         |  18|   0|   18|          0|
    |p_Val2_16_reg_1188         |  18|   0|   18|          0|
    |p_Val2_18_reg_1182         |  18|   0|   18|          0|
    |p_Val2_1_reg_410           |  16|   0|   16|          0|
    |p_Val2_5_reg_1253          |  26|   0|   26|          0|
    |p_Val2_6_reg_1136          |  18|   0|   18|          0|
    |p_Val2_9_reg_1162          |  18|   0|   18|          0|
    |reg_444                    |  16|   0|   16|          0|
    |reg_450                    |  16|   0|   16|          0|
    |reg_456                    |  16|   0|   16|          0|
    |this_assign_s_reg_1088     |  16|   0|   16|          0|
    |tmp_13_reg_1215            |  10|   0|   10|          0|
    |tmp_1_reg_1065             |   3|   0|   64|         61|
    |tmp_3_reg_1052             |  17|   0|   17|          0|
    |tmp_5_reg_1101             |   3|   0|   64|         61|
    |tmp_9_reg_1210             |  10|   0|   10|          0|
    |tmp_i_i1_reg_1017          |   1|   0|    1|          0|
    |tmp_i_i2_reg_1027          |   1|   0|    1|          0|
    |tmp_i_i_i_reg_1047         |   1|   0|    1|          0|
    |tmp_i_i_reg_1022           |   1|   0|    1|          0|
    |y_V_reg_1121               |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 364|   0|  486|        122|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|ap_done            | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> | return value |
|data_0_V_address0  | out |    1|  ap_memory |                            data_0_V                            |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                            data_0_V                            |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                            data_0_V                            |     array    |
|data_0_V_address1  | out |    1|  ap_memory |                            data_0_V                            |     array    |
|data_0_V_ce1       | out |    1|  ap_memory |                            data_0_V                            |     array    |
|data_0_V_q1        |  in |   16|  ap_memory |                            data_0_V                            |     array    |
|data_1_V_address0  | out |    1|  ap_memory |                            data_1_V                            |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                            data_1_V                            |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                            data_1_V                            |     array    |
|data_1_V_address1  | out |    1|  ap_memory |                            data_1_V                            |     array    |
|data_1_V_ce1       | out |    1|  ap_memory |                            data_1_V                            |     array    |
|data_1_V_q1        |  in |   16|  ap_memory |                            data_1_V                            |     array    |
|data_2_V_address0  | out |    1|  ap_memory |                            data_2_V                            |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                            data_2_V                            |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                            data_2_V                            |     array    |
|data_2_V_address1  | out |    1|  ap_memory |                            data_2_V                            |     array    |
|data_2_V_ce1       | out |    1|  ap_memory |                            data_2_V                            |     array    |
|data_2_V_q1        |  in |   16|  ap_memory |                            data_2_V                            |     array    |
|res_0_V            | out |   16|   ap_vld   |                             res_0_V                            |    pointer   |
|res_0_V_ap_vld     | out |    1|   ap_vld   |                             res_0_V                            |    pointer   |
|res_1_V            | out |   16|   ap_vld   |                             res_1_V                            |    pointer   |
|res_1_V_ap_vld     | out |    1|   ap_vld   |                             res_1_V                            |    pointer   |
|res_2_V            | out |   16|   ap_vld   |                             res_2_V                            |    pointer   |
|res_2_V_ap_vld     | out |    1|   ap_vld   |                             res_2_V                            |    pointer   |
|res_3_V            | out |   16|   ap_vld   |                             res_3_V                            |    pointer   |
|res_3_V_ap_vld     | out |    1|   ap_vld   |                             res_3_V                            |    pointer   |
|res_4_V            | out |   16|   ap_vld   |                             res_4_V                            |    pointer   |
|res_4_V_ap_vld     | out |    1|   ap_vld   |                             res_4_V                            |    pointer   |
|res_5_V            | out |   16|   ap_vld   |                             res_5_V                            |    pointer   |
|res_5_V_ap_vld     | out |    1|   ap_vld   |                             res_5_V                            |    pointer   |
+-------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

