INFO: [VRFC 10-2263] Analyzing Verilog file "/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.sim/sim_1/synth/timing/project_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
