

================================================================
== Vivado HLS Report for 'DECORRELATE'
================================================================
* Date:           Fri Dec 15 20:47:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6589|  9268|  6589|  9268|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |  1190|  1190|         70|         70|          1|    17|    yes   |
        |- Loop 2     |  5396|  8075| 284 ~ 425 |          -|          -|    19|    no    |
        | + Loop 2.1  |   282|   423|   2 ~ 3   |          -|          -|   141|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 70, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 70, D = 70, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 72 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 2 
72 --> 73 
73 --> 74 
74 --> 76 75 73 
75 --> 76 
76 --> 74 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 77 [1/1] (1.76ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_1 ]"   --->   Operation 78 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %add_ln203_193, %hls_label_1 ]" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 79 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i12 %phi_mul to i64" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 80 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.36ns)   --->   "%icmp_ln114 = icmp eq i5 %i_0, -15" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 81 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 82 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.preheader129.preheader, label %hls_label_1" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%expanded_channel_V_a = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln114" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 85 'getelementptr' 'expanded_channel_V_a' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %phi_mul, 1" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 86 'add' 'add_ln203' <Predicate = (!icmp_ln114)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i12 %add_ln203 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 87 'zext' 'zext_ln203' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_1 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 88 'getelementptr' 'expanded_channel_V_a_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 89 'store' <Predicate = (!icmp_ln114)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_2 : Operation 90 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_1, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 90 'store' <Predicate = (!icmp_ln114)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 91 [1/1] (1.54ns)   --->   "%add_ln203_56 = add i12 %phi_mul, 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 91 'add' 'add_ln203_56' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203_93 = zext i12 %add_ln203_56 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 92 'zext' 'zext_ln203_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_2 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_93" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 93 'getelementptr' 'expanded_channel_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln203_57 = add i12 %phi_mul, 3" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 94 'add' 'add_ln203_57' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_94 = zext i12 %add_ln203_57 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 95 'zext' 'zext_ln203_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_3 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_94" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 96 'getelementptr' 'expanded_channel_V_a_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_2, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 97 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_3, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 98 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 99 [1/1] (1.54ns)   --->   "%add_ln203_58 = add i12 %phi_mul, 4" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 99 'add' 'add_ln203_58' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln203_95 = zext i12 %add_ln203_58 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 100 'zext' 'zext_ln203_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_4 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_95" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 101 'getelementptr' 'expanded_channel_V_a_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.54ns)   --->   "%add_ln203_59 = add i12 %phi_mul, 5" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 102 'add' 'add_ln203_59' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln203_96 = zext i12 %add_ln203_59 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 103 'zext' 'zext_ln203_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_5 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_96" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 104 'getelementptr' 'expanded_channel_V_a_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_4, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_5, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 107 [1/1] (1.54ns)   --->   "%add_ln203_60 = add i12 %phi_mul, 6" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 107 'add' 'add_ln203_60' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln203_97 = zext i12 %add_ln203_60 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 108 'zext' 'zext_ln203_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_6 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_97" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 109 'getelementptr' 'expanded_channel_V_a_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.54ns)   --->   "%add_ln203_61 = add i12 %phi_mul, 7" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 110 'add' 'add_ln203_61' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln203_98 = zext i12 %add_ln203_61 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 111 'zext' 'zext_ln203_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_7 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_98" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 112 'getelementptr' 'expanded_channel_V_a_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_6, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_5 : Operation 114 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_7, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 6 <SV = 5> <Delay = 4.80>
ST_6 : Operation 115 [1/1] (1.54ns)   --->   "%add_ln203_62 = add i12 %phi_mul, 8" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 115 'add' 'add_ln203_62' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln203_99 = zext i12 %add_ln203_62 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 116 'zext' 'zext_ln203_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_8 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_99" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 117 'getelementptr' 'expanded_channel_V_a_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.54ns)   --->   "%add_ln203_63 = add i12 %phi_mul, 9" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 118 'add' 'add_ln203_63' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln203_100 = zext i12 %add_ln203_63 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 119 'zext' 'zext_ln203_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_9 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_100" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 120 'getelementptr' 'expanded_channel_V_a_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_8, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_6 : Operation 122 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_9, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 7 <SV = 6> <Delay = 4.80>
ST_7 : Operation 123 [1/1] (1.54ns)   --->   "%add_ln203_64 = add i12 %phi_mul, 10" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 123 'add' 'add_ln203_64' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln203_101 = zext i12 %add_ln203_64 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 124 'zext' 'zext_ln203_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_10 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_101" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 125 'getelementptr' 'expanded_channel_V_a_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.54ns)   --->   "%add_ln203_65 = add i12 %phi_mul, 11" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 126 'add' 'add_ln203_65' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln203_102 = zext i12 %add_ln203_65 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 127 'zext' 'zext_ln203_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_11 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_102" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 128 'getelementptr' 'expanded_channel_V_a_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_10, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_7 : Operation 130 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_11, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 8 <SV = 7> <Delay = 4.80>
ST_8 : Operation 131 [1/1] (1.54ns)   --->   "%add_ln203_66 = add i12 %phi_mul, 12" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 131 'add' 'add_ln203_66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln203_103 = zext i12 %add_ln203_66 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 132 'zext' 'zext_ln203_103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_12 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_103" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 133 'getelementptr' 'expanded_channel_V_a_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.54ns)   --->   "%add_ln203_67 = add i12 %phi_mul, 13" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 134 'add' 'add_ln203_67' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln203_104 = zext i12 %add_ln203_67 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 135 'zext' 'zext_ln203_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_13 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_104" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 136 'getelementptr' 'expanded_channel_V_a_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_12, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_8 : Operation 138 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_13, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 9 <SV = 8> <Delay = 4.80>
ST_9 : Operation 139 [1/1] (1.54ns)   --->   "%add_ln203_68 = add i12 %phi_mul, 14" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 139 'add' 'add_ln203_68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln203_105 = zext i12 %add_ln203_68 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 140 'zext' 'zext_ln203_105' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_14 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_105" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 141 'getelementptr' 'expanded_channel_V_a_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.54ns)   --->   "%add_ln203_69 = add i12 %phi_mul, 15" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 142 'add' 'add_ln203_69' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln203_106 = zext i12 %add_ln203_69 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 143 'zext' 'zext_ln203_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_15 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_106" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 144 'getelementptr' 'expanded_channel_V_a_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_14, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_9 : Operation 146 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_15, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 10 <SV = 9> <Delay = 4.80>
ST_10 : Operation 147 [1/1] (1.54ns)   --->   "%add_ln203_70 = add i12 %phi_mul, 16" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 147 'add' 'add_ln203_70' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln203_107 = zext i12 %add_ln203_70 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 148 'zext' 'zext_ln203_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_16 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_107" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 149 'getelementptr' 'expanded_channel_V_a_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.54ns)   --->   "%add_ln203_71 = add i12 %phi_mul, 17" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 150 'add' 'add_ln203_71' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln203_108 = zext i12 %add_ln203_71 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 151 'zext' 'zext_ln203_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_17 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_108" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 152 'getelementptr' 'expanded_channel_V_a_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_10 : Operation 154 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 11 <SV = 10> <Delay = 4.80>
ST_11 : Operation 155 [1/1] (1.54ns)   --->   "%add_ln203_72 = add i12 %phi_mul, 18" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 155 'add' 'add_ln203_72' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln203_109 = zext i12 %add_ln203_72 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 156 'zext' 'zext_ln203_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_18 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_109" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 157 'getelementptr' 'expanded_channel_V_a_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.54ns)   --->   "%add_ln203_73 = add i12 %phi_mul, 19" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 158 'add' 'add_ln203_73' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln203_110 = zext i12 %add_ln203_73 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 159 'zext' 'zext_ln203_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_19 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_110" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 160 'getelementptr' 'expanded_channel_V_a_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_18, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_11 : Operation 162 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_19, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 12 <SV = 11> <Delay = 4.80>
ST_12 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln203_74 = add i12 %phi_mul, 20" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 163 'add' 'add_ln203_74' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln203_111 = zext i12 %add_ln203_74 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 164 'zext' 'zext_ln203_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_20 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_111" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 165 'getelementptr' 'expanded_channel_V_a_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln203_75 = add i12 %phi_mul, 21" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 166 'add' 'add_ln203_75' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln203_112 = zext i12 %add_ln203_75 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 167 'zext' 'zext_ln203_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_21 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_112" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 168 'getelementptr' 'expanded_channel_V_a_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_20, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_12 : Operation 170 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_21, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 13 <SV = 12> <Delay = 4.80>
ST_13 : Operation 171 [1/1] (1.54ns)   --->   "%add_ln203_76 = add i12 %phi_mul, 22" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 171 'add' 'add_ln203_76' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln203_113 = zext i12 %add_ln203_76 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 172 'zext' 'zext_ln203_113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_22 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_113" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 173 'getelementptr' 'expanded_channel_V_a_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.54ns)   --->   "%add_ln203_77 = add i12 %phi_mul, 23" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 174 'add' 'add_ln203_77' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln203_114 = zext i12 %add_ln203_77 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 175 'zext' 'zext_ln203_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_23 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_114" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 176 'getelementptr' 'expanded_channel_V_a_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_22, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_13 : Operation 178 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_23, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 14 <SV = 13> <Delay = 4.80>
ST_14 : Operation 179 [1/1] (1.54ns)   --->   "%add_ln203_78 = add i12 %phi_mul, 24" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 179 'add' 'add_ln203_78' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln203_115 = zext i12 %add_ln203_78 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 180 'zext' 'zext_ln203_115' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_24 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_115" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 181 'getelementptr' 'expanded_channel_V_a_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.54ns)   --->   "%add_ln203_79 = add i12 %phi_mul, 25" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 182 'add' 'add_ln203_79' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln203_116 = zext i12 %add_ln203_79 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 183 'zext' 'zext_ln203_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_25 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_116" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 184 'getelementptr' 'expanded_channel_V_a_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_24, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_14 : Operation 186 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_25, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 15 <SV = 14> <Delay = 4.80>
ST_15 : Operation 187 [1/1] (1.54ns)   --->   "%add_ln203_80 = add i12 %phi_mul, 26" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 187 'add' 'add_ln203_80' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln203_117 = zext i12 %add_ln203_80 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 188 'zext' 'zext_ln203_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_26 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_117" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 189 'getelementptr' 'expanded_channel_V_a_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.54ns)   --->   "%add_ln203_81 = add i12 %phi_mul, 27" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 190 'add' 'add_ln203_81' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln203_118 = zext i12 %add_ln203_81 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 191 'zext' 'zext_ln203_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_27 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_118" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 192 'getelementptr' 'expanded_channel_V_a_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_26, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_15 : Operation 194 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_27, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 16 <SV = 15> <Delay = 4.80>
ST_16 : Operation 195 [1/1] (1.54ns)   --->   "%add_ln203_82 = add i12 %phi_mul, 28" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 195 'add' 'add_ln203_82' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln203_119 = zext i12 %add_ln203_82 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 196 'zext' 'zext_ln203_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_28 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_119" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 197 'getelementptr' 'expanded_channel_V_a_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (1.54ns)   --->   "%add_ln203_83 = add i12 %phi_mul, 29" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 198 'add' 'add_ln203_83' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln203_120 = zext i12 %add_ln203_83 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 199 'zext' 'zext_ln203_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_29 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_120" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 200 'getelementptr' 'expanded_channel_V_a_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_28, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_16 : Operation 202 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_29, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 17 <SV = 16> <Delay = 4.80>
ST_17 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln203_84 = add i12 %phi_mul, 30" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 203 'add' 'add_ln203_84' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln203_121 = zext i12 %add_ln203_84 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 204 'zext' 'zext_ln203_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_30 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_121" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 205 'getelementptr' 'expanded_channel_V_a_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (1.54ns)   --->   "%add_ln203_85 = add i12 %phi_mul, 31" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 206 'add' 'add_ln203_85' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln203_122 = zext i12 %add_ln203_85 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 207 'zext' 'zext_ln203_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_31 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_122" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 208 'getelementptr' 'expanded_channel_V_a_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_30, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_17 : Operation 210 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_31, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 18 <SV = 17> <Delay = 4.80>
ST_18 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln203_86 = add i12 %phi_mul, 32" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 211 'add' 'add_ln203_86' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln203_123 = zext i12 %add_ln203_86 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 212 'zext' 'zext_ln203_123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_32 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_123" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 213 'getelementptr' 'expanded_channel_V_a_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (1.54ns)   --->   "%add_ln203_87 = add i12 %phi_mul, 33" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 214 'add' 'add_ln203_87' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln203_124 = zext i12 %add_ln203_87 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 215 'zext' 'zext_ln203_124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_33 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_124" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 216 'getelementptr' 'expanded_channel_V_a_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_32, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_18 : Operation 218 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 19 <SV = 18> <Delay = 4.80>
ST_19 : Operation 219 [1/1] (1.54ns)   --->   "%add_ln203_88 = add i12 %phi_mul, 34" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 219 'add' 'add_ln203_88' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln203_125 = zext i12 %add_ln203_88 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 220 'zext' 'zext_ln203_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_34 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_125" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 221 'getelementptr' 'expanded_channel_V_a_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (1.54ns)   --->   "%add_ln203_89 = add i12 %phi_mul, 35" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 222 'add' 'add_ln203_89' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln203_126 = zext i12 %add_ln203_89 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 223 'zext' 'zext_ln203_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_35 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_126" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 224 'getelementptr' 'expanded_channel_V_a_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_34, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_19 : Operation 226 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_35, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 20 <SV = 19> <Delay = 4.80>
ST_20 : Operation 227 [1/1] (1.54ns)   --->   "%add_ln203_90 = add i12 %phi_mul, 36" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 227 'add' 'add_ln203_90' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln203_127 = zext i12 %add_ln203_90 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 228 'zext' 'zext_ln203_127' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_36 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_127" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 229 'getelementptr' 'expanded_channel_V_a_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (1.54ns)   --->   "%add_ln203_91 = add i12 %phi_mul, 37" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 230 'add' 'add_ln203_91' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln203_128 = zext i12 %add_ln203_91 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 231 'zext' 'zext_ln203_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_37 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_128" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 232 'getelementptr' 'expanded_channel_V_a_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_36, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_20 : Operation 234 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_37, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 21 <SV = 20> <Delay = 4.80>
ST_21 : Operation 235 [1/1] (1.54ns)   --->   "%add_ln203_92 = add i12 %phi_mul, 38" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 235 'add' 'add_ln203_92' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln203_129 = zext i12 %add_ln203_92 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 236 'zext' 'zext_ln203_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_38 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_129" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 237 'getelementptr' 'expanded_channel_V_a_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (1.54ns)   --->   "%add_ln203_93 = add i12 %phi_mul, 39" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 238 'add' 'add_ln203_93' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln203_130 = zext i12 %add_ln203_93 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 239 'zext' 'zext_ln203_130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_39 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_130" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 240 'getelementptr' 'expanded_channel_V_a_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_38, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_21 : Operation 242 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_39, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 242 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 22 <SV = 21> <Delay = 4.80>
ST_22 : Operation 243 [1/1] (1.54ns)   --->   "%add_ln203_94 = add i12 %phi_mul, 40" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 243 'add' 'add_ln203_94' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln203_131 = zext i12 %add_ln203_94 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 244 'zext' 'zext_ln203_131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_40 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_131" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 245 'getelementptr' 'expanded_channel_V_a_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (1.54ns)   --->   "%add_ln203_95 = add i12 %phi_mul, 41" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 246 'add' 'add_ln203_95' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln203_132 = zext i12 %add_ln203_95 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 247 'zext' 'zext_ln203_132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_41 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_132" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 248 'getelementptr' 'expanded_channel_V_a_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_40, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_22 : Operation 250 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_41, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 23 <SV = 22> <Delay = 4.80>
ST_23 : Operation 251 [1/1] (1.54ns)   --->   "%add_ln203_96 = add i12 %phi_mul, 42" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 251 'add' 'add_ln203_96' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln203_133 = zext i12 %add_ln203_96 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 252 'zext' 'zext_ln203_133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_42 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_133" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 253 'getelementptr' 'expanded_channel_V_a_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (1.54ns)   --->   "%add_ln203_97 = add i12 %phi_mul, 43" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 254 'add' 'add_ln203_97' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln203_134 = zext i12 %add_ln203_97 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 255 'zext' 'zext_ln203_134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_43 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_134" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 256 'getelementptr' 'expanded_channel_V_a_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_42, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_23 : Operation 258 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_43, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 24 <SV = 23> <Delay = 4.80>
ST_24 : Operation 259 [1/1] (1.54ns)   --->   "%add_ln203_98 = add i12 %phi_mul, 44" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 259 'add' 'add_ln203_98' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln203_135 = zext i12 %add_ln203_98 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 260 'zext' 'zext_ln203_135' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_44 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_135" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 261 'getelementptr' 'expanded_channel_V_a_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (1.54ns)   --->   "%add_ln203_99 = add i12 %phi_mul, 45" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 262 'add' 'add_ln203_99' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln203_136 = zext i12 %add_ln203_99 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 263 'zext' 'zext_ln203_136' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_45 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_136" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 264 'getelementptr' 'expanded_channel_V_a_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_44, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_24 : Operation 266 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_45, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 25 <SV = 24> <Delay = 4.80>
ST_25 : Operation 267 [1/1] (1.54ns)   --->   "%add_ln203_100 = add i12 %phi_mul, 46" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 267 'add' 'add_ln203_100' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln203_137 = zext i12 %add_ln203_100 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 268 'zext' 'zext_ln203_137' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_46 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_137" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 269 'getelementptr' 'expanded_channel_V_a_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (1.54ns)   --->   "%add_ln203_101 = add i12 %phi_mul, 47" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 270 'add' 'add_ln203_101' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln203_138 = zext i12 %add_ln203_101 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 271 'zext' 'zext_ln203_138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_47 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_138" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 272 'getelementptr' 'expanded_channel_V_a_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_46, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_25 : Operation 274 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_47, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 26 <SV = 25> <Delay = 4.80>
ST_26 : Operation 275 [1/1] (1.54ns)   --->   "%add_ln203_102 = add i12 %phi_mul, 48" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 275 'add' 'add_ln203_102' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln203_139 = zext i12 %add_ln203_102 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 276 'zext' 'zext_ln203_139' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_48 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_139" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 277 'getelementptr' 'expanded_channel_V_a_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (1.54ns)   --->   "%add_ln203_103 = add i12 %phi_mul, 49" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 278 'add' 'add_ln203_103' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln203_140 = zext i12 %add_ln203_103 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 279 'zext' 'zext_ln203_140' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_49 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_140" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 280 'getelementptr' 'expanded_channel_V_a_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_48, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 281 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_26 : Operation 282 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 27 <SV = 26> <Delay = 4.80>
ST_27 : Operation 283 [1/1] (1.54ns)   --->   "%add_ln203_104 = add i12 %phi_mul, 50" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 283 'add' 'add_ln203_104' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln203_141 = zext i12 %add_ln203_104 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 284 'zext' 'zext_ln203_141' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_50 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_141" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 285 'getelementptr' 'expanded_channel_V_a_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.54ns)   --->   "%add_ln203_105 = add i12 %phi_mul, 51" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 286 'add' 'add_ln203_105' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln203_142 = zext i12 %add_ln203_105 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 287 'zext' 'zext_ln203_142' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_51 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_142" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 288 'getelementptr' 'expanded_channel_V_a_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_50, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_27 : Operation 290 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_51, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 290 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 28 <SV = 27> <Delay = 4.80>
ST_28 : Operation 291 [1/1] (1.54ns)   --->   "%add_ln203_106 = add i12 %phi_mul, 52" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 291 'add' 'add_ln203_106' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln203_143 = zext i12 %add_ln203_106 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 292 'zext' 'zext_ln203_143' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_52 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_143" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 293 'getelementptr' 'expanded_channel_V_a_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (1.54ns)   --->   "%add_ln203_107 = add i12 %phi_mul, 53" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 294 'add' 'add_ln203_107' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln203_144 = zext i12 %add_ln203_107 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 295 'zext' 'zext_ln203_144' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_53 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_144" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 296 'getelementptr' 'expanded_channel_V_a_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 297 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_52, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_28 : Operation 298 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_53, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 29 <SV = 28> <Delay = 4.80>
ST_29 : Operation 299 [1/1] (1.54ns)   --->   "%add_ln203_108 = add i12 %phi_mul, 54" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 299 'add' 'add_ln203_108' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln203_145 = zext i12 %add_ln203_108 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 300 'zext' 'zext_ln203_145' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_54 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_145" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 301 'getelementptr' 'expanded_channel_V_a_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (1.54ns)   --->   "%add_ln203_109 = add i12 %phi_mul, 55" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 302 'add' 'add_ln203_109' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln203_146 = zext i12 %add_ln203_109 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 303 'zext' 'zext_ln203_146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_55 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_146" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 304 'getelementptr' 'expanded_channel_V_a_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_54, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_29 : Operation 306 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_55, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 30 <SV = 29> <Delay = 4.80>
ST_30 : Operation 307 [1/1] (1.54ns)   --->   "%add_ln203_110 = add i12 %phi_mul, 56" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 307 'add' 'add_ln203_110' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln203_147 = zext i12 %add_ln203_110 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 308 'zext' 'zext_ln203_147' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_56 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_147" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 309 'getelementptr' 'expanded_channel_V_a_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (1.54ns)   --->   "%add_ln203_111 = add i12 %phi_mul, 57" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 310 'add' 'add_ln203_111' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln203_148 = zext i12 %add_ln203_111 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 311 'zext' 'zext_ln203_148' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_57 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_148" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 312 'getelementptr' 'expanded_channel_V_a_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 313 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_56, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 313 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_30 : Operation 314 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_57, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 31 <SV = 30> <Delay = 4.80>
ST_31 : Operation 315 [1/1] (1.54ns)   --->   "%add_ln203_112 = add i12 %phi_mul, 58" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 315 'add' 'add_ln203_112' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln203_149 = zext i12 %add_ln203_112 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 316 'zext' 'zext_ln203_149' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 317 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_58 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_149" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 317 'getelementptr' 'expanded_channel_V_a_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 318 [1/1] (1.54ns)   --->   "%add_ln203_113 = add i12 %phi_mul, 59" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 318 'add' 'add_ln203_113' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln203_150 = zext i12 %add_ln203_113 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 319 'zext' 'zext_ln203_150' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_59 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_150" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 320 'getelementptr' 'expanded_channel_V_a_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_58, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_31 : Operation 322 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_59, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 322 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 32 <SV = 31> <Delay = 4.80>
ST_32 : Operation 323 [1/1] (1.54ns)   --->   "%add_ln203_114 = add i12 %phi_mul, 60" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 323 'add' 'add_ln203_114' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln203_151 = zext i12 %add_ln203_114 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 324 'zext' 'zext_ln203_151' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_60 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_151" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 325 'getelementptr' 'expanded_channel_V_a_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (1.54ns)   --->   "%add_ln203_115 = add i12 %phi_mul, 61" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 326 'add' 'add_ln203_115' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln203_152 = zext i12 %add_ln203_115 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 327 'zext' 'zext_ln203_152' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_61 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_152" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 328 'getelementptr' 'expanded_channel_V_a_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_60, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_32 : Operation 330 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_61, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 330 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 33 <SV = 32> <Delay = 4.80>
ST_33 : Operation 331 [1/1] (1.54ns)   --->   "%add_ln203_116 = add i12 %phi_mul, 62" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 331 'add' 'add_ln203_116' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln203_153 = zext i12 %add_ln203_116 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 332 'zext' 'zext_ln203_153' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_62 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_153" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 333 'getelementptr' 'expanded_channel_V_a_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln203_117 = add i12 %phi_mul, 63" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 334 'add' 'add_ln203_117' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln203_154 = zext i12 %add_ln203_117 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 335 'zext' 'zext_ln203_154' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_63 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_154" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 336 'getelementptr' 'expanded_channel_V_a_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 337 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_62, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 337 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_33 : Operation 338 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_63, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 34 <SV = 33> <Delay = 4.80>
ST_34 : Operation 339 [1/1] (1.54ns)   --->   "%add_ln203_118 = add i12 %phi_mul, 64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 339 'add' 'add_ln203_118' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln203_155 = zext i12 %add_ln203_118 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 340 'zext' 'zext_ln203_155' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 341 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_64 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_155" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 341 'getelementptr' 'expanded_channel_V_a_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 342 [1/1] (1.54ns)   --->   "%add_ln203_119 = add i12 %phi_mul, 65" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 342 'add' 'add_ln203_119' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln203_156 = zext i12 %add_ln203_119 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 343 'zext' 'zext_ln203_156' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 344 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_65 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_156" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 344 'getelementptr' 'expanded_channel_V_a_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 345 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_64, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_34 : Operation 346 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_65, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 35 <SV = 34> <Delay = 4.80>
ST_35 : Operation 347 [1/1] (1.54ns)   --->   "%add_ln203_120 = add i12 %phi_mul, 66" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 347 'add' 'add_ln203_120' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln203_157 = zext i12 %add_ln203_120 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 348 'zext' 'zext_ln203_157' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 349 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_66 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_157" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 349 'getelementptr' 'expanded_channel_V_a_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 350 [1/1] (1.54ns)   --->   "%add_ln203_121 = add i12 %phi_mul, 67" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 350 'add' 'add_ln203_121' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln203_158 = zext i12 %add_ln203_121 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 351 'zext' 'zext_ln203_158' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 352 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_67 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_158" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 352 'getelementptr' 'expanded_channel_V_a_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 353 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_66, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 353 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_35 : Operation 354 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_67, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 354 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 36 <SV = 35> <Delay = 4.80>
ST_36 : Operation 355 [1/1] (1.54ns)   --->   "%add_ln203_122 = add i12 %phi_mul, 68" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 355 'add' 'add_ln203_122' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln203_159 = zext i12 %add_ln203_122 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 356 'zext' 'zext_ln203_159' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 357 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_68 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_159" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 357 'getelementptr' 'expanded_channel_V_a_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 358 [1/1] (1.54ns)   --->   "%add_ln203_123 = add i12 %phi_mul, 69" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 358 'add' 'add_ln203_123' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln203_160 = zext i12 %add_ln203_123 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 359 'zext' 'zext_ln203_160' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 360 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_69 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_160" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 360 'getelementptr' 'expanded_channel_V_a_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 361 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_68, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 361 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_36 : Operation 362 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_69, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 362 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 37 <SV = 36> <Delay = 4.80>
ST_37 : Operation 363 [1/1] (1.54ns)   --->   "%add_ln203_124 = add i12 %phi_mul, 70" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 363 'add' 'add_ln203_124' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln203_161 = zext i12 %add_ln203_124 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 364 'zext' 'zext_ln203_161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 365 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_70 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_161" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 365 'getelementptr' 'expanded_channel_V_a_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 366 [1/1] (1.54ns)   --->   "%add_ln203_125 = add i12 %phi_mul, 71" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 366 'add' 'add_ln203_125' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln203_162 = zext i12 %add_ln203_125 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 367 'zext' 'zext_ln203_162' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 368 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_71 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_162" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 368 'getelementptr' 'expanded_channel_V_a_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 369 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_70, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_37 : Operation 370 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_71, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 38 <SV = 37> <Delay = 4.80>
ST_38 : Operation 371 [1/1] (1.54ns)   --->   "%add_ln203_126 = add i12 %phi_mul, 72" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 371 'add' 'add_ln203_126' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln203_163 = zext i12 %add_ln203_126 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 372 'zext' 'zext_ln203_163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 373 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_72 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_163" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 373 'getelementptr' 'expanded_channel_V_a_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 374 [1/1] (1.54ns)   --->   "%add_ln203_127 = add i12 %phi_mul, 73" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 374 'add' 'add_ln203_127' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln203_164 = zext i12 %add_ln203_127 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 375 'zext' 'zext_ln203_164' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_73 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_164" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 376 'getelementptr' 'expanded_channel_V_a_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 377 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_72, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_38 : Operation 378 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_73, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 39 <SV = 38> <Delay = 4.80>
ST_39 : Operation 379 [1/1] (1.54ns)   --->   "%add_ln203_128 = add i12 %phi_mul, 74" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 379 'add' 'add_ln203_128' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln203_165 = zext i12 %add_ln203_128 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 380 'zext' 'zext_ln203_165' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_74 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_165" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 381 'getelementptr' 'expanded_channel_V_a_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (1.54ns)   --->   "%add_ln203_129 = add i12 %phi_mul, 75" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 382 'add' 'add_ln203_129' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln203_166 = zext i12 %add_ln203_129 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 383 'zext' 'zext_ln203_166' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 384 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_75 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_166" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 384 'getelementptr' 'expanded_channel_V_a_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 385 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_74, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_39 : Operation 386 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_75, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 40 <SV = 39> <Delay = 4.80>
ST_40 : Operation 387 [1/1] (1.54ns)   --->   "%add_ln203_130 = add i12 %phi_mul, 76" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 387 'add' 'add_ln203_130' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln203_167 = zext i12 %add_ln203_130 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 388 'zext' 'zext_ln203_167' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 389 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_76 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_167" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 389 'getelementptr' 'expanded_channel_V_a_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 390 [1/1] (1.54ns)   --->   "%add_ln203_131 = add i12 %phi_mul, 77" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 390 'add' 'add_ln203_131' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln203_168 = zext i12 %add_ln203_131 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 391 'zext' 'zext_ln203_168' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 392 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_77 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_168" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 392 'getelementptr' 'expanded_channel_V_a_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 393 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_76, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 393 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_40 : Operation 394 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_77, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 41 <SV = 40> <Delay = 4.80>
ST_41 : Operation 395 [1/1] (1.54ns)   --->   "%add_ln203_132 = add i12 %phi_mul, 78" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 395 'add' 'add_ln203_132' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln203_169 = zext i12 %add_ln203_132 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 396 'zext' 'zext_ln203_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 397 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_78 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_169" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 397 'getelementptr' 'expanded_channel_V_a_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 398 [1/1] (1.54ns)   --->   "%add_ln203_133 = add i12 %phi_mul, 79" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 398 'add' 'add_ln203_133' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln203_170 = zext i12 %add_ln203_133 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 399 'zext' 'zext_ln203_170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_79 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_170" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 400 'getelementptr' 'expanded_channel_V_a_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 401 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_78, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 401 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_41 : Operation 402 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_79, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 402 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 42 <SV = 41> <Delay = 4.80>
ST_42 : Operation 403 [1/1] (1.54ns)   --->   "%add_ln203_134 = add i12 %phi_mul, 80" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 403 'add' 'add_ln203_134' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln203_171 = zext i12 %add_ln203_134 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 404 'zext' 'zext_ln203_171' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 405 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_80 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_171" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 405 'getelementptr' 'expanded_channel_V_a_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 406 [1/1] (1.54ns)   --->   "%add_ln203_135 = add i12 %phi_mul, 81" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 406 'add' 'add_ln203_135' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln203_172 = zext i12 %add_ln203_135 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 407 'zext' 'zext_ln203_172' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 408 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_81 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_172" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 408 'getelementptr' 'expanded_channel_V_a_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 409 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_80, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_42 : Operation 410 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_81, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 43 <SV = 42> <Delay = 4.80>
ST_43 : Operation 411 [1/1] (1.54ns)   --->   "%add_ln203_136 = add i12 %phi_mul, 82" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 411 'add' 'add_ln203_136' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln203_173 = zext i12 %add_ln203_136 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 412 'zext' 'zext_ln203_173' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 413 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_82 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_173" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 413 'getelementptr' 'expanded_channel_V_a_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 414 [1/1] (1.54ns)   --->   "%add_ln203_137 = add i12 %phi_mul, 83" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 414 'add' 'add_ln203_137' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln203_174 = zext i12 %add_ln203_137 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 415 'zext' 'zext_ln203_174' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 416 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_83 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_174" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 416 'getelementptr' 'expanded_channel_V_a_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 417 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_82, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 417 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_43 : Operation 418 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_83, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 44 <SV = 43> <Delay = 4.80>
ST_44 : Operation 419 [1/1] (1.54ns)   --->   "%add_ln203_138 = add i12 %phi_mul, 84" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 419 'add' 'add_ln203_138' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln203_175 = zext i12 %add_ln203_138 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 420 'zext' 'zext_ln203_175' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 421 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_84 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_175" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 421 'getelementptr' 'expanded_channel_V_a_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 422 [1/1] (1.54ns)   --->   "%add_ln203_139 = add i12 %phi_mul, 85" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 422 'add' 'add_ln203_139' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln203_176 = zext i12 %add_ln203_139 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 423 'zext' 'zext_ln203_176' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 424 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_85 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_176" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 424 'getelementptr' 'expanded_channel_V_a_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 425 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_84, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_44 : Operation 426 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_85, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 45 <SV = 44> <Delay = 4.80>
ST_45 : Operation 427 [1/1] (1.54ns)   --->   "%add_ln203_140 = add i12 %phi_mul, 86" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 427 'add' 'add_ln203_140' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln203_177 = zext i12 %add_ln203_140 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 428 'zext' 'zext_ln203_177' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 429 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_86 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_177" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 429 'getelementptr' 'expanded_channel_V_a_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 430 [1/1] (1.54ns)   --->   "%add_ln203_141 = add i12 %phi_mul, 87" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 430 'add' 'add_ln203_141' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln203_178 = zext i12 %add_ln203_141 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 431 'zext' 'zext_ln203_178' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 432 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_87 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_178" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 432 'getelementptr' 'expanded_channel_V_a_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 433 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_86, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 433 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_45 : Operation 434 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_87, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 46 <SV = 45> <Delay = 4.80>
ST_46 : Operation 435 [1/1] (1.54ns)   --->   "%add_ln203_142 = add i12 %phi_mul, 88" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 435 'add' 'add_ln203_142' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln203_179 = zext i12 %add_ln203_142 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 436 'zext' 'zext_ln203_179' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 437 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_88 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_179" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 437 'getelementptr' 'expanded_channel_V_a_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 438 [1/1] (1.54ns)   --->   "%add_ln203_143 = add i12 %phi_mul, 89" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 438 'add' 'add_ln203_143' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln203_180 = zext i12 %add_ln203_143 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 439 'zext' 'zext_ln203_180' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_89 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_180" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 440 'getelementptr' 'expanded_channel_V_a_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 441 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_88, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 441 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_46 : Operation 442 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_89, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 47 <SV = 46> <Delay = 4.80>
ST_47 : Operation 443 [1/1] (1.54ns)   --->   "%add_ln203_144 = add i12 %phi_mul, 90" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 443 'add' 'add_ln203_144' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln203_181 = zext i12 %add_ln203_144 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 444 'zext' 'zext_ln203_181' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 445 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_90 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_181" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 445 'getelementptr' 'expanded_channel_V_a_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 446 [1/1] (1.54ns)   --->   "%add_ln203_145 = add i12 %phi_mul, 91" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 446 'add' 'add_ln203_145' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln203_182 = zext i12 %add_ln203_145 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 447 'zext' 'zext_ln203_182' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_91 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_182" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 448 'getelementptr' 'expanded_channel_V_a_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_90, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_47 : Operation 450 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_91, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 450 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 48 <SV = 47> <Delay = 4.80>
ST_48 : Operation 451 [1/1] (1.54ns)   --->   "%add_ln203_146 = add i12 %phi_mul, 92" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 451 'add' 'add_ln203_146' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln203_183 = zext i12 %add_ln203_146 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 452 'zext' 'zext_ln203_183' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 453 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_92 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_183" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 453 'getelementptr' 'expanded_channel_V_a_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 454 [1/1] (1.54ns)   --->   "%add_ln203_147 = add i12 %phi_mul, 93" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 454 'add' 'add_ln203_147' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln203_184 = zext i12 %add_ln203_147 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 455 'zext' 'zext_ln203_184' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 456 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_93 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_184" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 456 'getelementptr' 'expanded_channel_V_a_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 457 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_92, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 457 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_48 : Operation 458 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_93, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 49 <SV = 48> <Delay = 4.80>
ST_49 : Operation 459 [1/1] (1.54ns)   --->   "%add_ln203_148 = add i12 %phi_mul, 94" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 459 'add' 'add_ln203_148' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln203_185 = zext i12 %add_ln203_148 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 460 'zext' 'zext_ln203_185' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 461 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_94 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_185" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 461 'getelementptr' 'expanded_channel_V_a_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 462 [1/1] (1.54ns)   --->   "%add_ln203_149 = add i12 %phi_mul, 95" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 462 'add' 'add_ln203_149' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln203_186 = zext i12 %add_ln203_149 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 463 'zext' 'zext_ln203_186' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 464 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_95 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_186" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 464 'getelementptr' 'expanded_channel_V_a_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 465 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_94, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_49 : Operation 466 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_95, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 50 <SV = 49> <Delay = 4.80>
ST_50 : Operation 467 [1/1] (1.54ns)   --->   "%add_ln203_150 = add i12 %phi_mul, 96" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 467 'add' 'add_ln203_150' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln203_187 = zext i12 %add_ln203_150 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 468 'zext' 'zext_ln203_187' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 469 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_96 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_187" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 469 'getelementptr' 'expanded_channel_V_a_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 470 [1/1] (1.54ns)   --->   "%add_ln203_151 = add i12 %phi_mul, 97" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 470 'add' 'add_ln203_151' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln203_188 = zext i12 %add_ln203_151 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 471 'zext' 'zext_ln203_188' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 472 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_97 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_188" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 472 'getelementptr' 'expanded_channel_V_a_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 473 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_96, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 473 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_50 : Operation 474 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_97, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 51 <SV = 50> <Delay = 4.80>
ST_51 : Operation 475 [1/1] (1.54ns)   --->   "%add_ln203_152 = add i12 %phi_mul, 98" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 475 'add' 'add_ln203_152' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln203_189 = zext i12 %add_ln203_152 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 476 'zext' 'zext_ln203_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 477 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_98 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_189" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 477 'getelementptr' 'expanded_channel_V_a_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 478 [1/1] (1.54ns)   --->   "%add_ln203_153 = add i12 %phi_mul, 99" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 478 'add' 'add_ln203_153' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln203_190 = zext i12 %add_ln203_153 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 479 'zext' 'zext_ln203_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 480 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_99 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_190" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 480 'getelementptr' 'expanded_channel_V_a_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 481 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_98, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 481 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_51 : Operation 482 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_99, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 482 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 52 <SV = 51> <Delay = 4.80>
ST_52 : Operation 483 [1/1] (1.54ns)   --->   "%add_ln203_154 = add i12 %phi_mul, 100" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 483 'add' 'add_ln203_154' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln203_191 = zext i12 %add_ln203_154 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 484 'zext' 'zext_ln203_191' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 485 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_100 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_191" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 485 'getelementptr' 'expanded_channel_V_a_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 486 [1/1] (1.54ns)   --->   "%add_ln203_155 = add i12 %phi_mul, 101" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 486 'add' 'add_ln203_155' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln203_192 = zext i12 %add_ln203_155 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 487 'zext' 'zext_ln203_192' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 488 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_101 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_192" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 488 'getelementptr' 'expanded_channel_V_a_101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 489 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_100, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_52 : Operation 490 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_101, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 53 <SV = 52> <Delay = 4.80>
ST_53 : Operation 491 [1/1] (1.54ns)   --->   "%add_ln203_156 = add i12 %phi_mul, 102" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 491 'add' 'add_ln203_156' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln203_193 = zext i12 %add_ln203_156 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 492 'zext' 'zext_ln203_193' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 493 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_102 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_193" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 493 'getelementptr' 'expanded_channel_V_a_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 494 [1/1] (1.54ns)   --->   "%add_ln203_157 = add i12 %phi_mul, 103" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 494 'add' 'add_ln203_157' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln203_194 = zext i12 %add_ln203_157 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 495 'zext' 'zext_ln203_194' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 496 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_103 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_194" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 496 'getelementptr' 'expanded_channel_V_a_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 497 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_102, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 497 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_53 : Operation 498 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_103, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 54 <SV = 53> <Delay = 4.80>
ST_54 : Operation 499 [1/1] (1.54ns)   --->   "%add_ln203_158 = add i12 %phi_mul, 104" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 499 'add' 'add_ln203_158' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln203_195 = zext i12 %add_ln203_158 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 500 'zext' 'zext_ln203_195' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 501 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_104 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_195" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 501 'getelementptr' 'expanded_channel_V_a_104' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 502 [1/1] (1.54ns)   --->   "%add_ln203_159 = add i12 %phi_mul, 105" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 502 'add' 'add_ln203_159' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln203_196 = zext i12 %add_ln203_159 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 503 'zext' 'zext_ln203_196' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 504 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_105 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_196" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 504 'getelementptr' 'expanded_channel_V_a_105' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 505 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_104, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_54 : Operation 506 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_105, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 55 <SV = 54> <Delay = 4.80>
ST_55 : Operation 507 [1/1] (1.54ns)   --->   "%add_ln203_160 = add i12 %phi_mul, 106" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 507 'add' 'add_ln203_160' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln203_197 = zext i12 %add_ln203_160 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 508 'zext' 'zext_ln203_197' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_106 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_197" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 509 'getelementptr' 'expanded_channel_V_a_106' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 510 [1/1] (1.54ns)   --->   "%add_ln203_161 = add i12 %phi_mul, 107" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 510 'add' 'add_ln203_161' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln203_198 = zext i12 %add_ln203_161 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 511 'zext' 'zext_ln203_198' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 512 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_107 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_198" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 512 'getelementptr' 'expanded_channel_V_a_107' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 513 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_106, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_55 : Operation 514 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_107, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 514 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 56 <SV = 55> <Delay = 4.80>
ST_56 : Operation 515 [1/1] (1.54ns)   --->   "%add_ln203_162 = add i12 %phi_mul, 108" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 515 'add' 'add_ln203_162' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln203_199 = zext i12 %add_ln203_162 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 516 'zext' 'zext_ln203_199' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 517 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_108 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_199" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 517 'getelementptr' 'expanded_channel_V_a_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 518 [1/1] (1.54ns)   --->   "%add_ln203_163 = add i12 %phi_mul, 109" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 518 'add' 'add_ln203_163' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln203_200 = zext i12 %add_ln203_163 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 519 'zext' 'zext_ln203_200' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 520 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_109 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_200" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 520 'getelementptr' 'expanded_channel_V_a_109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 521 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_108, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 521 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_56 : Operation 522 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_109, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 522 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 57 <SV = 56> <Delay = 4.80>
ST_57 : Operation 523 [1/1] (1.54ns)   --->   "%add_ln203_164 = add i12 %phi_mul, 110" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 523 'add' 'add_ln203_164' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln203_201 = zext i12 %add_ln203_164 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 524 'zext' 'zext_ln203_201' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 525 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_110 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_201" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 525 'getelementptr' 'expanded_channel_V_a_110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 526 [1/1] (1.54ns)   --->   "%add_ln203_165 = add i12 %phi_mul, 111" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 526 'add' 'add_ln203_165' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln203_202 = zext i12 %add_ln203_165 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 527 'zext' 'zext_ln203_202' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_111 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_202" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 528 'getelementptr' 'expanded_channel_V_a_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_110, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_57 : Operation 530 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_111, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 58 <SV = 57> <Delay = 4.80>
ST_58 : Operation 531 [1/1] (1.54ns)   --->   "%add_ln203_166 = add i12 %phi_mul, 112" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 531 'add' 'add_ln203_166' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln203_203 = zext i12 %add_ln203_166 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 532 'zext' 'zext_ln203_203' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 533 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_112 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_203" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 533 'getelementptr' 'expanded_channel_V_a_112' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 534 [1/1] (1.54ns)   --->   "%add_ln203_167 = add i12 %phi_mul, 113" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 534 'add' 'add_ln203_167' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln203_204 = zext i12 %add_ln203_167 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 535 'zext' 'zext_ln203_204' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 536 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_113 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_204" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 536 'getelementptr' 'expanded_channel_V_a_113' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 537 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_112, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 537 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_58 : Operation 538 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_113, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 59 <SV = 58> <Delay = 4.80>
ST_59 : Operation 539 [1/1] (1.54ns)   --->   "%add_ln203_168 = add i12 %phi_mul, 114" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 539 'add' 'add_ln203_168' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln203_205 = zext i12 %add_ln203_168 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 540 'zext' 'zext_ln203_205' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 541 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_114 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_205" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 541 'getelementptr' 'expanded_channel_V_a_114' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 542 [1/1] (1.54ns)   --->   "%add_ln203_169 = add i12 %phi_mul, 115" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 542 'add' 'add_ln203_169' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln203_206 = zext i12 %add_ln203_169 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 543 'zext' 'zext_ln203_206' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 544 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_115 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_206" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 544 'getelementptr' 'expanded_channel_V_a_115' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 545 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_114, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_59 : Operation 546 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_115, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 60 <SV = 59> <Delay = 4.80>
ST_60 : Operation 547 [1/1] (1.54ns)   --->   "%add_ln203_170 = add i12 %phi_mul, 116" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 547 'add' 'add_ln203_170' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln203_207 = zext i12 %add_ln203_170 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 548 'zext' 'zext_ln203_207' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 549 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_116 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_207" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 549 'getelementptr' 'expanded_channel_V_a_116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 550 [1/1] (1.54ns)   --->   "%add_ln203_171 = add i12 %phi_mul, 117" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 550 'add' 'add_ln203_171' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln203_208 = zext i12 %add_ln203_171 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 551 'zext' 'zext_ln203_208' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 552 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_117 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_208" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 552 'getelementptr' 'expanded_channel_V_a_117' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 553 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_116, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 553 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_60 : Operation 554 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_117, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 61 <SV = 60> <Delay = 4.80>
ST_61 : Operation 555 [1/1] (1.54ns)   --->   "%add_ln203_172 = add i12 %phi_mul, 118" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 555 'add' 'add_ln203_172' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln203_209 = zext i12 %add_ln203_172 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 556 'zext' 'zext_ln203_209' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 557 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_118 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_209" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 557 'getelementptr' 'expanded_channel_V_a_118' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 558 [1/1] (1.54ns)   --->   "%add_ln203_173 = add i12 %phi_mul, 119" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 558 'add' 'add_ln203_173' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln203_210 = zext i12 %add_ln203_173 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 559 'zext' 'zext_ln203_210' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 560 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_119 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_210" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 560 'getelementptr' 'expanded_channel_V_a_119' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 561 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_118, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 561 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_61 : Operation 562 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_119, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 62 <SV = 61> <Delay = 4.80>
ST_62 : Operation 563 [1/1] (1.54ns)   --->   "%add_ln203_174 = add i12 %phi_mul, 120" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 563 'add' 'add_ln203_174' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln203_211 = zext i12 %add_ln203_174 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 564 'zext' 'zext_ln203_211' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 565 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_120 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_211" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 565 'getelementptr' 'expanded_channel_V_a_120' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 566 [1/1] (1.54ns)   --->   "%add_ln203_175 = add i12 %phi_mul, 121" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 566 'add' 'add_ln203_175' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln203_212 = zext i12 %add_ln203_175 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 567 'zext' 'zext_ln203_212' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 568 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_121 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_212" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 568 'getelementptr' 'expanded_channel_V_a_121' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 569 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_120, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_62 : Operation 570 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_121, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 63 <SV = 62> <Delay = 4.80>
ST_63 : Operation 571 [1/1] (1.54ns)   --->   "%add_ln203_176 = add i12 %phi_mul, 122" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 571 'add' 'add_ln203_176' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln203_213 = zext i12 %add_ln203_176 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 572 'zext' 'zext_ln203_213' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 573 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_122 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_213" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 573 'getelementptr' 'expanded_channel_V_a_122' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 574 [1/1] (1.54ns)   --->   "%add_ln203_177 = add i12 %phi_mul, 123" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 574 'add' 'add_ln203_177' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln203_214 = zext i12 %add_ln203_177 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 575 'zext' 'zext_ln203_214' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 576 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_123 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_214" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 576 'getelementptr' 'expanded_channel_V_a_123' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 577 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_122, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 577 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_63 : Operation 578 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_123, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 64 <SV = 63> <Delay = 4.80>
ST_64 : Operation 579 [1/1] (1.54ns)   --->   "%add_ln203_178 = add i12 %phi_mul, 124" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 579 'add' 'add_ln203_178' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln203_215 = zext i12 %add_ln203_178 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 580 'zext' 'zext_ln203_215' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 581 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_124 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_215" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 581 'getelementptr' 'expanded_channel_V_a_124' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 582 [1/1] (1.54ns)   --->   "%add_ln203_179 = add i12 %phi_mul, 125" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 582 'add' 'add_ln203_179' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln203_216 = zext i12 %add_ln203_179 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 583 'zext' 'zext_ln203_216' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 584 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_125 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_216" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 584 'getelementptr' 'expanded_channel_V_a_125' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 585 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_124, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_64 : Operation 586 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_125, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 65 <SV = 64> <Delay = 4.80>
ST_65 : Operation 587 [1/1] (1.54ns)   --->   "%add_ln203_180 = add i12 %phi_mul, 126" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 587 'add' 'add_ln203_180' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln203_217 = zext i12 %add_ln203_180 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 588 'zext' 'zext_ln203_217' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 589 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_126 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_217" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 589 'getelementptr' 'expanded_channel_V_a_126' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 590 [1/1] (1.54ns)   --->   "%add_ln203_181 = add i12 %phi_mul, 127" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 590 'add' 'add_ln203_181' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln203_218 = zext i12 %add_ln203_181 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 591 'zext' 'zext_ln203_218' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 592 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_127 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_218" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 592 'getelementptr' 'expanded_channel_V_a_127' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 593 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_126, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 593 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_65 : Operation 594 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_127, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 66 <SV = 65> <Delay = 4.80>
ST_66 : Operation 595 [1/1] (1.54ns)   --->   "%add_ln203_182 = add i12 %phi_mul, 128" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 595 'add' 'add_ln203_182' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln203_219 = zext i12 %add_ln203_182 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 596 'zext' 'zext_ln203_219' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 597 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_128 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_219" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 597 'getelementptr' 'expanded_channel_V_a_128' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 598 [1/1] (1.54ns)   --->   "%add_ln203_183 = add i12 %phi_mul, 129" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 598 'add' 'add_ln203_183' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln203_220 = zext i12 %add_ln203_183 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 599 'zext' 'zext_ln203_220' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 600 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_129 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_220" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 600 'getelementptr' 'expanded_channel_V_a_129' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 601 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_128, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 601 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_66 : Operation 602 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_129, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 602 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 67 <SV = 66> <Delay = 4.80>
ST_67 : Operation 603 [1/1] (1.54ns)   --->   "%add_ln203_184 = add i12 %phi_mul, 130" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 603 'add' 'add_ln203_184' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln203_221 = zext i12 %add_ln203_184 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 604 'zext' 'zext_ln203_221' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 605 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_130 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_221" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 605 'getelementptr' 'expanded_channel_V_a_130' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 606 [1/1] (1.54ns)   --->   "%add_ln203_185 = add i12 %phi_mul, 131" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 606 'add' 'add_ln203_185' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln203_222 = zext i12 %add_ln203_185 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 607 'zext' 'zext_ln203_222' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 608 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_131 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_222" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 608 'getelementptr' 'expanded_channel_V_a_131' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 609 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_130, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_67 : Operation 610 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_131, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 68 <SV = 67> <Delay = 4.80>
ST_68 : Operation 611 [1/1] (1.54ns)   --->   "%add_ln203_186 = add i12 %phi_mul, 132" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 611 'add' 'add_ln203_186' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln203_223 = zext i12 %add_ln203_186 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 612 'zext' 'zext_ln203_223' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 613 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_132 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_223" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 613 'getelementptr' 'expanded_channel_V_a_132' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 614 [1/1] (1.54ns)   --->   "%add_ln203_187 = add i12 %phi_mul, 133" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 614 'add' 'add_ln203_187' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln203_224 = zext i12 %add_ln203_187 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 615 'zext' 'zext_ln203_224' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 616 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_133 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_224" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 616 'getelementptr' 'expanded_channel_V_a_133' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 617 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_132, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_68 : Operation 618 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_133, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 69 <SV = 68> <Delay = 4.80>
ST_69 : Operation 619 [1/1] (1.54ns)   --->   "%add_ln203_188 = add i12 %phi_mul, 134" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 619 'add' 'add_ln203_188' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln203_225 = zext i12 %add_ln203_188 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 620 'zext' 'zext_ln203_225' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 621 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_134 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_225" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 621 'getelementptr' 'expanded_channel_V_a_134' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 622 [1/1] (1.54ns)   --->   "%add_ln203_189 = add i12 %phi_mul, 135" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 622 'add' 'add_ln203_189' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln203_226 = zext i12 %add_ln203_189 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 623 'zext' 'zext_ln203_226' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 624 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_135 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_226" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 624 'getelementptr' 'expanded_channel_V_a_135' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 625 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_134, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_69 : Operation 626 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_135, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 70 <SV = 69> <Delay = 4.80>
ST_70 : Operation 627 [1/1] (1.54ns)   --->   "%add_ln203_190 = add i12 %phi_mul, 136" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 627 'add' 'add_ln203_190' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln203_227 = zext i12 %add_ln203_190 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 628 'zext' 'zext_ln203_227' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 629 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_136 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_227" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 629 'getelementptr' 'expanded_channel_V_a_136' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 630 [1/1] (1.54ns)   --->   "%add_ln203_191 = add i12 %phi_mul, 137" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 630 'add' 'add_ln203_191' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln203_228 = zext i12 %add_ln203_191 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 631 'zext' 'zext_ln203_228' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 632 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_137 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_228" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 632 'getelementptr' 'expanded_channel_V_a_137' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 633 [1/1] (1.54ns)   --->   "%add_ln203_192 = add i12 %phi_mul, 138" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 633 'add' 'add_ln203_192' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 634 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_136, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_70 : Operation 635 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_137, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 636 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [FSRCNN_V1/FSRCNN.cpp:115]   --->   Operation 636 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 637 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:116]   --->   Operation 637 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 638 [1/1] (1.54ns)   --->   "%add_ln203_193 = add i12 %phi_mul, 139" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 638 'add' 'add_ln203_193' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln203_229 = zext i12 %add_ln203_192 to i64" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 639 'zext' 'zext_ln203_229' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 640 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_138 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_229" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 640 'getelementptr' 'expanded_channel_V_a_138' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 641 [1/1] (3.25ns)   --->   "store i12 0, i12* %expanded_channel_V_a_138, align 2" [FSRCNN_V1/FSRCNN.cpp:119]   --->   Operation 641 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_71 : Operation 642 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:121]   --->   Operation 642 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 643 [1/1] (0.00ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:114]   --->   Operation 643 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 2> <Delay = 1.76>
ST_72 : Operation 644 [1/1] (1.76ns)   --->   "br label %.preheader129" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 644 'br' <Predicate = true> <Delay = 1.76>

State 73 <SV = 3> <Delay = 4.12>
ST_73 : Operation 645 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ %x, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]"   --->   Operation 645 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 646 [1/1] (0.00ns)   --->   "%phi_mul1698 = phi i12 [ %add_ln138, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 646 'phi' 'phi_mul1698' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 647 [1/1] (1.54ns)   --->   "%add_ln138 = add i12 %phi_mul1698, 139" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 647 'add' 'add_ln138' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %x_0 to i6" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 648 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 649 [1/1] (1.36ns)   --->   "%icmp_ln138 = icmp eq i5 %x_0, -13" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 649 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 650 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)"   --->   Operation 650 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 651 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 651 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 652 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %4, label %.preheader.preheader" [FSRCNN_V1/FSRCNN.cpp:138]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 653 [1/1] (1.36ns)   --->   "%icmp_ln147 = icmp ult i5 %x_0, 10" [FSRCNN_V1/FSRCNN.cpp:147]   --->   Operation 653 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln138)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %x_0, i32 1, i32 4)" [FSRCNN_V1/FSRCNN.cpp:149]   --->   Operation 654 'partselect' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 655 [1/1] (0.00ns)   --->   "%row_index_after_stri = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_s, i1 false)" [FSRCNN_V1/FSRCNN.cpp:149]   --->   Operation 655 'bitconcatenate' 'row_index_after_stri' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %row_index_after_stri to i6" [FSRCNN_V1/FSRCNN.cpp:149]   --->   Operation 656 'zext' 'zext_ln149' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 657 [1/1] (1.78ns)   --->   "%add_ln153 = add i5 %row_index_after_stri, 9" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 657 'add' 'add_ln153' <Predicate = (!icmp_ln138)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 658 [1/1] (1.36ns)   --->   "%icmp_ln153 = icmp ult i5 %x_0, %row_index_after_stri" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 658 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln138)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 659 [1/1] (1.36ns)   --->   "%icmp_ln153_1 = icmp ult i5 %x_0, %add_ln153" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 659 'icmp' 'icmp_ln153_1' <Predicate = (!icmp_ln138)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 660 [1/1] (0.97ns)   --->   "%xor_ln153_1 = xor i1 %icmp_ln153_1, true" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 660 'xor' 'xor_ln153_1' <Predicate = (!icmp_ln138)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_127 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_s, i6 0)" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 661 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i5 %row_index_after_stri to i10" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 662 'zext' 'zext_ln1116' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 663 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %zext_ln1116, %tmp_127" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 663 'add' 'add_ln1116' <Predicate = (!icmp_ln138)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 664 [1/1] (1.78ns)   --->   "%sub_ln156 = sub i6 %zext_ln138, %zext_ln149" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 664 'sub' 'sub_ln156' <Predicate = (!icmp_ln138)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i6 %sub_ln156 to i9" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 665 'sext' 'sext_ln156_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %sub_ln156, i3 0)" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 666 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 667 [1/1] (1.82ns)   --->   "%add_ln156_1 = add i9 %sext_ln156_1, %shl_ln" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 667 'add' 'add_ln156_1' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i9 %add_ln156_1 to i10" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 668 'sext' 'sext_ln156_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_73 : Operation 669 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 669 'br' <Predicate = (!icmp_ln138)> <Delay = 1.76>
ST_73 : Operation 670 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:162]   --->   Operation 670 'ret' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 74 <SV = 4> <Delay = 6.04>
ST_74 : Operation 671 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ %y, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 671 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %y_0 to i10" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 672 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 673 [1/1] (1.55ns)   --->   "%icmp_ln140 = icmp eq i8 %y_0, -115" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 673 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 141, i64 141, i64 141)"   --->   Operation 674 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 675 [1/1] (1.91ns)   --->   "%y = add i8 %y_0, 1" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 675 'add' 'y' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 676 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %.preheader129.loopexit, label %2" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 676 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %y_0, i32 1, i32 7)" [FSRCNN_V1/FSRCNN.cpp:144]   --->   Operation 677 'partselect' 'trunc_ln' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_74 : Operation 678 [1/1] (1.55ns)   --->   "%icmp_ln147_1 = icmp ult i8 %y_0, -124" [FSRCNN_V1/FSRCNN.cpp:147]   --->   Operation 678 'icmp' 'icmp_ln147_1' <Predicate = (!icmp_ln140)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 679 [1/1] (0.97ns)   --->   "%and_ln147 = and i1 %icmp_ln147, %icmp_ln147_1" [FSRCNN_V1/FSRCNN.cpp:147]   --->   Operation 679 'and' 'and_ln147' <Predicate = (!icmp_ln140)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 680 [1/1] (0.00ns)   --->   "br i1 %and_ln147, label %3, label %._crit_edge" [FSRCNN_V1/FSRCNN.cpp:147]   --->   Operation 680 'br' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_74 : Operation 681 [1/1] (0.00ns)   --->   "%column_index_after_s = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln, i1 false)" [FSRCNN_V1/FSRCNN.cpp:150]   --->   Operation 681 'bitconcatenate' 'column_index_after_s' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00>
ST_74 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %column_index_after_s to i10" [FSRCNN_V1/FSRCNN.cpp:150]   --->   Operation 682 'zext' 'zext_ln150' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00>
ST_74 : Operation 683 [1/1] (1.55ns)   --->   "%icmp_ln153_2 = icmp ult i8 %y_0, %column_index_after_s" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 683 'icmp' 'icmp_ln153_2' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%or_ln153 = or i1 %icmp_ln153, %icmp_ln153_2" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 684 'or' 'or_ln153' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%or_ln153_1 = or i1 %or_ln153, %xor_ln153_1" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 685 'or' 'or_ln153_1' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%xor_ln153 = xor i1 %or_ln153_1, true" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 686 'xor' 'xor_ln153' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 687 [1/1] (1.91ns)   --->   "%add_ln153_1 = add i8 %column_index_after_s, 9" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 687 'add' 'add_ln153_1' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 688 [1/1] (1.55ns)   --->   "%icmp_ln153_3 = icmp ult i8 %y_0, %add_ln153_1" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 688 'icmp' 'icmp_ln153_3' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 689 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %icmp_ln153_3, %xor_ln153" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 689 'and' 'and_ln153' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %and_ln153, label %_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, label %._crit_edge2" [FSRCNN_V1/FSRCNN.cpp:153]   --->   Operation 690 'br' <Predicate = (!icmp_ln140 & and_ln147)> <Delay = 0.00>
ST_74 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %y_0 to i12" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 691 'zext' 'zext_ln1265' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 692 [1/1] (1.54ns)   --->   "%add_ln1265 = add i12 %zext_ln1265, %phi_mul1698" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 692 'add' 'add_ln1265' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i12 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 693 'zext' 'zext_ln1265_9' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 694 [1/1] (0.00ns)   --->   "%expanded_channel_V_a_139 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln1265_9" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 694 'getelementptr' 'expanded_channel_V_a_139' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i7 %trunc_ln to i10" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 695 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 696 [1/1] (1.73ns)   --->   "%add_ln1116_1 = add i10 %zext_ln1116_1, %add_ln1116" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 696 'add' 'add_ln1116_1' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i10 %add_ln1116_1 to i64" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 697 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 698 [1/1] (0.00ns)   --->   "%padded_channel_V_add = getelementptr [330 x i12]* %padded_channel_V, i64 0, i64 %zext_ln1116_2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 698 'getelementptr' 'padded_channel_V_add' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156 = add i10 %sext_ln156_2, %zext_ln140" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 699 'add' 'add_ln156' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 700 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln156_1 = sub i10 %add_ln156, %zext_ln150" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 700 'sub' 'sub_ln156_1' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i10 %sub_ln156_1 to i64" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 701 'sext' 'sext_ln156' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 702 [2/2] (3.25ns)   --->   "%padded_channel_V_loa = load i12* %padded_channel_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 702 'load' 'padded_channel_V_loa' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_74 : Operation 703 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr [81 x i5]* %filter_V, i64 0, i64 %sext_ln156" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 703 'getelementptr' 'filter_V_addr' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 0.00>
ST_74 : Operation 704 [2/2] (2.31ns)   --->   "%filter_V_load = load i5* %filter_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 704 'load' 'filter_V_load' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 2.31> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_74 : Operation 705 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %expanded_channel_V_a_139, align 2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 705 'load' 'p_Val2_s' <Predicate = (!icmp_ln140 & and_ln147 & and_ln153)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_74 : Operation 706 [1/1] (0.00ns)   --->   "br label %.preheader129"   --->   Operation 706 'br' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 75 <SV = 5> <Delay = 3.25>
ST_75 : Operation 707 [1/2] (3.25ns)   --->   "%padded_channel_V_loa = load i12* %padded_channel_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 707 'load' 'padded_channel_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_75 : Operation 708 [1/2] (2.31ns)   --->   "%filter_V_load = load i5* %filter_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 708 'load' 'filter_V_load' <Predicate = true> <Delay = 2.31> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_75 : Operation 709 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %expanded_channel_V_a_139, align 2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 709 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>

State 76 <SV = 6> <Delay = 9.63>
ST_76 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %padded_channel_V_loa to i16" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 710 'sext' 'sext_ln1192' <Predicate = (and_ln147 & and_ln153)> <Delay = 0.00>
ST_76 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i5 %filter_V_load to i16" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 711 'sext' 'sext_ln1192_1' <Predicate = (and_ln147 & and_ln153)> <Delay = 0.00>
ST_76 : Operation 712 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i16 %sext_ln1192_1, %sext_ln1192" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 712 'mul' 'mul_ln1192' <Predicate = (and_ln147 & and_ln153)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 713 [1/1] (0.00ns)   --->   "%lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_s, i4 0)" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 713 'bitconcatenate' 'lhs_V' <Predicate = (and_ln147 & and_ln153)> <Delay = 0.00>
ST_76 : Operation 714 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i16 %lhs_V, %mul_ln1192" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 714 'add' 'ret_V' <Predicate = (and_ln147 & and_ln153)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 715 'partselect' 'trunc_ln8' <Predicate = (and_ln147 & and_ln153)> <Delay = 0.00>
ST_76 : Operation 716 [1/1] (3.25ns)   --->   "store i12 %trunc_ln8, i12* %expanded_channel_V_a_139, align 2" [FSRCNN_V1/FSRCNN.cpp:156]   --->   Operation 716 'store' <Predicate = (and_ln147 & and_ln153)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2363> <RAM>
ST_76 : Operation 717 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [FSRCNN_V1/FSRCNN.cpp:157]   --->   Operation 717 'br' <Predicate = (and_ln147 & and_ln153)> <Delay = 0.00>
ST_76 : Operation 718 [1/1] (0.00ns)   --->   "br label %._crit_edge" [FSRCNN_V1/FSRCNN.cpp:158]   --->   Operation 718 'br' <Predicate = (and_ln147)> <Delay = 0.00>
ST_76 : Operation 719 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:140]   --->   Operation 719 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', FSRCNN_V1/FSRCNN.cpp:114) [6]  (1.77 ns)

 <State 2>: 4.8ns
The critical path consists of the following:
	'phi' operation ('phi_mul', FSRCNN_V1/FSRCNN.cpp:119) with incoming values : ('add_ln203_193', FSRCNN_V1/FSRCNN.cpp:119) [7]  (0 ns)
	'add' operation ('add_ln203', FSRCNN_V1/FSRCNN.cpp:119) [18]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_1', FSRCNN_V1/FSRCNN.cpp:119) [20]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [433]  (3.25 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_56', FSRCNN_V1/FSRCNN.cpp:119) [21]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_2', FSRCNN_V1/FSRCNN.cpp:119) [23]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [434]  (3.25 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_58', FSRCNN_V1/FSRCNN.cpp:119) [27]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_4', FSRCNN_V1/FSRCNN.cpp:119) [29]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [436]  (3.25 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_60', FSRCNN_V1/FSRCNN.cpp:119) [33]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_6', FSRCNN_V1/FSRCNN.cpp:119) [35]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [438]  (3.25 ns)

 <State 6>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_62', FSRCNN_V1/FSRCNN.cpp:119) [39]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_8', FSRCNN_V1/FSRCNN.cpp:119) [41]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [440]  (3.25 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_64', FSRCNN_V1/FSRCNN.cpp:119) [45]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_10', FSRCNN_V1/FSRCNN.cpp:119) [47]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [442]  (3.25 ns)

 <State 8>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_66', FSRCNN_V1/FSRCNN.cpp:119) [51]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_12', FSRCNN_V1/FSRCNN.cpp:119) [53]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [444]  (3.25 ns)

 <State 9>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_68', FSRCNN_V1/FSRCNN.cpp:119) [57]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_14', FSRCNN_V1/FSRCNN.cpp:119) [59]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [446]  (3.25 ns)

 <State 10>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_70', FSRCNN_V1/FSRCNN.cpp:119) [63]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_16', FSRCNN_V1/FSRCNN.cpp:119) [65]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [448]  (3.25 ns)

 <State 11>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_72', FSRCNN_V1/FSRCNN.cpp:119) [69]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_18', FSRCNN_V1/FSRCNN.cpp:119) [71]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [450]  (3.25 ns)

 <State 12>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_74', FSRCNN_V1/FSRCNN.cpp:119) [75]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_20', FSRCNN_V1/FSRCNN.cpp:119) [77]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [452]  (3.25 ns)

 <State 13>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_76', FSRCNN_V1/FSRCNN.cpp:119) [81]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_22', FSRCNN_V1/FSRCNN.cpp:119) [83]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [454]  (3.25 ns)

 <State 14>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_78', FSRCNN_V1/FSRCNN.cpp:119) [87]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_24', FSRCNN_V1/FSRCNN.cpp:119) [89]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [456]  (3.25 ns)

 <State 15>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_80', FSRCNN_V1/FSRCNN.cpp:119) [93]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_26', FSRCNN_V1/FSRCNN.cpp:119) [95]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [458]  (3.25 ns)

 <State 16>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_82', FSRCNN_V1/FSRCNN.cpp:119) [99]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_28', FSRCNN_V1/FSRCNN.cpp:119) [101]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [460]  (3.25 ns)

 <State 17>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_84', FSRCNN_V1/FSRCNN.cpp:119) [105]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_30', FSRCNN_V1/FSRCNN.cpp:119) [107]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [462]  (3.25 ns)

 <State 18>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_86', FSRCNN_V1/FSRCNN.cpp:119) [111]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_32', FSRCNN_V1/FSRCNN.cpp:119) [113]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [464]  (3.25 ns)

 <State 19>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_88', FSRCNN_V1/FSRCNN.cpp:119) [117]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_34', FSRCNN_V1/FSRCNN.cpp:119) [119]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [466]  (3.25 ns)

 <State 20>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_90', FSRCNN_V1/FSRCNN.cpp:119) [123]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_36', FSRCNN_V1/FSRCNN.cpp:119) [125]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [468]  (3.25 ns)

 <State 21>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_92', FSRCNN_V1/FSRCNN.cpp:119) [129]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_38', FSRCNN_V1/FSRCNN.cpp:119) [131]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [470]  (3.25 ns)

 <State 22>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_94', FSRCNN_V1/FSRCNN.cpp:119) [135]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_40', FSRCNN_V1/FSRCNN.cpp:119) [137]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [472]  (3.25 ns)

 <State 23>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_96', FSRCNN_V1/FSRCNN.cpp:119) [141]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_42', FSRCNN_V1/FSRCNN.cpp:119) [143]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [474]  (3.25 ns)

 <State 24>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_98', FSRCNN_V1/FSRCNN.cpp:119) [147]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_44', FSRCNN_V1/FSRCNN.cpp:119) [149]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [476]  (3.25 ns)

 <State 25>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_100', FSRCNN_V1/FSRCNN.cpp:119) [153]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_46', FSRCNN_V1/FSRCNN.cpp:119) [155]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [478]  (3.25 ns)

 <State 26>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_102', FSRCNN_V1/FSRCNN.cpp:119) [159]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_48', FSRCNN_V1/FSRCNN.cpp:119) [161]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [480]  (3.25 ns)

 <State 27>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_104', FSRCNN_V1/FSRCNN.cpp:119) [165]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_50', FSRCNN_V1/FSRCNN.cpp:119) [167]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [482]  (3.25 ns)

 <State 28>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_106', FSRCNN_V1/FSRCNN.cpp:119) [171]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_52', FSRCNN_V1/FSRCNN.cpp:119) [173]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [484]  (3.25 ns)

 <State 29>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_108', FSRCNN_V1/FSRCNN.cpp:119) [177]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_54', FSRCNN_V1/FSRCNN.cpp:119) [179]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [486]  (3.25 ns)

 <State 30>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_110', FSRCNN_V1/FSRCNN.cpp:119) [183]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_56', FSRCNN_V1/FSRCNN.cpp:119) [185]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [488]  (3.25 ns)

 <State 31>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_112', FSRCNN_V1/FSRCNN.cpp:119) [189]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_58', FSRCNN_V1/FSRCNN.cpp:119) [191]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [490]  (3.25 ns)

 <State 32>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_114', FSRCNN_V1/FSRCNN.cpp:119) [195]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_60', FSRCNN_V1/FSRCNN.cpp:119) [197]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [492]  (3.25 ns)

 <State 33>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_116', FSRCNN_V1/FSRCNN.cpp:119) [201]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_62', FSRCNN_V1/FSRCNN.cpp:119) [203]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [494]  (3.25 ns)

 <State 34>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_118', FSRCNN_V1/FSRCNN.cpp:119) [207]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_64', FSRCNN_V1/FSRCNN.cpp:119) [209]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [496]  (3.25 ns)

 <State 35>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_120', FSRCNN_V1/FSRCNN.cpp:119) [213]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_66', FSRCNN_V1/FSRCNN.cpp:119) [215]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [498]  (3.25 ns)

 <State 36>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_122', FSRCNN_V1/FSRCNN.cpp:119) [219]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_68', FSRCNN_V1/FSRCNN.cpp:119) [221]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [500]  (3.25 ns)

 <State 37>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_124', FSRCNN_V1/FSRCNN.cpp:119) [225]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_70', FSRCNN_V1/FSRCNN.cpp:119) [227]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [502]  (3.25 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_126', FSRCNN_V1/FSRCNN.cpp:119) [231]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_72', FSRCNN_V1/FSRCNN.cpp:119) [233]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [504]  (3.25 ns)

 <State 39>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_128', FSRCNN_V1/FSRCNN.cpp:119) [237]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_74', FSRCNN_V1/FSRCNN.cpp:119) [239]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [506]  (3.25 ns)

 <State 40>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_130', FSRCNN_V1/FSRCNN.cpp:119) [243]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_76', FSRCNN_V1/FSRCNN.cpp:119) [245]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [508]  (3.25 ns)

 <State 41>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_132', FSRCNN_V1/FSRCNN.cpp:119) [249]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_78', FSRCNN_V1/FSRCNN.cpp:119) [251]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [510]  (3.25 ns)

 <State 42>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_134', FSRCNN_V1/FSRCNN.cpp:119) [255]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_80', FSRCNN_V1/FSRCNN.cpp:119) [257]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [512]  (3.25 ns)

 <State 43>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_136', FSRCNN_V1/FSRCNN.cpp:119) [261]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_82', FSRCNN_V1/FSRCNN.cpp:119) [263]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [514]  (3.25 ns)

 <State 44>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_138', FSRCNN_V1/FSRCNN.cpp:119) [267]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_84', FSRCNN_V1/FSRCNN.cpp:119) [269]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [516]  (3.25 ns)

 <State 45>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_140', FSRCNN_V1/FSRCNN.cpp:119) [273]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_86', FSRCNN_V1/FSRCNN.cpp:119) [275]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [518]  (3.25 ns)

 <State 46>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_142', FSRCNN_V1/FSRCNN.cpp:119) [279]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_88', FSRCNN_V1/FSRCNN.cpp:119) [281]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [520]  (3.25 ns)

 <State 47>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_144', FSRCNN_V1/FSRCNN.cpp:119) [285]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_90', FSRCNN_V1/FSRCNN.cpp:119) [287]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [522]  (3.25 ns)

 <State 48>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_146', FSRCNN_V1/FSRCNN.cpp:119) [291]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_92', FSRCNN_V1/FSRCNN.cpp:119) [293]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [524]  (3.25 ns)

 <State 49>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_148', FSRCNN_V1/FSRCNN.cpp:119) [297]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_94', FSRCNN_V1/FSRCNN.cpp:119) [299]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [526]  (3.25 ns)

 <State 50>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_150', FSRCNN_V1/FSRCNN.cpp:119) [303]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_96', FSRCNN_V1/FSRCNN.cpp:119) [305]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [528]  (3.25 ns)

 <State 51>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_152', FSRCNN_V1/FSRCNN.cpp:119) [309]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_98', FSRCNN_V1/FSRCNN.cpp:119) [311]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [530]  (3.25 ns)

 <State 52>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_154', FSRCNN_V1/FSRCNN.cpp:119) [315]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_100', FSRCNN_V1/FSRCNN.cpp:119) [317]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [532]  (3.25 ns)

 <State 53>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_156', FSRCNN_V1/FSRCNN.cpp:119) [321]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_102', FSRCNN_V1/FSRCNN.cpp:119) [323]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [534]  (3.25 ns)

 <State 54>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_158', FSRCNN_V1/FSRCNN.cpp:119) [327]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_104', FSRCNN_V1/FSRCNN.cpp:119) [329]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [536]  (3.25 ns)

 <State 55>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_160', FSRCNN_V1/FSRCNN.cpp:119) [333]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_106', FSRCNN_V1/FSRCNN.cpp:119) [335]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [538]  (3.25 ns)

 <State 56>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_162', FSRCNN_V1/FSRCNN.cpp:119) [339]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_108', FSRCNN_V1/FSRCNN.cpp:119) [341]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [540]  (3.25 ns)

 <State 57>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_164', FSRCNN_V1/FSRCNN.cpp:119) [345]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_110', FSRCNN_V1/FSRCNN.cpp:119) [347]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [542]  (3.25 ns)

 <State 58>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_166', FSRCNN_V1/FSRCNN.cpp:119) [351]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_112', FSRCNN_V1/FSRCNN.cpp:119) [353]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [544]  (3.25 ns)

 <State 59>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_168', FSRCNN_V1/FSRCNN.cpp:119) [357]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_114', FSRCNN_V1/FSRCNN.cpp:119) [359]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [546]  (3.25 ns)

 <State 60>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_170', FSRCNN_V1/FSRCNN.cpp:119) [363]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_116', FSRCNN_V1/FSRCNN.cpp:119) [365]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [548]  (3.25 ns)

 <State 61>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_172', FSRCNN_V1/FSRCNN.cpp:119) [369]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_118', FSRCNN_V1/FSRCNN.cpp:119) [371]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [550]  (3.25 ns)

 <State 62>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_174', FSRCNN_V1/FSRCNN.cpp:119) [375]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_120', FSRCNN_V1/FSRCNN.cpp:119) [377]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [552]  (3.25 ns)

 <State 63>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_176', FSRCNN_V1/FSRCNN.cpp:119) [381]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_122', FSRCNN_V1/FSRCNN.cpp:119) [383]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [554]  (3.25 ns)

 <State 64>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_178', FSRCNN_V1/FSRCNN.cpp:119) [387]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_124', FSRCNN_V1/FSRCNN.cpp:119) [389]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [556]  (3.25 ns)

 <State 65>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_180', FSRCNN_V1/FSRCNN.cpp:119) [393]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_126', FSRCNN_V1/FSRCNN.cpp:119) [395]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [558]  (3.25 ns)

 <State 66>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_182', FSRCNN_V1/FSRCNN.cpp:119) [399]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_128', FSRCNN_V1/FSRCNN.cpp:119) [401]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [560]  (3.25 ns)

 <State 67>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_184', FSRCNN_V1/FSRCNN.cpp:119) [405]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_130', FSRCNN_V1/FSRCNN.cpp:119) [407]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [562]  (3.25 ns)

 <State 68>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_186', FSRCNN_V1/FSRCNN.cpp:119) [411]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_132', FSRCNN_V1/FSRCNN.cpp:119) [413]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [564]  (3.25 ns)

 <State 69>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_188', FSRCNN_V1/FSRCNN.cpp:119) [417]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_134', FSRCNN_V1/FSRCNN.cpp:119) [419]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [566]  (3.25 ns)

 <State 70>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln203_190', FSRCNN_V1/FSRCNN.cpp:119) [423]  (1.55 ns)
	'getelementptr' operation ('expanded_channel_V_a_136', FSRCNN_V1/FSRCNN.cpp:119) [425]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [568]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('expanded_channel_V_a_138', FSRCNN_V1/FSRCNN.cpp:119) [431]  (0 ns)
	'store' operation ('store_ln119', FSRCNN_V1/FSRCNN.cpp:119) of constant 0 on array 'expanded_channel_V' [570]  (3.25 ns)

 <State 72>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', FSRCNN_V1/FSRCNN.cpp:138) [576]  (1.77 ns)

 <State 73>: 4.12ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', FSRCNN_V1/FSRCNN.cpp:138) [576]  (0 ns)
	'add' operation ('add_ln153', FSRCNN_V1/FSRCNN.cpp:153) [589]  (1.78 ns)
	'icmp' operation ('icmp_ln153_1', FSRCNN_V1/FSRCNN.cpp:153) [591]  (1.36 ns)
	'xor' operation ('xor_ln153_1', FSRCNN_V1/FSRCNN.cpp:153) [592]  (0.978 ns)

 <State 74>: 6.04ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', FSRCNN_V1/FSRCNN.cpp:140) [603]  (0 ns)
	'add' operation ('add_ln156', FSRCNN_V1/FSRCNN.cpp:156) [634]  (0 ns)
	'sub' operation ('sub_ln156_1', FSRCNN_V1/FSRCNN.cpp:156) [635]  (3.73 ns)
	'getelementptr' operation ('filter_V_addr', FSRCNN_V1/FSRCNN.cpp:156) [639]  (0 ns)
	'load' operation ('filter_V_load', FSRCNN_V1/FSRCNN.cpp:156) on array 'filter_V' [640]  (2.31 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'load' operation ('padded_channel_V_loa', FSRCNN_V1/FSRCNN.cpp:156) on array 'padded_channel_V' [637]  (3.25 ns)

 <State 76>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[645] ('mul_ln1192', FSRCNN_V1/FSRCNN.cpp:156) [642]  (3.36 ns)
	'add' operation of DSP[645] ('ret.V', FSRCNN_V1/FSRCNN.cpp:156) [645]  (3.02 ns)
	'store' operation ('store_ln156', FSRCNN_V1/FSRCNN.cpp:156) of variable 'trunc_ln8', FSRCNN_V1/FSRCNN.cpp:156 on array 'expanded_channel_V' [647]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
