MODEL
MODEL_VERSION "v1998.8";
DESIGN "DragonMMC";

/* port names and type */
INPUT S:PIN13 = Addr<9>;
INPUT S:PIN15 = Addr<8>;
INPUT S:PIN27 = Addr<15>;
INPUT S:PIN23 = Addr<14>;
INPUT S:PIN17 = Addr<13>;
INPUT S:PIN22 = Addr<12>;
INPUT S:PIN11 = Addr<11>;
INPUT S:PIN6 = Addr<10>;
INPUT S:PIN16 = Addr<6>;
INPUT S:PIN12 = Addr<4>;
INPUT S:PIN8 = Addr<2>;
INPUT S:PIN18 = Addr<7>;
INPUT S:PIN14 = Addr<5>;
INPUT S:PIN1 = Addr<0>;
INPUT S:PIN4 = Addr<1>;
INPUT S:PIN10 = Addr<3>;
INPUT S:PIN78 = Reset;
INPUT S:PIN79 = E;
INPUT S:PIN86 = RW;
INPUT S:PIN32 = nARD;
INPUT S:PIN72 = nFCReset;
INPUT S:PIN28 = AAddr<0>;
INPUT S:PIN35 = AVRBusy;
INPUT S:PIN33 = nAWR;
INPUT S:PIN30 = ANMI;
INPUT S:PIN81 = Q;
TRIOUT S:PIN92 = Data<4>;
TRIOUT S:PIN91 = Data<3>;
TRIOUT S:PIN97 = Data<0>;
TRIOUT S:PIN95 = Data<1>;
TRIOUT S:PIN99 = Data<7>;
TRIOUT S:PIN94 = Data<5>;
TRIOUT S:PIN93 = Data<2>;
TRIOUT S:PIN96 = Data<6>;
TRIOUT S:PIN50 = AData<0>;
TRIOUT S:PIN49 = AData<1>;
TRIOUT S:PIN42 = AData<2>;
TRIOUT S:PIN41 = AData<3>;
TRIOUT S:PIN40 = AData<4>;
TRIOUT S:PIN39 = AData<5>;
TRIOUT S:PIN37 = AData<6>;
TRIOUT S:PIN36 = AData<7>;
OUTPUT S:PIN60 = FData<1>;
OUTPUT S:PIN74 = ROMA14;
OUTPUT S:PIN59 = FData<2>;
OUTPUT S:PIN52 = AInt;
TRIOUT S:PIN77 = NMI;
TRIOUT S:PIN82 = CART;
OUTPUT S:PIN34 = RAMA<15>;
OUTPUT S:PIN19 = RAMA<16>;
OUTPUT S:PIN24 = RAMA<17>;
OUTPUT S:PIN43 = RAMA<18>;
TRIOUT S:PIN90 = DSD;
OUTPUT S:PIN61 = FData<0>;
OUTPUT S:PIN3 = nRAMCS;
OUTPUT S:PIN9 = nRD;
OUTPUT S:PIN25 = nROMCS;
OUTPUT S:PIN20 = nWR;
TRIOUT S:PIN76 = HALT;
OUTPUT S:PIN53 = FData<7>;
OUTPUT S:PIN54 = FData<6>;
OUTPUT S:PIN55 = FData<5>;
OUTPUT S:PIN56 = FData<4>;
OUTPUT S:PIN58 = FData<3>;

/* timing arc definitions */
AAddr<0>_AData<0>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<0>;
nARD_AData<0>_delay: DELAY (ENABLE_HIGH) nARD AData<0>;
AAddr<0>_AData<1>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<1>;
nARD_AData<1>_delay: DELAY (ENABLE_HIGH) nARD AData<1>;
AAddr<0>_AData<2>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<2>;
nARD_AData<2>_delay: DELAY (ENABLE_HIGH) nARD AData<2>;
nARD_AData<3>_delay: DELAY (ENABLE_HIGH) nARD AData<3>;
AAddr<0>_AData<3>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<3>;
AAddr<0>_AData<4>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<4>;
nARD_AData<4>_delay: DELAY (ENABLE_HIGH) nARD AData<4>;
AAddr<0>_AData<5>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<5>;
nARD_AData<5>_delay: DELAY (ENABLE_HIGH) nARD AData<5>;
nARD_AData<6>_delay: DELAY (ENABLE_HIGH) nARD AData<6>;
AAddr<0>_AData<6>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<6>;
AAddr<0>_AData<7>_delay: DELAY (ENABLE_HIGH) AAddr<0> AData<7>;
nARD_AData<7>_delay: DELAY (ENABLE_HIGH) nARD AData<7>;
Addr<15>_AInt_delay: DELAY Addr<15> AInt;
Addr<8>_AInt_delay: DELAY Addr<8> AInt;
Addr<14>_AInt_delay: DELAY Addr<14> AInt;
Addr<13>_AInt_delay: DELAY Addr<13> AInt;
Addr<12>_AInt_delay: DELAY Addr<12> AInt;
Addr<11>_AInt_delay: DELAY Addr<11> AInt;
Addr<10>_AInt_delay: DELAY Addr<10> AInt;
Addr<6>_AInt_delay: DELAY Addr<6> AInt;
Addr<4>_AInt_delay: DELAY Addr<4> AInt;
Addr<2>_AInt_delay: DELAY Addr<2> AInt;
Addr<7>_AInt_delay: DELAY Addr<7> AInt;
Addr<5>_AInt_delay: DELAY Addr<5> AInt;
Addr<3>_AInt_delay: DELAY Addr<3> AInt;
Reset_AInt_delay: DELAY Reset AInt;
Addr<9>_AInt_delay: DELAY Addr<9> AInt;
E_AInt_delay: DELAY E AInt;
Q_CART_delay: DELAY (ENABLE_HIGH) Q CART;
Addr<14>_DSD_delay: DELAY (ENABLE_HIGH) Addr<14> DSD;
Addr<1>_DSD_delay: DELAY (ENABLE_HIGH) Addr<1> DSD;
Addr<9>_DSD_delay: DELAY (ENABLE_HIGH) Addr<9> DSD;
Addr<8>_DSD_delay: DELAY (ENABLE_HIGH) Addr<8> DSD;
Addr<15>_DSD_delay: DELAY (ENABLE_HIGH) Addr<15> DSD;
Addr<12>_DSD_delay: DELAY (ENABLE_HIGH) Addr<12> DSD;
E_DSD_delay: DELAY (ENABLE_HIGH) E DSD;
Reset_DSD_delay: DELAY (ENABLE_HIGH) Reset DSD;
Addr<3>_DSD_delay: DELAY (ENABLE_HIGH) Addr<3> DSD;
Addr<13>_DSD_delay: DELAY (ENABLE_HIGH) Addr<13> DSD;
Addr<0>_DSD_delay: DELAY (ENABLE_HIGH) Addr<0> DSD;
Addr<5>_DSD_delay: DELAY (ENABLE_HIGH) Addr<5> DSD;
Addr<7>_DSD_delay: DELAY (ENABLE_HIGH) Addr<7> DSD;
Addr<2>_DSD_delay: DELAY (ENABLE_HIGH) Addr<2> DSD;
Addr<4>_DSD_delay: DELAY (ENABLE_HIGH) Addr<4> DSD;
Addr<6>_DSD_delay: DELAY (ENABLE_HIGH) Addr<6> DSD;
Addr<10>_DSD_delay: DELAY (ENABLE_HIGH) Addr<10> DSD;
Addr<11>_DSD_delay: DELAY (ENABLE_HIGH) Addr<11> DSD;
RW_DSD_delay: DELAY (ENABLE_HIGH) RW DSD;
Addr<0>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<0>;
Addr<3>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<0>;
Addr<1>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<0>;
Reset_Data<0>_delay: DELAY (ENABLE_HIGH) Reset Data<0>;
RW_Data<0>_delay: DELAY (ENABLE_HIGH) RW Data<0>;
AVRBusy_Data<0>_delay: DELAY (ENABLE_HIGH) AVRBusy Data<0>;
Addr<5>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<0>;
Addr<7>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<0>;
Addr<2>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<0>;
Addr<4>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<0>;
Addr<6>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<0>;
Addr<10>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<0>;
Addr<11>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<0>;
Addr<12>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<0>;
Addr<13>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<0>;
Addr<14>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<0>;
Addr<15>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<0>;
E_Data<0>_delay: DELAY (ENABLE_HIGH) E Data<0>;
Addr<8>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<0>;
Addr<9>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<0>;
Addr<1>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<1>;
Addr<3>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<1>;
Reset_Data<1>_delay: DELAY (ENABLE_HIGH) Reset Data<1>;
E_Data<1>_delay: DELAY (ENABLE_HIGH) E Data<1>;
RW_Data<1>_delay: DELAY (ENABLE_HIGH) RW Data<1>;
Addr<0>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<1>;
Addr<5>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<1>;
Addr<7>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<1>;
Addr<2>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<1>;
Addr<4>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<1>;
Addr<6>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<1>;
Addr<10>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<1>;
Addr<12>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<1>;
Addr<13>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<1>;
Addr<14>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<1>;
Addr<15>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<1>;
Addr<8>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<1>;
Addr<9>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<1>;
Addr<11>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<1>;
Addr<0>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<2>;
RW_Data<2>_delay: DELAY (ENABLE_HIGH) RW Data<2>;
Addr<5>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<2>;
Addr<7>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<2>;
Addr<2>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<2>;
Addr<4>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<2>;
Addr<6>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<2>;
Addr<10>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<2>;
Addr<11>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<2>;
Addr<12>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<2>;
Addr<13>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<2>;
Addr<14>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<2>;
Addr<15>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<2>;
Addr<8>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<2>;
Addr<9>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<2>;
Addr<1>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<2>;
Addr<3>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<2>;
Reset_Data<2>_delay: DELAY (ENABLE_HIGH) Reset Data<2>;
E_Data<2>_delay: DELAY (ENABLE_HIGH) E Data<2>;
Addr<0>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<3>;
Addr<5>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<3>;
RW_Data<3>_delay: DELAY (ENABLE_HIGH) RW Data<3>;
Addr<7>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<3>;
Addr<2>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<3>;
Addr<4>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<3>;
Addr<6>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<3>;
Addr<10>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<3>;
Addr<11>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<3>;
Addr<12>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<3>;
Addr<13>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<3>;
Addr<14>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<3>;
Addr<15>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<3>;
Addr<8>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<3>;
Addr<9>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<3>;
Reset_Data<3>_delay: DELAY (ENABLE_HIGH) Reset Data<3>;
E_Data<3>_delay: DELAY (ENABLE_HIGH) E Data<3>;
Addr<1>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<3>;
Addr<3>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<3>;
Addr<9>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<4>;
Addr<2>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<4>;
Addr<6>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<4>;
Addr<4>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<4>;
E_Data<4>_delay: DELAY (ENABLE_HIGH) E Data<4>;
Addr<8>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<4>;
Addr<15>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<4>;
Addr<14>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<4>;
Addr<13>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<4>;
Addr<12>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<4>;
Addr<11>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<4>;
Addr<10>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<4>;
RW_Data<4>_delay: DELAY (ENABLE_HIGH) RW Data<4>;
Addr<0>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<4>;
Addr<1>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<4>;
Addr<7>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<4>;
Addr<5>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<4>;
Addr<3>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<4>;
Reset_Data<4>_delay: DELAY (ENABLE_HIGH) Reset Data<4>;
E_Data<5>_delay: DELAY (ENABLE_HIGH) E Data<5>;
Reset_Data<5>_delay: DELAY (ENABLE_HIGH) Reset Data<5>;
Addr<1>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<5>;
Addr<3>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<5>;
RW_Data<5>_delay: DELAY (ENABLE_HIGH) RW Data<5>;
Addr<5>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<5>;
Addr<7>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<5>;
Addr<2>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<5>;
Addr<4>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<5>;
Addr<6>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<5>;
Addr<10>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<5>;
Addr<11>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<5>;
Addr<12>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<5>;
Addr<13>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<5>;
Addr<14>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<5>;
Addr<15>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<5>;
Addr<8>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<5>;
Addr<9>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<5>;
Addr<0>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<5>;
E_Data<6>_delay: DELAY (ENABLE_HIGH) E Data<6>;
Reset_Data<6>_delay: DELAY (ENABLE_HIGH) Reset Data<6>;
Addr<1>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<6>;
Addr<0>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<6>;
Addr<5>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<6>;
Addr<7>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<6>;
Addr<2>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<6>;
Addr<4>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<6>;
Addr<6>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<6>;
Addr<10>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<6>;
Addr<11>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<6>;
Addr<12>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<6>;
Addr<13>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<6>;
Addr<14>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<6>;
Addr<15>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<6>;
Addr<8>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<6>;
Addr<9>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<6>;
RW_Data<6>_delay: DELAY (ENABLE_HIGH) RW Data<6>;
Addr<3>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<6>;
Addr<9>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<7>;
Addr<8>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<7>;
Addr<15>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<7>;
Addr<14>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<7>;
Addr<13>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<7>;
Addr<12>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<7>;
Addr<11>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<7>;
Addr<10>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<7>;
Addr<6>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<7>;
Addr<4>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<7>;
Addr<2>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<7>;
Addr<7>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<7>;
Addr<5>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<7>;
Addr<0>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<7>;
Addr<1>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<7>;
Addr<3>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<7>;
Reset_Data<7>_delay: DELAY (ENABLE_HIGH) Reset Data<7>;
E_Data<7>_delay: DELAY (ENABLE_HIGH) E Data<7>;
RW_Data<7>_delay: DELAY (ENABLE_HIGH) RW Data<7>;
AVRBusy_FData<0>_delay: DELAY AVRBusy FData<0>;
ANMI_NMI_delay: DELAY (ENABLE_HIGH) ANMI NMI;
RW_RAMA<15>_delay: DELAY RW RAMA<15>;
Addr<5>_RAMA<15>_delay: DELAY Addr<5> RAMA<15>;
Addr<7>_RAMA<15>_delay: DELAY Addr<7> RAMA<15>;
Addr<4>_RAMA<15>_delay: DELAY Addr<4> RAMA<15>;
Addr<9>_RAMA<15>_delay: DELAY Addr<9> RAMA<15>;
Addr<8>_RAMA<15>_delay: DELAY Addr<8> RAMA<15>;
Addr<15>_RAMA<15>_delay: DELAY Addr<15> RAMA<15>;
Addr<14>_RAMA<15>_delay: DELAY Addr<14> RAMA<15>;
Addr<13>_RAMA<15>_delay: DELAY Addr<13> RAMA<15>;
Addr<11>_RAMA<15>_delay: DELAY Addr<11> RAMA<15>;
E_RAMA<15>_delay: DELAY E RAMA<15>;
Reset_RAMA<15>_delay: DELAY Reset RAMA<15>;
Addr<12>_RAMA<15>_delay: DELAY Addr<12> RAMA<15>;
Addr<6>_RAMA<15>_delay: DELAY Addr<6> RAMA<15>;
Addr<10>_RAMA<15>_delay: DELAY Addr<10> RAMA<15>;
Addr<11>_RAMA<16>_delay: DELAY Addr<11> RAMA<16>;
Addr<10>_RAMA<16>_delay: DELAY Addr<10> RAMA<16>;
RW_RAMA<16>_delay: DELAY RW RAMA<16>;
Addr<6>_RAMA<16>_delay: DELAY Addr<6> RAMA<16>;
Addr<13>_RAMA<16>_delay: DELAY Addr<13> RAMA<16>;
E_RAMA<16>_delay: DELAY E RAMA<16>;
Reset_RAMA<16>_delay: DELAY Reset RAMA<16>;
Addr<5>_RAMA<16>_delay: DELAY Addr<5> RAMA<16>;
Addr<7>_RAMA<16>_delay: DELAY Addr<7> RAMA<16>;
Addr<4>_RAMA<16>_delay: DELAY Addr<4> RAMA<16>;
Addr<12>_RAMA<16>_delay: DELAY Addr<12> RAMA<16>;
Addr<14>_RAMA<16>_delay: DELAY Addr<14> RAMA<16>;
Addr<8>_RAMA<16>_delay: DELAY Addr<8> RAMA<16>;
Addr<15>_RAMA<16>_delay: DELAY Addr<15> RAMA<16>;
Addr<9>_RAMA<16>_delay: DELAY Addr<9> RAMA<16>;
Addr<11>_RAMA<17>_delay: DELAY Addr<11> RAMA<17>;
Addr<6>_RAMA<17>_delay: DELAY Addr<6> RAMA<17>;
Addr<10>_RAMA<17>_delay: DELAY Addr<10> RAMA<17>;
Addr<12>_RAMA<17>_delay: DELAY Addr<12> RAMA<17>;
Addr<7>_RAMA<17>_delay: DELAY Addr<7> RAMA<17>;
Addr<13>_RAMA<17>_delay: DELAY Addr<13> RAMA<17>;
Addr<14>_RAMA<17>_delay: DELAY Addr<14> RAMA<17>;
Addr<15>_RAMA<17>_delay: DELAY Addr<15> RAMA<17>;
Addr<8>_RAMA<17>_delay: DELAY Addr<8> RAMA<17>;
Addr<9>_RAMA<17>_delay: DELAY Addr<9> RAMA<17>;
Addr<5>_RAMA<17>_delay: DELAY Addr<5> RAMA<17>;
E_RAMA<17>_delay: DELAY E RAMA<17>;
RW_RAMA<17>_delay: DELAY RW RAMA<17>;
Reset_RAMA<17>_delay: DELAY Reset RAMA<17>;
Addr<4>_RAMA<17>_delay: DELAY Addr<4> RAMA<17>;
RW_RAMA<18>_delay: DELAY RW RAMA<18>;
E_RAMA<18>_delay: DELAY E RAMA<18>;
Reset_RAMA<18>_delay: DELAY Reset RAMA<18>;
Addr<5>_RAMA<18>_delay: DELAY Addr<5> RAMA<18>;
Addr<4>_RAMA<18>_delay: DELAY Addr<4> RAMA<18>;
Addr<6>_RAMA<18>_delay: DELAY Addr<6> RAMA<18>;
Addr<10>_RAMA<18>_delay: DELAY Addr<10> RAMA<18>;
Addr<11>_RAMA<18>_delay: DELAY Addr<11> RAMA<18>;
Addr<12>_RAMA<18>_delay: DELAY Addr<12> RAMA<18>;
Addr<14>_RAMA<18>_delay: DELAY Addr<14> RAMA<18>;
Addr<15>_RAMA<18>_delay: DELAY Addr<15> RAMA<18>;
Addr<8>_RAMA<18>_delay: DELAY Addr<8> RAMA<18>;
Addr<9>_RAMA<18>_delay: DELAY Addr<9> RAMA<18>;
Addr<13>_RAMA<18>_delay: DELAY Addr<13> RAMA<18>;
Addr<7>_RAMA<18>_delay: DELAY Addr<7> RAMA<18>;
Addr<9>_nRAMCS_delay: DELAY Addr<9> nRAMCS;
Addr<8>_nRAMCS_delay: DELAY Addr<8> nRAMCS;
Addr<15>_nRAMCS_delay: DELAY Addr<15> nRAMCS;
Addr<14>_nRAMCS_delay: DELAY Addr<14> nRAMCS;
Addr<13>_nRAMCS_delay: DELAY Addr<13> nRAMCS;
Addr<12>_nRAMCS_delay: DELAY Addr<12> nRAMCS;
Addr<11>_nRAMCS_delay: DELAY Addr<11> nRAMCS;
Addr<10>_nRAMCS_delay: DELAY Addr<10> nRAMCS;
Addr<6>_nRAMCS_delay: DELAY Addr<6> nRAMCS;
Addr<4>_nRAMCS_delay: DELAY Addr<4> nRAMCS;
Addr<7>_nRAMCS_delay: DELAY Addr<7> nRAMCS;
Addr<5>_nRAMCS_delay: DELAY Addr<5> nRAMCS;
Reset_nRAMCS_delay: DELAY Reset nRAMCS;
E_nRAMCS_delay: DELAY E nRAMCS;
RW_nRAMCS_delay: DELAY RW nRAMCS;
Reset_nRD_delay: DELAY Reset nRD;
E_nRD_delay: DELAY E nRD;
RW_nRD_delay: DELAY RW nRD;
Addr<9>_nROMCS_delay: DELAY Addr<9> nROMCS;
Addr<8>_nROMCS_delay: DELAY Addr<8> nROMCS;
Addr<15>_nROMCS_delay: DELAY Addr<15> nROMCS;
Addr<14>_nROMCS_delay: DELAY Addr<14> nROMCS;
Addr<13>_nROMCS_delay: DELAY Addr<13> nROMCS;
Addr<12>_nROMCS_delay: DELAY Addr<12> nROMCS;
Addr<11>_nROMCS_delay: DELAY Addr<11> nROMCS;
Addr<10>_nROMCS_delay: DELAY Addr<10> nROMCS;
Reset_nROMCS_delay: DELAY Reset nROMCS;
E_nROMCS_delay: DELAY E nROMCS;
RW_nROMCS_delay: DELAY RW nROMCS;
Reset_nWR_delay: DELAY Reset nWR;
E_nWR_delay: DELAY E nWR;
RW_nWR_delay: DELAY RW nWR;
nAWR_Data<4>_delay: DELAY (ENABLE_HIGH) nAWR Data<4>;
nAWR_Data<3>_delay: DELAY (ENABLE_HIGH) nAWR Data<3>;
nAWR_Data<0>_delay: DELAY (ENABLE_HIGH) nAWR Data<0>;
nAWR_Data<1>_delay: DELAY (ENABLE_HIGH) nAWR Data<1>;
nAWR_Data<7>_delay: DELAY (ENABLE_HIGH) nAWR Data<7>;
nAWR_Data<5>_delay: DELAY (ENABLE_HIGH) nAWR Data<5>;
nAWR_Data<2>_delay: DELAY (ENABLE_HIGH) nAWR Data<2>;
nAWR_Data<6>_delay: DELAY (ENABLE_HIGH) nAWR Data<6>;
nAWR_FData<2>_delay: DELAY nAWR FData<2>;
Addr<3>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<4>;
Addr<3>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<3>;
Addr<3>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<0>;
Addr<3>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<1>;
Addr<3>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<7>;
Addr<3>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<5>;
Addr<3>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<2>;
Addr<3>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<3> Data<6>;
Addr<3>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<0>;
Addr<3>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<1>;
Addr<3>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<2>;
Addr<3>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<3>;
Addr<3>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<4>;
Addr<3>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<5>;
Addr<3>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<6>;
Addr<3>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<3> AData<7>;
Addr<3>_ROMA14_delay: DELAY Addr<3> ROMA14;
Addr<3>_NMI_delay: DELAY (ENABLE_HIGH) Addr<3> NMI;
Addr<3>_CART_delay: DELAY (ENABLE_HIGH) Addr<3> CART;
Addr<3>_RAMA<15>_delay: DELAY Addr<3> RAMA<15>;
Addr<3>_RAMA<16>_delay: DELAY Addr<3> RAMA<16>;
Addr<3>_RAMA<17>_delay: DELAY Addr<3> RAMA<17>;
Addr<3>_RAMA<18>_delay: DELAY Addr<3> RAMA<18>;
Addr<3>_DSD_delay: DELAY (ENABLE_HIGH) Addr<3> DSD;
Addr<3>_nRAMCS_delay: DELAY Addr<3> nRAMCS;
Addr<3>_nROMCS_delay: DELAY Addr<3> nROMCS;
Addr<1>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<4>;
Addr<1>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<3>;
Addr<1>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<0>;
Addr<1>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<1>;
Addr<1>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<7>;
Addr<1>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<5>;
Addr<1>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<2>;
Addr<1>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<1> Data<6>;
Addr<1>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<1> AData<7>;
Addr<1>_ROMA14_delay: DELAY Addr<1> ROMA14;
Addr<1>_NMI_delay: DELAY (ENABLE_HIGH) Addr<1> NMI;
Addr<1>_CART_delay: DELAY (ENABLE_HIGH) Addr<1> CART;
Addr<1>_RAMA<15>_delay: DELAY Addr<1> RAMA<15>;
Addr<1>_RAMA<16>_delay: DELAY Addr<1> RAMA<16>;
Addr<1>_RAMA<17>_delay: DELAY Addr<1> RAMA<17>;
Addr<1>_RAMA<18>_delay: DELAY Addr<1> RAMA<18>;
Addr<1>_DSD_delay: DELAY (ENABLE_HIGH) Addr<1> DSD;
Addr<1>_nRAMCS_delay: DELAY Addr<1> nRAMCS;
Addr<1>_nROMCS_delay: DELAY Addr<1> nROMCS;
Addr<0>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<4>;
Addr<0>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<3>;
Addr<0>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<0>;
Addr<0>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<1>;
Addr<0>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<7>;
Addr<0>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<5>;
Addr<0>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<2>;
Addr<0>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<0> Data<6>;
Addr<0>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<0> AData<7>;
Addr<0>_ROMA14_delay: DELAY Addr<0> ROMA14;
Addr<0>_NMI_delay: DELAY (ENABLE_HIGH) Addr<0> NMI;
Addr<0>_CART_delay: DELAY (ENABLE_HIGH) Addr<0> CART;
Addr<0>_RAMA<15>_delay: DELAY Addr<0> RAMA<15>;
Addr<0>_RAMA<16>_delay: DELAY Addr<0> RAMA<16>;
Addr<0>_RAMA<17>_delay: DELAY Addr<0> RAMA<17>;
Addr<0>_RAMA<18>_delay: DELAY Addr<0> RAMA<18>;
Addr<0>_DSD_delay: DELAY (ENABLE_HIGH) Addr<0> DSD;
Addr<0>_nRAMCS_delay: DELAY Addr<0> nRAMCS;
Addr<0>_nROMCS_delay: DELAY Addr<0> nROMCS;
Addr<2>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<4>;
Addr<2>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<3>;
Addr<2>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<0>;
Addr<2>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<1>;
Addr<2>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<7>;
Addr<2>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<5>;
Addr<2>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<2>;
Addr<2>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<2> Data<6>;
Addr<2>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<0>;
Addr<2>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<1>;
Addr<2>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<2>;
Addr<2>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<3>;
Addr<2>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<4>;
Addr<2>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<5>;
Addr<2>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<6>;
Addr<2>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<2> AData<7>;
Addr<2>_ROMA14_delay: DELAY Addr<2> ROMA14;
Addr<2>_NMI_delay: DELAY (ENABLE_HIGH) Addr<2> NMI;
Addr<2>_CART_delay: DELAY (ENABLE_HIGH) Addr<2> CART;
Addr<2>_RAMA<15>_delay: DELAY Addr<2> RAMA<15>;
Addr<2>_RAMA<16>_delay: DELAY Addr<2> RAMA<16>;
Addr<2>_RAMA<17>_delay: DELAY Addr<2> RAMA<17>;
Addr<2>_RAMA<18>_delay: DELAY Addr<2> RAMA<18>;
Addr<2>_DSD_delay: DELAY (ENABLE_HIGH) Addr<2> DSD;
Addr<2>_nRAMCS_delay: DELAY Addr<2> nRAMCS;
Addr<2>_nROMCS_delay: DELAY Addr<2> nROMCS;
Addr<4>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<4>;
Addr<4>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<3>;
Addr<4>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<0>;
Addr<4>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<1>;
Addr<4>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<7>;
Addr<4>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<5>;
Addr<4>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<2>;
Addr<4>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<4> Data<6>;
Addr<4>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<0>;
Addr<4>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<1>;
Addr<4>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<2>;
Addr<4>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<3>;
Addr<4>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<4>;
Addr<4>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<5>;
Addr<4>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<6>;
Addr<4>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<4> AData<7>;
Addr<4>_ROMA14_delay: DELAY Addr<4> ROMA14;
Addr<4>_NMI_delay: DELAY (ENABLE_HIGH) Addr<4> NMI;
Addr<4>_CART_delay: DELAY (ENABLE_HIGH) Addr<4> CART;
Addr<4>_RAMA<15>_delay: DELAY Addr<4> RAMA<15>;
Addr<4>_RAMA<16>_delay: DELAY Addr<4> RAMA<16>;
Addr<4>_RAMA<17>_delay: DELAY Addr<4> RAMA<17>;
Addr<4>_RAMA<18>_delay: DELAY Addr<4> RAMA<18>;
Addr<4>_DSD_delay: DELAY (ENABLE_HIGH) Addr<4> DSD;
Addr<4>_nRAMCS_delay: DELAY Addr<4> nRAMCS;
Addr<4>_nROMCS_delay: DELAY Addr<4> nROMCS;
nARD_Data<1>_delay: DELAY (ENABLE_HIGH) nARD Data<1>;
nARD_FData<1>_delay: DELAY nARD FData<1>;
Addr<10>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<4>;
Addr<10>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<3>;
Addr<10>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<0>;
Addr<10>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<1>;
Addr<10>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<7>;
Addr<10>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<5>;
Addr<10>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<2>;
Addr<10>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<10> Data<6>;
Addr<10>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<0>;
Addr<10>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<1>;
Addr<10>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<2>;
Addr<10>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<3>;
Addr<10>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<4>;
Addr<10>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<5>;
Addr<10>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<6>;
Addr<10>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<10> AData<7>;
Addr<10>_ROMA14_delay: DELAY Addr<10> ROMA14;
Addr<10>_NMI_delay: DELAY (ENABLE_HIGH) Addr<10> NMI;
Addr<10>_CART_delay: DELAY (ENABLE_HIGH) Addr<10> CART;
Addr<10>_RAMA<15>_delay: DELAY Addr<10> RAMA<15>;
Addr<10>_RAMA<16>_delay: DELAY Addr<10> RAMA<16>;
Addr<10>_RAMA<17>_delay: DELAY Addr<10> RAMA<17>;
Addr<10>_RAMA<18>_delay: DELAY Addr<10> RAMA<18>;
Addr<10>_DSD_delay: DELAY (ENABLE_HIGH) Addr<10> DSD;
Addr<10>_nRAMCS_delay: DELAY Addr<10> nRAMCS;
Addr<10>_nROMCS_delay: DELAY Addr<10> nROMCS;
Addr<11>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<4>;
Addr<11>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<3>;
Addr<11>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<0>;
Addr<11>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<1>;
Addr<11>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<7>;
Addr<11>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<5>;
Addr<11>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<2>;
Addr<11>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<11> Data<6>;
Addr<11>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<0>;
Addr<11>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<1>;
Addr<11>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<2>;
Addr<11>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<3>;
Addr<11>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<4>;
Addr<11>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<5>;
Addr<11>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<6>;
Addr<11>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<11> AData<7>;
Addr<11>_ROMA14_delay: DELAY Addr<11> ROMA14;
Addr<11>_NMI_delay: DELAY (ENABLE_HIGH) Addr<11> NMI;
Addr<11>_CART_delay: DELAY (ENABLE_HIGH) Addr<11> CART;
Addr<11>_RAMA<15>_delay: DELAY Addr<11> RAMA<15>;
Addr<11>_RAMA<16>_delay: DELAY Addr<11> RAMA<16>;
Addr<11>_RAMA<17>_delay: DELAY Addr<11> RAMA<17>;
Addr<11>_RAMA<18>_delay: DELAY Addr<11> RAMA<18>;
Addr<11>_DSD_delay: DELAY (ENABLE_HIGH) Addr<11> DSD;
Addr<11>_nRAMCS_delay: DELAY Addr<11> nRAMCS;
Addr<11>_nROMCS_delay: DELAY Addr<11> nROMCS;
Addr<12>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<4>;
Addr<12>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<3>;
Addr<12>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<0>;
Addr<12>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<1>;
Addr<12>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<7>;
Addr<12>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<5>;
Addr<12>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<2>;
Addr<12>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<12> Data<6>;
Addr<12>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<0>;
Addr<12>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<1>;
Addr<12>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<2>;
Addr<12>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<3>;
Addr<12>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<4>;
Addr<12>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<5>;
Addr<12>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<6>;
Addr<12>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<12> AData<7>;
Addr<12>_ROMA14_delay: DELAY Addr<12> ROMA14;
Addr<12>_NMI_delay: DELAY (ENABLE_HIGH) Addr<12> NMI;
Addr<12>_CART_delay: DELAY (ENABLE_HIGH) Addr<12> CART;
Addr<12>_RAMA<15>_delay: DELAY Addr<12> RAMA<15>;
Addr<12>_RAMA<16>_delay: DELAY Addr<12> RAMA<16>;
Addr<12>_RAMA<17>_delay: DELAY Addr<12> RAMA<17>;
Addr<12>_RAMA<18>_delay: DELAY Addr<12> RAMA<18>;
Addr<12>_DSD_delay: DELAY (ENABLE_HIGH) Addr<12> DSD;
Addr<12>_nRAMCS_delay: DELAY Addr<12> nRAMCS;
Addr<12>_nROMCS_delay: DELAY Addr<12> nROMCS;
Addr<13>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<4>;
Addr<13>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<3>;
Addr<13>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<0>;
Addr<13>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<1>;
Addr<13>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<7>;
Addr<13>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<5>;
Addr<13>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<2>;
Addr<13>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<13> Data<6>;
Addr<13>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<0>;
Addr<13>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<1>;
Addr<13>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<2>;
Addr<13>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<3>;
Addr<13>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<4>;
Addr<13>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<5>;
Addr<13>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<6>;
Addr<13>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<13> AData<7>;
Addr<13>_ROMA14_delay: DELAY Addr<13> ROMA14;
Addr<13>_NMI_delay: DELAY (ENABLE_HIGH) Addr<13> NMI;
Addr<13>_CART_delay: DELAY (ENABLE_HIGH) Addr<13> CART;
Addr<13>_RAMA<15>_delay: DELAY Addr<13> RAMA<15>;
Addr<13>_RAMA<16>_delay: DELAY Addr<13> RAMA<16>;
Addr<13>_RAMA<17>_delay: DELAY Addr<13> RAMA<17>;
Addr<13>_RAMA<18>_delay: DELAY Addr<13> RAMA<18>;
Addr<13>_DSD_delay: DELAY (ENABLE_HIGH) Addr<13> DSD;
Addr<13>_nRAMCS_delay: DELAY Addr<13> nRAMCS;
Addr<13>_nROMCS_delay: DELAY Addr<13> nROMCS;
Addr<14>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<4>;
Addr<14>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<3>;
Addr<14>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<0>;
Addr<14>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<1>;
Addr<14>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<7>;
Addr<14>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<5>;
Addr<14>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<2>;
Addr<14>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<14> Data<6>;
Addr<14>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<0>;
Addr<14>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<1>;
Addr<14>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<2>;
Addr<14>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<3>;
Addr<14>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<4>;
Addr<14>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<5>;
Addr<14>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<6>;
Addr<14>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<14> AData<7>;
Addr<14>_ROMA14_delay: DELAY Addr<14> ROMA14;
Addr<14>_NMI_delay: DELAY (ENABLE_HIGH) Addr<14> NMI;
Addr<14>_CART_delay: DELAY (ENABLE_HIGH) Addr<14> CART;
Addr<14>_RAMA<15>_delay: DELAY Addr<14> RAMA<15>;
Addr<14>_RAMA<16>_delay: DELAY Addr<14> RAMA<16>;
Addr<14>_RAMA<17>_delay: DELAY Addr<14> RAMA<17>;
Addr<14>_RAMA<18>_delay: DELAY Addr<14> RAMA<18>;
Addr<14>_DSD_delay: DELAY (ENABLE_HIGH) Addr<14> DSD;
Addr<14>_nRAMCS_delay: DELAY Addr<14> nRAMCS;
Addr<14>_nROMCS_delay: DELAY Addr<14> nROMCS;
Addr<15>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<4>;
Addr<15>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<3>;
Addr<15>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<0>;
Addr<15>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<1>;
Addr<15>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<7>;
Addr<15>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<5>;
Addr<15>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<2>;
Addr<15>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<15> Data<6>;
Addr<15>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<0>;
Addr<15>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<1>;
Addr<15>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<2>;
Addr<15>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<3>;
Addr<15>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<4>;
Addr<15>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<5>;
Addr<15>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<6>;
Addr<15>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<15> AData<7>;
Addr<15>_ROMA14_delay: DELAY Addr<15> ROMA14;
Addr<15>_NMI_delay: DELAY (ENABLE_HIGH) Addr<15> NMI;
Addr<15>_CART_delay: DELAY (ENABLE_HIGH) Addr<15> CART;
Addr<15>_RAMA<15>_delay: DELAY Addr<15> RAMA<15>;
Addr<15>_RAMA<16>_delay: DELAY Addr<15> RAMA<16>;
Addr<15>_RAMA<17>_delay: DELAY Addr<15> RAMA<17>;
Addr<15>_RAMA<18>_delay: DELAY Addr<15> RAMA<18>;
Addr<15>_DSD_delay: DELAY (ENABLE_HIGH) Addr<15> DSD;
Addr<15>_nRAMCS_delay: DELAY Addr<15> nRAMCS;
Addr<15>_nROMCS_delay: DELAY Addr<15> nROMCS;
Addr<8>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<4>;
Addr<8>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<3>;
Addr<8>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<0>;
Addr<8>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<1>;
Addr<8>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<7>;
Addr<8>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<5>;
Addr<8>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<2>;
Addr<8>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<8> Data<6>;
Addr<8>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<0>;
Addr<8>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<1>;
Addr<8>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<2>;
Addr<8>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<3>;
Addr<8>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<4>;
Addr<8>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<5>;
Addr<8>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<6>;
Addr<8>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<8> AData<7>;
Addr<8>_ROMA14_delay: DELAY Addr<8> ROMA14;
Addr<8>_NMI_delay: DELAY (ENABLE_HIGH) Addr<8> NMI;
Addr<8>_CART_delay: DELAY (ENABLE_HIGH) Addr<8> CART;
Addr<8>_RAMA<15>_delay: DELAY Addr<8> RAMA<15>;
Addr<8>_RAMA<16>_delay: DELAY Addr<8> RAMA<16>;
Addr<8>_RAMA<17>_delay: DELAY Addr<8> RAMA<17>;
Addr<8>_RAMA<18>_delay: DELAY Addr<8> RAMA<18>;
Addr<8>_DSD_delay: DELAY (ENABLE_HIGH) Addr<8> DSD;
Addr<8>_nRAMCS_delay: DELAY Addr<8> nRAMCS;
Addr<8>_nROMCS_delay: DELAY Addr<8> nROMCS;
Addr<9>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<4>;
Addr<9>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<3>;
Addr<9>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<0>;
Addr<9>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<1>;
Addr<9>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<7>;
Addr<9>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<5>;
Addr<9>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<2>;
Addr<9>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<9> Data<6>;
Addr<9>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<0>;
Addr<9>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<1>;
Addr<9>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<2>;
Addr<9>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<3>;
Addr<9>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<4>;
Addr<9>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<5>;
Addr<9>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<6>;
Addr<9>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<9> AData<7>;
Addr<9>_ROMA14_delay: DELAY Addr<9> ROMA14;
Addr<9>_NMI_delay: DELAY (ENABLE_HIGH) Addr<9> NMI;
Addr<9>_CART_delay: DELAY (ENABLE_HIGH) Addr<9> CART;
Addr<9>_RAMA<15>_delay: DELAY Addr<9> RAMA<15>;
Addr<9>_RAMA<16>_delay: DELAY Addr<9> RAMA<16>;
Addr<9>_RAMA<17>_delay: DELAY Addr<9> RAMA<17>;
Addr<9>_RAMA<18>_delay: DELAY Addr<9> RAMA<18>;
Addr<9>_DSD_delay: DELAY (ENABLE_HIGH) Addr<9> DSD;
Addr<9>_nRAMCS_delay: DELAY Addr<9> nRAMCS;
Addr<9>_nROMCS_delay: DELAY Addr<9> nROMCS;
RW_Data<4>_delay: DELAY (ENABLE_HIGH) RW Data<4>;
RW_Data<3>_delay: DELAY (ENABLE_HIGH) RW Data<3>;
RW_Data<0>_delay: DELAY (ENABLE_HIGH) RW Data<0>;
RW_Data<1>_delay: DELAY (ENABLE_HIGH) RW Data<1>;
RW_Data<7>_delay: DELAY (ENABLE_HIGH) RW Data<7>;
RW_Data<5>_delay: DELAY (ENABLE_HIGH) RW Data<5>;
RW_Data<2>_delay: DELAY (ENABLE_HIGH) RW Data<2>;
RW_Data<6>_delay: DELAY (ENABLE_HIGH) RW Data<6>;
RW_AData<0>_delay: DELAY (ENABLE_HIGH) RW AData<0>;
RW_AData<1>_delay: DELAY (ENABLE_HIGH) RW AData<1>;
RW_AData<2>_delay: DELAY (ENABLE_HIGH) RW AData<2>;
RW_AData<3>_delay: DELAY (ENABLE_HIGH) RW AData<3>;
RW_AData<4>_delay: DELAY (ENABLE_HIGH) RW AData<4>;
RW_AData<5>_delay: DELAY (ENABLE_HIGH) RW AData<5>;
RW_AData<6>_delay: DELAY (ENABLE_HIGH) RW AData<6>;
RW_AData<7>_delay: DELAY (ENABLE_HIGH) RW AData<7>;
RW_ROMA14_delay: DELAY RW ROMA14;
RW_NMI_delay: DELAY (ENABLE_HIGH) RW NMI;
RW_CART_delay: DELAY (ENABLE_HIGH) RW CART;
RW_RAMA<15>_delay: DELAY RW RAMA<15>;
RW_RAMA<16>_delay: DELAY RW RAMA<16>;
RW_RAMA<17>_delay: DELAY RW RAMA<17>;
RW_RAMA<18>_delay: DELAY RW RAMA<18>;
RW_DSD_delay: DELAY (ENABLE_HIGH) RW DSD;
RW_nRAMCS_delay: DELAY RW nRAMCS;
RW_nROMCS_delay: DELAY RW nROMCS;
E_Data<4>_delay: DELAY (ENABLE_HIGH) E Data<4>;
E_Data<3>_delay: DELAY (ENABLE_HIGH) E Data<3>;
E_Data<0>_delay: DELAY (ENABLE_HIGH) E Data<0>;
E_Data<1>_delay: DELAY (ENABLE_HIGH) E Data<1>;
E_Data<7>_delay: DELAY (ENABLE_HIGH) E Data<7>;
E_Data<5>_delay: DELAY (ENABLE_HIGH) E Data<5>;
E_Data<2>_delay: DELAY (ENABLE_HIGH) E Data<2>;
E_Data<6>_delay: DELAY (ENABLE_HIGH) E Data<6>;
E_AData<0>_delay: DELAY (ENABLE_HIGH) E AData<0>;
E_AData<1>_delay: DELAY (ENABLE_HIGH) E AData<1>;
E_AData<2>_delay: DELAY (ENABLE_HIGH) E AData<2>;
E_AData<3>_delay: DELAY (ENABLE_HIGH) E AData<3>;
E_AData<4>_delay: DELAY (ENABLE_HIGH) E AData<4>;
E_AData<5>_delay: DELAY (ENABLE_HIGH) E AData<5>;
E_AData<6>_delay: DELAY (ENABLE_HIGH) E AData<6>;
E_AData<7>_delay: DELAY (ENABLE_HIGH) E AData<7>;
E_ROMA14_delay: DELAY E ROMA14;
E_NMI_delay: DELAY (ENABLE_HIGH) E NMI;
E_CART_delay: DELAY (ENABLE_HIGH) E CART;
E_RAMA<15>_delay: DELAY E RAMA<15>;
E_RAMA<16>_delay: DELAY E RAMA<16>;
E_RAMA<17>_delay: DELAY E RAMA<17>;
E_RAMA<18>_delay: DELAY E RAMA<18>;
E_DSD_delay: DELAY (ENABLE_HIGH) E DSD;
E_nRAMCS_delay: DELAY E nRAMCS;
E_nROMCS_delay: DELAY E nROMCS;
Reset_Data<4>_delay: DELAY (ENABLE_HIGH) Reset Data<4>;
Reset_Data<3>_delay: DELAY (ENABLE_HIGH) Reset Data<3>;
Reset_Data<0>_delay: DELAY (ENABLE_HIGH) Reset Data<0>;
Reset_Data<1>_delay: DELAY (ENABLE_HIGH) Reset Data<1>;
Reset_Data<7>_delay: DELAY (ENABLE_HIGH) Reset Data<7>;
Reset_Data<5>_delay: DELAY (ENABLE_HIGH) Reset Data<5>;
Reset_Data<2>_delay: DELAY (ENABLE_HIGH) Reset Data<2>;
Reset_Data<6>_delay: DELAY (ENABLE_HIGH) Reset Data<6>;
Reset_AData<0>_delay: DELAY (ENABLE_HIGH) Reset AData<0>;
Reset_AData<1>_delay: DELAY (ENABLE_HIGH) Reset AData<1>;
Reset_AData<2>_delay: DELAY (ENABLE_HIGH) Reset AData<2>;
Reset_AData<3>_delay: DELAY (ENABLE_HIGH) Reset AData<3>;
Reset_AData<4>_delay: DELAY (ENABLE_HIGH) Reset AData<4>;
Reset_AData<5>_delay: DELAY (ENABLE_HIGH) Reset AData<5>;
Reset_AData<6>_delay: DELAY (ENABLE_HIGH) Reset AData<6>;
Reset_AData<7>_delay: DELAY (ENABLE_HIGH) Reset AData<7>;
Reset_ROMA14_delay: DELAY Reset ROMA14;
Reset_NMI_delay: DELAY (ENABLE_HIGH) Reset NMI;
Reset_CART_delay: DELAY (ENABLE_HIGH) Reset CART;
Reset_RAMA<15>_delay: DELAY Reset RAMA<15>;
Reset_RAMA<16>_delay: DELAY Reset RAMA<16>;
Reset_RAMA<17>_delay: DELAY Reset RAMA<17>;
Reset_RAMA<18>_delay: DELAY Reset RAMA<18>;
Reset_DSD_delay: DELAY (ENABLE_HIGH) Reset DSD;
Reset_nRAMCS_delay: DELAY Reset nRAMCS;
Reset_nROMCS_delay: DELAY Reset nROMCS;
Addr<5>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<4>;
Addr<5>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<3>;
Addr<5>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<0>;
Addr<5>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<1>;
Addr<5>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<7>;
Addr<5>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<5>;
Addr<5>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<2>;
Addr<5>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<5> Data<6>;
Addr<5>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<0>;
Addr<5>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<1>;
Addr<5>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<2>;
Addr<5>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<3>;
Addr<5>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<4>;
Addr<5>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<5>;
Addr<5>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<6>;
Addr<5>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<5> AData<7>;
Addr<5>_ROMA14_delay: DELAY Addr<5> ROMA14;
Addr<5>_NMI_delay: DELAY (ENABLE_HIGH) Addr<5> NMI;
Addr<5>_CART_delay: DELAY (ENABLE_HIGH) Addr<5> CART;
Addr<5>_RAMA<15>_delay: DELAY Addr<5> RAMA<15>;
Addr<5>_RAMA<16>_delay: DELAY Addr<5> RAMA<16>;
Addr<5>_RAMA<17>_delay: DELAY Addr<5> RAMA<17>;
Addr<5>_RAMA<18>_delay: DELAY Addr<5> RAMA<18>;
Addr<5>_DSD_delay: DELAY (ENABLE_HIGH) Addr<5> DSD;
Addr<5>_nRAMCS_delay: DELAY Addr<5> nRAMCS;
Addr<5>_nROMCS_delay: DELAY Addr<5> nROMCS;
Addr<7>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<4>;
Addr<7>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<3>;
Addr<7>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<0>;
Addr<7>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<1>;
Addr<7>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<7>;
Addr<7>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<5>;
Addr<7>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<2>;
Addr<7>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<7> Data<6>;
Addr<7>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<0>;
Addr<7>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<1>;
Addr<7>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<2>;
Addr<7>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<3>;
Addr<7>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<4>;
Addr<7>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<5>;
Addr<7>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<6>;
Addr<7>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<7> AData<7>;
Addr<7>_ROMA14_delay: DELAY Addr<7> ROMA14;
Addr<7>_NMI_delay: DELAY (ENABLE_HIGH) Addr<7> NMI;
Addr<7>_CART_delay: DELAY (ENABLE_HIGH) Addr<7> CART;
Addr<7>_RAMA<15>_delay: DELAY Addr<7> RAMA<15>;
Addr<7>_RAMA<16>_delay: DELAY Addr<7> RAMA<16>;
Addr<7>_RAMA<17>_delay: DELAY Addr<7> RAMA<17>;
Addr<7>_RAMA<18>_delay: DELAY Addr<7> RAMA<18>;
Addr<7>_DSD_delay: DELAY (ENABLE_HIGH) Addr<7> DSD;
Addr<7>_nRAMCS_delay: DELAY Addr<7> nRAMCS;
Addr<7>_nROMCS_delay: DELAY Addr<7> nROMCS;
Addr<6>_Data<4>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<4>;
Addr<6>_Data<3>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<3>;
Addr<6>_Data<0>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<0>;
Addr<6>_Data<1>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<1>;
Addr<6>_Data<7>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<7>;
Addr<6>_Data<5>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<5>;
Addr<6>_Data<2>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<2>;
Addr<6>_Data<6>_delay: DELAY (ENABLE_HIGH) Addr<6> Data<6>;
Addr<6>_AData<0>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<0>;
Addr<6>_AData<1>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<1>;
Addr<6>_AData<2>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<2>;
Addr<6>_AData<3>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<3>;
Addr<6>_AData<4>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<4>;
Addr<6>_AData<5>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<5>;
Addr<6>_AData<6>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<6>;
Addr<6>_AData<7>_delay: DELAY (ENABLE_HIGH) Addr<6> AData<7>;
Addr<6>_ROMA14_delay: DELAY Addr<6> ROMA14;
Addr<6>_NMI_delay: DELAY (ENABLE_HIGH) Addr<6> NMI;
Addr<6>_CART_delay: DELAY (ENABLE_HIGH) Addr<6> CART;
Addr<6>_RAMA<15>_delay: DELAY Addr<6> RAMA<15>;
Addr<6>_RAMA<16>_delay: DELAY Addr<6> RAMA<16>;
Addr<6>_RAMA<17>_delay: DELAY Addr<6> RAMA<17>;
Addr<6>_RAMA<18>_delay: DELAY Addr<6> RAMA<18>;
Addr<6>_DSD_delay: DELAY (ENABLE_HIGH) Addr<6> DSD;
Addr<6>_nRAMCS_delay: DELAY Addr<6> nRAMCS;
Addr<6>_nROMCS_delay: DELAY Addr<6> nROMCS;

/* timing check arc definitions */
AData<0>_nAWR_setup: SETUP(POSEDGE) AData<0> nAWR;
AData<1>_nAWR_setup: SETUP(POSEDGE) AData<1> nAWR;
AData<2>_nAWR_setup: SETUP(POSEDGE) AData<2> nAWR;
AData<3>_nAWR_setup: SETUP(POSEDGE) AData<3> nAWR;
AData<4>_nAWR_setup: SETUP(POSEDGE) AData<4> nAWR;
AData<5>_nAWR_setup: SETUP(POSEDGE) AData<5> nAWR;
AData<6>_nAWR_setup: SETUP(POSEDGE) AData<6> nAWR;
AData<7>_nAWR_setup: SETUP(POSEDGE) AData<7> nAWR;
AData<0>_nAWR_hold: HOLD(POSEDGE) AData<0> nAWR;
AData<1>_nAWR_hold: HOLD(POSEDGE) AData<1> nAWR;
AData<2>_nAWR_hold: HOLD(POSEDGE) AData<2> nAWR;
AData<3>_nAWR_hold: HOLD(POSEDGE) AData<3> nAWR;
AData<4>_nAWR_hold: HOLD(POSEDGE) AData<4> nAWR;
AData<5>_nAWR_hold: HOLD(POSEDGE) AData<5> nAWR;
AData<6>_nAWR_hold: HOLD(POSEDGE) AData<6> nAWR;
AData<7>_nAWR_hold: HOLD(POSEDGE) AData<7> nAWR;
Addr<0>_Addr<3>_setup: SETUP(POSEDGE) Addr<0> Addr<3>;
Addr<1>_Addr<3>_setup: SETUP(POSEDGE) Addr<1> Addr<3>;
Addr<2>_Addr<3>_setup: SETUP(POSEDGE) Addr<2> Addr<3>;
Data<0>_Addr<3>_setup: SETUP(POSEDGE) Data<0> Addr<3>;
Data<1>_Addr<3>_setup: SETUP(POSEDGE) Data<1> Addr<3>;
Data<2>_Addr<3>_setup: SETUP(POSEDGE) Data<2> Addr<3>;
Data<3>_Addr<3>_setup: SETUP(POSEDGE) Data<3> Addr<3>;
Data<4>_Addr<3>_setup: SETUP(POSEDGE) Data<4> Addr<3>;
Data<5>_Addr<3>_setup: SETUP(POSEDGE) Data<5> Addr<3>;
Data<6>_Addr<3>_setup: SETUP(POSEDGE) Data<6> Addr<3>;
Data<7>_Addr<3>_setup: SETUP(POSEDGE) Data<7> Addr<3>;
RW_Addr<3>_setup: SETUP(POSEDGE) RW Addr<3>;
Addr<0>_Addr<3>_hold: HOLD(POSEDGE) Addr<0> Addr<3>;
Addr<1>_Addr<3>_hold: HOLD(POSEDGE) Addr<1> Addr<3>;
Addr<2>_Addr<3>_hold: HOLD(POSEDGE) Addr<2> Addr<3>;
Data<0>_Addr<3>_hold: HOLD(POSEDGE) Data<0> Addr<3>;
Data<1>_Addr<3>_hold: HOLD(POSEDGE) Data<1> Addr<3>;
Data<2>_Addr<3>_hold: HOLD(POSEDGE) Data<2> Addr<3>;
Data<3>_Addr<3>_hold: HOLD(POSEDGE) Data<3> Addr<3>;
Data<4>_Addr<3>_hold: HOLD(POSEDGE) Data<4> Addr<3>;
Data<5>_Addr<3>_hold: HOLD(POSEDGE) Data<5> Addr<3>;
Data<6>_Addr<3>_hold: HOLD(POSEDGE) Data<6> Addr<3>;
Data<7>_Addr<3>_hold: HOLD(POSEDGE) Data<7> Addr<3>;
RW_Addr<3>_hold: HOLD(POSEDGE) RW Addr<3>;
Data<0>_Addr<1>_setup: SETUP(POSEDGE) Data<0> Addr<1>;
Data<1>_Addr<1>_setup: SETUP(POSEDGE) Data<1> Addr<1>;
Data<2>_Addr<1>_setup: SETUP(POSEDGE) Data<2> Addr<1>;
Data<3>_Addr<1>_setup: SETUP(POSEDGE) Data<3> Addr<1>;
Data<4>_Addr<1>_setup: SETUP(POSEDGE) Data<4> Addr<1>;
Data<5>_Addr<1>_setup: SETUP(POSEDGE) Data<5> Addr<1>;
Data<6>_Addr<1>_setup: SETUP(POSEDGE) Data<6> Addr<1>;
Data<7>_Addr<1>_setup: SETUP(POSEDGE) Data<7> Addr<1>;
Data<0>_Addr<1>_hold: HOLD(POSEDGE) Data<0> Addr<1>;
Data<1>_Addr<1>_hold: HOLD(POSEDGE) Data<1> Addr<1>;
Data<2>_Addr<1>_hold: HOLD(POSEDGE) Data<2> Addr<1>;
Data<3>_Addr<1>_hold: HOLD(POSEDGE) Data<3> Addr<1>;
Data<4>_Addr<1>_hold: HOLD(POSEDGE) Data<4> Addr<1>;
Data<5>_Addr<1>_hold: HOLD(POSEDGE) Data<5> Addr<1>;
Data<6>_Addr<1>_hold: HOLD(POSEDGE) Data<6> Addr<1>;
Data<7>_Addr<1>_hold: HOLD(POSEDGE) Data<7> Addr<1>;
Data<0>_Addr<0>_setup: SETUP(POSEDGE) Data<0> Addr<0>;
Data<1>_Addr<0>_setup: SETUP(POSEDGE) Data<1> Addr<0>;
Data<2>_Addr<0>_setup: SETUP(POSEDGE) Data<2> Addr<0>;
Data<3>_Addr<0>_setup: SETUP(POSEDGE) Data<3> Addr<0>;
Data<4>_Addr<0>_setup: SETUP(POSEDGE) Data<4> Addr<0>;
Data<5>_Addr<0>_setup: SETUP(POSEDGE) Data<5> Addr<0>;
Data<6>_Addr<0>_setup: SETUP(POSEDGE) Data<6> Addr<0>;
Data<7>_Addr<0>_setup: SETUP(POSEDGE) Data<7> Addr<0>;
Data<0>_Addr<0>_hold: HOLD(POSEDGE) Data<0> Addr<0>;
Data<1>_Addr<0>_hold: HOLD(POSEDGE) Data<1> Addr<0>;
Data<2>_Addr<0>_hold: HOLD(POSEDGE) Data<2> Addr<0>;
Data<3>_Addr<0>_hold: HOLD(POSEDGE) Data<3> Addr<0>;
Data<4>_Addr<0>_hold: HOLD(POSEDGE) Data<4> Addr<0>;
Data<5>_Addr<0>_hold: HOLD(POSEDGE) Data<5> Addr<0>;
Data<6>_Addr<0>_hold: HOLD(POSEDGE) Data<6> Addr<0>;
Data<7>_Addr<0>_hold: HOLD(POSEDGE) Data<7> Addr<0>;
Addr<0>_Addr<2>_setup: SETUP(POSEDGE) Addr<0> Addr<2>;
Addr<1>_Addr<2>_setup: SETUP(POSEDGE) Addr<1> Addr<2>;
Addr<3>_Addr<2>_setup: SETUP(POSEDGE) Addr<3> Addr<2>;
Data<0>_Addr<2>_setup: SETUP(POSEDGE) Data<0> Addr<2>;
Data<1>_Addr<2>_setup: SETUP(POSEDGE) Data<1> Addr<2>;
Data<2>_Addr<2>_setup: SETUP(POSEDGE) Data<2> Addr<2>;
Data<3>_Addr<2>_setup: SETUP(POSEDGE) Data<3> Addr<2>;
Data<4>_Addr<2>_setup: SETUP(POSEDGE) Data<4> Addr<2>;
Data<5>_Addr<2>_setup: SETUP(POSEDGE) Data<5> Addr<2>;
Data<6>_Addr<2>_setup: SETUP(POSEDGE) Data<6> Addr<2>;
Data<7>_Addr<2>_setup: SETUP(POSEDGE) Data<7> Addr<2>;
RW_Addr<2>_setup: SETUP(POSEDGE) RW Addr<2>;
Addr<0>_Addr<2>_hold: HOLD(POSEDGE) Addr<0> Addr<2>;
Addr<1>_Addr<2>_hold: HOLD(POSEDGE) Addr<1> Addr<2>;
Addr<3>_Addr<2>_hold: HOLD(POSEDGE) Addr<3> Addr<2>;
Data<0>_Addr<2>_hold: HOLD(POSEDGE) Data<0> Addr<2>;
Data<1>_Addr<2>_hold: HOLD(POSEDGE) Data<1> Addr<2>;
Data<2>_Addr<2>_hold: HOLD(POSEDGE) Data<2> Addr<2>;
Data<3>_Addr<2>_hold: HOLD(POSEDGE) Data<3> Addr<2>;
Data<4>_Addr<2>_hold: HOLD(POSEDGE) Data<4> Addr<2>;
Data<5>_Addr<2>_hold: HOLD(POSEDGE) Data<5> Addr<2>;
Data<6>_Addr<2>_hold: HOLD(POSEDGE) Data<6> Addr<2>;
Data<7>_Addr<2>_hold: HOLD(POSEDGE) Data<7> Addr<2>;
RW_Addr<2>_hold: HOLD(POSEDGE) RW Addr<2>;
Addr<0>_Addr<4>_setup: SETUP(POSEDGE) Addr<0> Addr<4>;
Addr<1>_Addr<4>_setup: SETUP(POSEDGE) Addr<1> Addr<4>;
Addr<2>_Addr<4>_setup: SETUP(POSEDGE) Addr<2> Addr<4>;
Addr<3>_Addr<4>_setup: SETUP(POSEDGE) Addr<3> Addr<4>;
Data<0>_Addr<4>_setup: SETUP(POSEDGE) Data<0> Addr<4>;
Data<1>_Addr<4>_setup: SETUP(POSEDGE) Data<1> Addr<4>;
Data<2>_Addr<4>_setup: SETUP(POSEDGE) Data<2> Addr<4>;
Data<3>_Addr<4>_setup: SETUP(POSEDGE) Data<3> Addr<4>;
Data<4>_Addr<4>_setup: SETUP(POSEDGE) Data<4> Addr<4>;
Data<5>_Addr<4>_setup: SETUP(POSEDGE) Data<5> Addr<4>;
Data<6>_Addr<4>_setup: SETUP(POSEDGE) Data<6> Addr<4>;
Data<7>_Addr<4>_setup: SETUP(POSEDGE) Data<7> Addr<4>;
RW_Addr<4>_setup: SETUP(POSEDGE) RW Addr<4>;
Addr<0>_Addr<4>_hold: HOLD(POSEDGE) Addr<0> Addr<4>;
Addr<1>_Addr<4>_hold: HOLD(POSEDGE) Addr<1> Addr<4>;
Addr<2>_Addr<4>_hold: HOLD(POSEDGE) Addr<2> Addr<4>;
Addr<3>_Addr<4>_hold: HOLD(POSEDGE) Addr<3> Addr<4>;
Data<0>_Addr<4>_hold: HOLD(POSEDGE) Data<0> Addr<4>;
Data<1>_Addr<4>_hold: HOLD(POSEDGE) Data<1> Addr<4>;
Data<2>_Addr<4>_hold: HOLD(POSEDGE) Data<2> Addr<4>;
Data<3>_Addr<4>_hold: HOLD(POSEDGE) Data<3> Addr<4>;
Data<4>_Addr<4>_hold: HOLD(POSEDGE) Data<4> Addr<4>;
Data<5>_Addr<4>_hold: HOLD(POSEDGE) Data<5> Addr<4>;
Data<6>_Addr<4>_hold: HOLD(POSEDGE) Data<6> Addr<4>;
Data<7>_Addr<4>_hold: HOLD(POSEDGE) Data<7> Addr<4>;
RW_Addr<4>_hold: HOLD(POSEDGE) RW Addr<4>;
Addr<0>_Addr<10>_setup: SETUP(POSEDGE) Addr<0> Addr<10>;
Addr<1>_Addr<10>_setup: SETUP(POSEDGE) Addr<1> Addr<10>;
Addr<2>_Addr<10>_setup: SETUP(POSEDGE) Addr<2> Addr<10>;
Addr<3>_Addr<10>_setup: SETUP(POSEDGE) Addr<3> Addr<10>;
Addr<4>_Addr<10>_setup: SETUP(POSEDGE) Addr<4> Addr<10>;
Data<0>_Addr<10>_setup: SETUP(POSEDGE) Data<0> Addr<10>;
Data<1>_Addr<10>_setup: SETUP(POSEDGE) Data<1> Addr<10>;
Data<2>_Addr<10>_setup: SETUP(POSEDGE) Data<2> Addr<10>;
Data<3>_Addr<10>_setup: SETUP(POSEDGE) Data<3> Addr<10>;
Data<4>_Addr<10>_setup: SETUP(POSEDGE) Data<4> Addr<10>;
Data<5>_Addr<10>_setup: SETUP(POSEDGE) Data<5> Addr<10>;
Data<6>_Addr<10>_setup: SETUP(POSEDGE) Data<6> Addr<10>;
Data<7>_Addr<10>_setup: SETUP(POSEDGE) Data<7> Addr<10>;
RW_Addr<10>_setup: SETUP(POSEDGE) RW Addr<10>;
Addr<0>_Addr<10>_hold: HOLD(POSEDGE) Addr<0> Addr<10>;
Addr<1>_Addr<10>_hold: HOLD(POSEDGE) Addr<1> Addr<10>;
Addr<2>_Addr<10>_hold: HOLD(POSEDGE) Addr<2> Addr<10>;
Addr<3>_Addr<10>_hold: HOLD(POSEDGE) Addr<3> Addr<10>;
Addr<4>_Addr<10>_hold: HOLD(POSEDGE) Addr<4> Addr<10>;
Data<0>_Addr<10>_hold: HOLD(POSEDGE) Data<0> Addr<10>;
Data<1>_Addr<10>_hold: HOLD(POSEDGE) Data<1> Addr<10>;
Data<2>_Addr<10>_hold: HOLD(POSEDGE) Data<2> Addr<10>;
Data<3>_Addr<10>_hold: HOLD(POSEDGE) Data<3> Addr<10>;
Data<4>_Addr<10>_hold: HOLD(POSEDGE) Data<4> Addr<10>;
Data<5>_Addr<10>_hold: HOLD(POSEDGE) Data<5> Addr<10>;
Data<6>_Addr<10>_hold: HOLD(POSEDGE) Data<6> Addr<10>;
Data<7>_Addr<10>_hold: HOLD(POSEDGE) Data<7> Addr<10>;
RW_Addr<10>_hold: HOLD(POSEDGE) RW Addr<10>;
Addr<0>_Addr<11>_setup: SETUP(POSEDGE) Addr<0> Addr<11>;
Addr<1>_Addr<11>_setup: SETUP(POSEDGE) Addr<1> Addr<11>;
Addr<2>_Addr<11>_setup: SETUP(POSEDGE) Addr<2> Addr<11>;
Addr<3>_Addr<11>_setup: SETUP(POSEDGE) Addr<3> Addr<11>;
Addr<4>_Addr<11>_setup: SETUP(POSEDGE) Addr<4> Addr<11>;
Data<0>_Addr<11>_setup: SETUP(POSEDGE) Data<0> Addr<11>;
Data<1>_Addr<11>_setup: SETUP(POSEDGE) Data<1> Addr<11>;
Data<2>_Addr<11>_setup: SETUP(POSEDGE) Data<2> Addr<11>;
Data<3>_Addr<11>_setup: SETUP(POSEDGE) Data<3> Addr<11>;
Data<4>_Addr<11>_setup: SETUP(POSEDGE) Data<4> Addr<11>;
Data<5>_Addr<11>_setup: SETUP(POSEDGE) Data<5> Addr<11>;
Data<6>_Addr<11>_setup: SETUP(POSEDGE) Data<6> Addr<11>;
Data<7>_Addr<11>_setup: SETUP(POSEDGE) Data<7> Addr<11>;
RW_Addr<11>_setup: SETUP(POSEDGE) RW Addr<11>;
Addr<0>_Addr<11>_hold: HOLD(POSEDGE) Addr<0> Addr<11>;
Addr<1>_Addr<11>_hold: HOLD(POSEDGE) Addr<1> Addr<11>;
Addr<2>_Addr<11>_hold: HOLD(POSEDGE) Addr<2> Addr<11>;
Addr<3>_Addr<11>_hold: HOLD(POSEDGE) Addr<3> Addr<11>;
Addr<4>_Addr<11>_hold: HOLD(POSEDGE) Addr<4> Addr<11>;
Data<0>_Addr<11>_hold: HOLD(POSEDGE) Data<0> Addr<11>;
Data<1>_Addr<11>_hold: HOLD(POSEDGE) Data<1> Addr<11>;
Data<2>_Addr<11>_hold: HOLD(POSEDGE) Data<2> Addr<11>;
Data<3>_Addr<11>_hold: HOLD(POSEDGE) Data<3> Addr<11>;
Data<4>_Addr<11>_hold: HOLD(POSEDGE) Data<4> Addr<11>;
Data<5>_Addr<11>_hold: HOLD(POSEDGE) Data<5> Addr<11>;
Data<6>_Addr<11>_hold: HOLD(POSEDGE) Data<6> Addr<11>;
Data<7>_Addr<11>_hold: HOLD(POSEDGE) Data<7> Addr<11>;
RW_Addr<11>_hold: HOLD(POSEDGE) RW Addr<11>;
Addr<0>_Addr<12>_setup: SETUP(POSEDGE) Addr<0> Addr<12>;
Addr<1>_Addr<12>_setup: SETUP(POSEDGE) Addr<1> Addr<12>;
Addr<2>_Addr<12>_setup: SETUP(POSEDGE) Addr<2> Addr<12>;
Addr<3>_Addr<12>_setup: SETUP(POSEDGE) Addr<3> Addr<12>;
Addr<4>_Addr<12>_setup: SETUP(POSEDGE) Addr<4> Addr<12>;
Data<0>_Addr<12>_setup: SETUP(POSEDGE) Data<0> Addr<12>;
Data<1>_Addr<12>_setup: SETUP(POSEDGE) Data<1> Addr<12>;
Data<2>_Addr<12>_setup: SETUP(POSEDGE) Data<2> Addr<12>;
Data<3>_Addr<12>_setup: SETUP(POSEDGE) Data<3> Addr<12>;
Data<4>_Addr<12>_setup: SETUP(POSEDGE) Data<4> Addr<12>;
Data<5>_Addr<12>_setup: SETUP(POSEDGE) Data<5> Addr<12>;
Data<6>_Addr<12>_setup: SETUP(POSEDGE) Data<6> Addr<12>;
Data<7>_Addr<12>_setup: SETUP(POSEDGE) Data<7> Addr<12>;
RW_Addr<12>_setup: SETUP(POSEDGE) RW Addr<12>;
Addr<0>_Addr<12>_hold: HOLD(POSEDGE) Addr<0> Addr<12>;
Addr<1>_Addr<12>_hold: HOLD(POSEDGE) Addr<1> Addr<12>;
Addr<2>_Addr<12>_hold: HOLD(POSEDGE) Addr<2> Addr<12>;
Addr<3>_Addr<12>_hold: HOLD(POSEDGE) Addr<3> Addr<12>;
Addr<4>_Addr<12>_hold: HOLD(POSEDGE) Addr<4> Addr<12>;
Data<0>_Addr<12>_hold: HOLD(POSEDGE) Data<0> Addr<12>;
Data<1>_Addr<12>_hold: HOLD(POSEDGE) Data<1> Addr<12>;
Data<2>_Addr<12>_hold: HOLD(POSEDGE) Data<2> Addr<12>;
Data<3>_Addr<12>_hold: HOLD(POSEDGE) Data<3> Addr<12>;
Data<4>_Addr<12>_hold: HOLD(POSEDGE) Data<4> Addr<12>;
Data<5>_Addr<12>_hold: HOLD(POSEDGE) Data<5> Addr<12>;
Data<6>_Addr<12>_hold: HOLD(POSEDGE) Data<6> Addr<12>;
Data<7>_Addr<12>_hold: HOLD(POSEDGE) Data<7> Addr<12>;
RW_Addr<12>_hold: HOLD(POSEDGE) RW Addr<12>;
Addr<0>_Addr<13>_setup: SETUP(POSEDGE) Addr<0> Addr<13>;
Addr<1>_Addr<13>_setup: SETUP(POSEDGE) Addr<1> Addr<13>;
Addr<2>_Addr<13>_setup: SETUP(POSEDGE) Addr<2> Addr<13>;
Addr<3>_Addr<13>_setup: SETUP(POSEDGE) Addr<3> Addr<13>;
Addr<4>_Addr<13>_setup: SETUP(POSEDGE) Addr<4> Addr<13>;
Data<0>_Addr<13>_setup: SETUP(POSEDGE) Data<0> Addr<13>;
Data<1>_Addr<13>_setup: SETUP(POSEDGE) Data<1> Addr<13>;
Data<2>_Addr<13>_setup: SETUP(POSEDGE) Data<2> Addr<13>;
Data<3>_Addr<13>_setup: SETUP(POSEDGE) Data<3> Addr<13>;
Data<4>_Addr<13>_setup: SETUP(POSEDGE) Data<4> Addr<13>;
Data<5>_Addr<13>_setup: SETUP(POSEDGE) Data<5> Addr<13>;
Data<6>_Addr<13>_setup: SETUP(POSEDGE) Data<6> Addr<13>;
Data<7>_Addr<13>_setup: SETUP(POSEDGE) Data<7> Addr<13>;
RW_Addr<13>_setup: SETUP(POSEDGE) RW Addr<13>;
Addr<0>_Addr<13>_hold: HOLD(POSEDGE) Addr<0> Addr<13>;
Addr<1>_Addr<13>_hold: HOLD(POSEDGE) Addr<1> Addr<13>;
Addr<2>_Addr<13>_hold: HOLD(POSEDGE) Addr<2> Addr<13>;
Addr<3>_Addr<13>_hold: HOLD(POSEDGE) Addr<3> Addr<13>;
Addr<4>_Addr<13>_hold: HOLD(POSEDGE) Addr<4> Addr<13>;
Data<0>_Addr<13>_hold: HOLD(POSEDGE) Data<0> Addr<13>;
Data<1>_Addr<13>_hold: HOLD(POSEDGE) Data<1> Addr<13>;
Data<2>_Addr<13>_hold: HOLD(POSEDGE) Data<2> Addr<13>;
Data<3>_Addr<13>_hold: HOLD(POSEDGE) Data<3> Addr<13>;
Data<4>_Addr<13>_hold: HOLD(POSEDGE) Data<4> Addr<13>;
Data<5>_Addr<13>_hold: HOLD(POSEDGE) Data<5> Addr<13>;
Data<6>_Addr<13>_hold: HOLD(POSEDGE) Data<6> Addr<13>;
Data<7>_Addr<13>_hold: HOLD(POSEDGE) Data<7> Addr<13>;
RW_Addr<13>_hold: HOLD(POSEDGE) RW Addr<13>;
Addr<0>_Addr<14>_setup: SETUP(POSEDGE) Addr<0> Addr<14>;
Addr<1>_Addr<14>_setup: SETUP(POSEDGE) Addr<1> Addr<14>;
Addr<2>_Addr<14>_setup: SETUP(POSEDGE) Addr<2> Addr<14>;
Addr<3>_Addr<14>_setup: SETUP(POSEDGE) Addr<3> Addr<14>;
Addr<4>_Addr<14>_setup: SETUP(POSEDGE) Addr<4> Addr<14>;
Data<0>_Addr<14>_setup: SETUP(POSEDGE) Data<0> Addr<14>;
Data<1>_Addr<14>_setup: SETUP(POSEDGE) Data<1> Addr<14>;
Data<2>_Addr<14>_setup: SETUP(POSEDGE) Data<2> Addr<14>;
Data<3>_Addr<14>_setup: SETUP(POSEDGE) Data<3> Addr<14>;
Data<4>_Addr<14>_setup: SETUP(POSEDGE) Data<4> Addr<14>;
Data<5>_Addr<14>_setup: SETUP(POSEDGE) Data<5> Addr<14>;
Data<6>_Addr<14>_setup: SETUP(POSEDGE) Data<6> Addr<14>;
Data<7>_Addr<14>_setup: SETUP(POSEDGE) Data<7> Addr<14>;
RW_Addr<14>_setup: SETUP(POSEDGE) RW Addr<14>;
Addr<0>_Addr<14>_hold: HOLD(POSEDGE) Addr<0> Addr<14>;
Addr<1>_Addr<14>_hold: HOLD(POSEDGE) Addr<1> Addr<14>;
Addr<2>_Addr<14>_hold: HOLD(POSEDGE) Addr<2> Addr<14>;
Addr<3>_Addr<14>_hold: HOLD(POSEDGE) Addr<3> Addr<14>;
Addr<4>_Addr<14>_hold: HOLD(POSEDGE) Addr<4> Addr<14>;
Data<0>_Addr<14>_hold: HOLD(POSEDGE) Data<0> Addr<14>;
Data<1>_Addr<14>_hold: HOLD(POSEDGE) Data<1> Addr<14>;
Data<2>_Addr<14>_hold: HOLD(POSEDGE) Data<2> Addr<14>;
Data<3>_Addr<14>_hold: HOLD(POSEDGE) Data<3> Addr<14>;
Data<4>_Addr<14>_hold: HOLD(POSEDGE) Data<4> Addr<14>;
Data<5>_Addr<14>_hold: HOLD(POSEDGE) Data<5> Addr<14>;
Data<6>_Addr<14>_hold: HOLD(POSEDGE) Data<6> Addr<14>;
Data<7>_Addr<14>_hold: HOLD(POSEDGE) Data<7> Addr<14>;
RW_Addr<14>_hold: HOLD(POSEDGE) RW Addr<14>;
Addr<0>_Addr<15>_setup: SETUP(POSEDGE) Addr<0> Addr<15>;
Addr<1>_Addr<15>_setup: SETUP(POSEDGE) Addr<1> Addr<15>;
Addr<2>_Addr<15>_setup: SETUP(POSEDGE) Addr<2> Addr<15>;
Addr<3>_Addr<15>_setup: SETUP(POSEDGE) Addr<3> Addr<15>;
Addr<4>_Addr<15>_setup: SETUP(POSEDGE) Addr<4> Addr<15>;
Data<0>_Addr<15>_setup: SETUP(POSEDGE) Data<0> Addr<15>;
Data<1>_Addr<15>_setup: SETUP(POSEDGE) Data<1> Addr<15>;
Data<2>_Addr<15>_setup: SETUP(POSEDGE) Data<2> Addr<15>;
Data<3>_Addr<15>_setup: SETUP(POSEDGE) Data<3> Addr<15>;
Data<4>_Addr<15>_setup: SETUP(POSEDGE) Data<4> Addr<15>;
Data<5>_Addr<15>_setup: SETUP(POSEDGE) Data<5> Addr<15>;
Data<6>_Addr<15>_setup: SETUP(POSEDGE) Data<6> Addr<15>;
Data<7>_Addr<15>_setup: SETUP(POSEDGE) Data<7> Addr<15>;
RW_Addr<15>_setup: SETUP(POSEDGE) RW Addr<15>;
Addr<0>_Addr<15>_hold: HOLD(POSEDGE) Addr<0> Addr<15>;
Addr<1>_Addr<15>_hold: HOLD(POSEDGE) Addr<1> Addr<15>;
Addr<2>_Addr<15>_hold: HOLD(POSEDGE) Addr<2> Addr<15>;
Addr<3>_Addr<15>_hold: HOLD(POSEDGE) Addr<3> Addr<15>;
Addr<4>_Addr<15>_hold: HOLD(POSEDGE) Addr<4> Addr<15>;
Data<0>_Addr<15>_hold: HOLD(POSEDGE) Data<0> Addr<15>;
Data<1>_Addr<15>_hold: HOLD(POSEDGE) Data<1> Addr<15>;
Data<2>_Addr<15>_hold: HOLD(POSEDGE) Data<2> Addr<15>;
Data<3>_Addr<15>_hold: HOLD(POSEDGE) Data<3> Addr<15>;
Data<4>_Addr<15>_hold: HOLD(POSEDGE) Data<4> Addr<15>;
Data<5>_Addr<15>_hold: HOLD(POSEDGE) Data<5> Addr<15>;
Data<6>_Addr<15>_hold: HOLD(POSEDGE) Data<6> Addr<15>;
Data<7>_Addr<15>_hold: HOLD(POSEDGE) Data<7> Addr<15>;
RW_Addr<15>_hold: HOLD(POSEDGE) RW Addr<15>;
Addr<0>_Addr<8>_setup: SETUP(POSEDGE) Addr<0> Addr<8>;
Addr<1>_Addr<8>_setup: SETUP(POSEDGE) Addr<1> Addr<8>;
Addr<2>_Addr<8>_setup: SETUP(POSEDGE) Addr<2> Addr<8>;
Addr<3>_Addr<8>_setup: SETUP(POSEDGE) Addr<3> Addr<8>;
Addr<4>_Addr<8>_setup: SETUP(POSEDGE) Addr<4> Addr<8>;
Data<0>_Addr<8>_setup: SETUP(POSEDGE) Data<0> Addr<8>;
Data<1>_Addr<8>_setup: SETUP(POSEDGE) Data<1> Addr<8>;
Data<2>_Addr<8>_setup: SETUP(POSEDGE) Data<2> Addr<8>;
Data<3>_Addr<8>_setup: SETUP(POSEDGE) Data<3> Addr<8>;
Data<4>_Addr<8>_setup: SETUP(POSEDGE) Data<4> Addr<8>;
Data<5>_Addr<8>_setup: SETUP(POSEDGE) Data<5> Addr<8>;
Data<6>_Addr<8>_setup: SETUP(POSEDGE) Data<6> Addr<8>;
Data<7>_Addr<8>_setup: SETUP(POSEDGE) Data<7> Addr<8>;
RW_Addr<8>_setup: SETUP(POSEDGE) RW Addr<8>;
Addr<0>_Addr<8>_hold: HOLD(POSEDGE) Addr<0> Addr<8>;
Addr<1>_Addr<8>_hold: HOLD(POSEDGE) Addr<1> Addr<8>;
Addr<2>_Addr<8>_hold: HOLD(POSEDGE) Addr<2> Addr<8>;
Addr<3>_Addr<8>_hold: HOLD(POSEDGE) Addr<3> Addr<8>;
Addr<4>_Addr<8>_hold: HOLD(POSEDGE) Addr<4> Addr<8>;
Data<0>_Addr<8>_hold: HOLD(POSEDGE) Data<0> Addr<8>;
Data<1>_Addr<8>_hold: HOLD(POSEDGE) Data<1> Addr<8>;
Data<2>_Addr<8>_hold: HOLD(POSEDGE) Data<2> Addr<8>;
Data<3>_Addr<8>_hold: HOLD(POSEDGE) Data<3> Addr<8>;
Data<4>_Addr<8>_hold: HOLD(POSEDGE) Data<4> Addr<8>;
Data<5>_Addr<8>_hold: HOLD(POSEDGE) Data<5> Addr<8>;
Data<6>_Addr<8>_hold: HOLD(POSEDGE) Data<6> Addr<8>;
Data<7>_Addr<8>_hold: HOLD(POSEDGE) Data<7> Addr<8>;
RW_Addr<8>_hold: HOLD(POSEDGE) RW Addr<8>;
Addr<0>_Addr<9>_setup: SETUP(POSEDGE) Addr<0> Addr<9>;
Addr<1>_Addr<9>_setup: SETUP(POSEDGE) Addr<1> Addr<9>;
Addr<2>_Addr<9>_setup: SETUP(POSEDGE) Addr<2> Addr<9>;
Addr<3>_Addr<9>_setup: SETUP(POSEDGE) Addr<3> Addr<9>;
Addr<4>_Addr<9>_setup: SETUP(POSEDGE) Addr<4> Addr<9>;
Data<0>_Addr<9>_setup: SETUP(POSEDGE) Data<0> Addr<9>;
Data<1>_Addr<9>_setup: SETUP(POSEDGE) Data<1> Addr<9>;
Data<2>_Addr<9>_setup: SETUP(POSEDGE) Data<2> Addr<9>;
Data<3>_Addr<9>_setup: SETUP(POSEDGE) Data<3> Addr<9>;
Data<4>_Addr<9>_setup: SETUP(POSEDGE) Data<4> Addr<9>;
Data<5>_Addr<9>_setup: SETUP(POSEDGE) Data<5> Addr<9>;
Data<6>_Addr<9>_setup: SETUP(POSEDGE) Data<6> Addr<9>;
Data<7>_Addr<9>_setup: SETUP(POSEDGE) Data<7> Addr<9>;
RW_Addr<9>_setup: SETUP(POSEDGE) RW Addr<9>;
Addr<0>_Addr<9>_hold: HOLD(POSEDGE) Addr<0> Addr<9>;
Addr<1>_Addr<9>_hold: HOLD(POSEDGE) Addr<1> Addr<9>;
Addr<2>_Addr<9>_hold: HOLD(POSEDGE) Addr<2> Addr<9>;
Addr<3>_Addr<9>_hold: HOLD(POSEDGE) Addr<3> Addr<9>;
Addr<4>_Addr<9>_hold: HOLD(POSEDGE) Addr<4> Addr<9>;
Data<0>_Addr<9>_hold: HOLD(POSEDGE) Data<0> Addr<9>;
Data<1>_Addr<9>_hold: HOLD(POSEDGE) Data<1> Addr<9>;
Data<2>_Addr<9>_hold: HOLD(POSEDGE) Data<2> Addr<9>;
Data<3>_Addr<9>_hold: HOLD(POSEDGE) Data<3> Addr<9>;
Data<4>_Addr<9>_hold: HOLD(POSEDGE) Data<4> Addr<9>;
Data<5>_Addr<9>_hold: HOLD(POSEDGE) Data<5> Addr<9>;
Data<6>_Addr<9>_hold: HOLD(POSEDGE) Data<6> Addr<9>;
Data<7>_Addr<9>_hold: HOLD(POSEDGE) Data<7> Addr<9>;
RW_Addr<9>_hold: HOLD(POSEDGE) RW Addr<9>;
Addr<0>_RW_setup: SETUP(POSEDGE) Addr<0> RW;
Addr<1>_RW_setup: SETUP(POSEDGE) Addr<1> RW;
Addr<2>_RW_setup: SETUP(POSEDGE) Addr<2> RW;
Addr<3>_RW_setup: SETUP(POSEDGE) Addr<3> RW;
Addr<4>_RW_setup: SETUP(POSEDGE) Addr<4> RW;
Data<0>_RW_setup: SETUP(POSEDGE) Data<0> RW;
Data<1>_RW_setup: SETUP(POSEDGE) Data<1> RW;
Data<2>_RW_setup: SETUP(POSEDGE) Data<2> RW;
Data<3>_RW_setup: SETUP(POSEDGE) Data<3> RW;
Data<4>_RW_setup: SETUP(POSEDGE) Data<4> RW;
Data<5>_RW_setup: SETUP(POSEDGE) Data<5> RW;
Data<6>_RW_setup: SETUP(POSEDGE) Data<6> RW;
Data<7>_RW_setup: SETUP(POSEDGE) Data<7> RW;
Addr<0>_RW_hold: HOLD(POSEDGE) Addr<0> RW;
Addr<1>_RW_hold: HOLD(POSEDGE) Addr<1> RW;
Addr<2>_RW_hold: HOLD(POSEDGE) Addr<2> RW;
Addr<3>_RW_hold: HOLD(POSEDGE) Addr<3> RW;
Addr<4>_RW_hold: HOLD(POSEDGE) Addr<4> RW;
Data<0>_RW_hold: HOLD(POSEDGE) Data<0> RW;
Data<1>_RW_hold: HOLD(POSEDGE) Data<1> RW;
Data<2>_RW_hold: HOLD(POSEDGE) Data<2> RW;
Data<3>_RW_hold: HOLD(POSEDGE) Data<3> RW;
Data<4>_RW_hold: HOLD(POSEDGE) Data<4> RW;
Data<5>_RW_hold: HOLD(POSEDGE) Data<5> RW;
Data<6>_RW_hold: HOLD(POSEDGE) Data<6> RW;
Data<7>_RW_hold: HOLD(POSEDGE) Data<7> RW;
Addr<0>_E_setup: SETUP(POSEDGE) Addr<0> E;
Addr<1>_E_setup: SETUP(POSEDGE) Addr<1> E;
Addr<2>_E_setup: SETUP(POSEDGE) Addr<2> E;
Addr<3>_E_setup: SETUP(POSEDGE) Addr<3> E;
Addr<4>_E_setup: SETUP(POSEDGE) Addr<4> E;
Data<0>_E_setup: SETUP(POSEDGE) Data<0> E;
Data<1>_E_setup: SETUP(POSEDGE) Data<1> E;
Data<2>_E_setup: SETUP(POSEDGE) Data<2> E;
Data<3>_E_setup: SETUP(POSEDGE) Data<3> E;
Data<4>_E_setup: SETUP(POSEDGE) Data<4> E;
Data<5>_E_setup: SETUP(POSEDGE) Data<5> E;
Data<6>_E_setup: SETUP(POSEDGE) Data<6> E;
Data<7>_E_setup: SETUP(POSEDGE) Data<7> E;
RW_E_setup: SETUP(POSEDGE) RW E;
Addr<0>_E_hold: HOLD(POSEDGE) Addr<0> E;
Addr<1>_E_hold: HOLD(POSEDGE) Addr<1> E;
Addr<2>_E_hold: HOLD(POSEDGE) Addr<2> E;
Addr<3>_E_hold: HOLD(POSEDGE) Addr<3> E;
Addr<4>_E_hold: HOLD(POSEDGE) Addr<4> E;
Data<0>_E_hold: HOLD(POSEDGE) Data<0> E;
Data<1>_E_hold: HOLD(POSEDGE) Data<1> E;
Data<2>_E_hold: HOLD(POSEDGE) Data<2> E;
Data<3>_E_hold: HOLD(POSEDGE) Data<3> E;
Data<4>_E_hold: HOLD(POSEDGE) Data<4> E;
Data<5>_E_hold: HOLD(POSEDGE) Data<5> E;
Data<6>_E_hold: HOLD(POSEDGE) Data<6> E;
Data<7>_E_hold: HOLD(POSEDGE) Data<7> E;
RW_E_hold: HOLD(POSEDGE) RW E;
Addr<0>_Reset_setup: SETUP(POSEDGE) Addr<0> Reset;
Addr<1>_Reset_setup: SETUP(POSEDGE) Addr<1> Reset;
Addr<2>_Reset_setup: SETUP(POSEDGE) Addr<2> Reset;
Addr<3>_Reset_setup: SETUP(POSEDGE) Addr<3> Reset;
Addr<4>_Reset_setup: SETUP(POSEDGE) Addr<4> Reset;
Data<0>_Reset_setup: SETUP(POSEDGE) Data<0> Reset;
Data<1>_Reset_setup: SETUP(POSEDGE) Data<1> Reset;
Data<2>_Reset_setup: SETUP(POSEDGE) Data<2> Reset;
Data<3>_Reset_setup: SETUP(POSEDGE) Data<3> Reset;
Data<4>_Reset_setup: SETUP(POSEDGE) Data<4> Reset;
Data<5>_Reset_setup: SETUP(POSEDGE) Data<5> Reset;
Data<6>_Reset_setup: SETUP(POSEDGE) Data<6> Reset;
Data<7>_Reset_setup: SETUP(POSEDGE) Data<7> Reset;
RW_Reset_setup: SETUP(POSEDGE) RW Reset;
Addr<0>_Reset_hold: HOLD(POSEDGE) Addr<0> Reset;
Addr<1>_Reset_hold: HOLD(POSEDGE) Addr<1> Reset;
Addr<2>_Reset_hold: HOLD(POSEDGE) Addr<2> Reset;
Addr<3>_Reset_hold: HOLD(POSEDGE) Addr<3> Reset;
Addr<4>_Reset_hold: HOLD(POSEDGE) Addr<4> Reset;
Data<0>_Reset_hold: HOLD(POSEDGE) Data<0> Reset;
Data<1>_Reset_hold: HOLD(POSEDGE) Data<1> Reset;
Data<2>_Reset_hold: HOLD(POSEDGE) Data<2> Reset;
Data<3>_Reset_hold: HOLD(POSEDGE) Data<3> Reset;
Data<4>_Reset_hold: HOLD(POSEDGE) Data<4> Reset;
Data<5>_Reset_hold: HOLD(POSEDGE) Data<5> Reset;
Data<6>_Reset_hold: HOLD(POSEDGE) Data<6> Reset;
Data<7>_Reset_hold: HOLD(POSEDGE) Data<7> Reset;
RW_Reset_hold: HOLD(POSEDGE) RW Reset;
Addr<0>_Addr<5>_setup: SETUP(POSEDGE) Addr<0> Addr<5>;
Addr<1>_Addr<5>_setup: SETUP(POSEDGE) Addr<1> Addr<5>;
Addr<2>_Addr<5>_setup: SETUP(POSEDGE) Addr<2> Addr<5>;
Addr<3>_Addr<5>_setup: SETUP(POSEDGE) Addr<3> Addr<5>;
Addr<4>_Addr<5>_setup: SETUP(POSEDGE) Addr<4> Addr<5>;
Data<0>_Addr<5>_setup: SETUP(POSEDGE) Data<0> Addr<5>;
Data<1>_Addr<5>_setup: SETUP(POSEDGE) Data<1> Addr<5>;
Data<2>_Addr<5>_setup: SETUP(POSEDGE) Data<2> Addr<5>;
Data<3>_Addr<5>_setup: SETUP(POSEDGE) Data<3> Addr<5>;
Data<4>_Addr<5>_setup: SETUP(POSEDGE) Data<4> Addr<5>;
Data<5>_Addr<5>_setup: SETUP(POSEDGE) Data<5> Addr<5>;
Data<6>_Addr<5>_setup: SETUP(POSEDGE) Data<6> Addr<5>;
Data<7>_Addr<5>_setup: SETUP(POSEDGE) Data<7> Addr<5>;
RW_Addr<5>_setup: SETUP(POSEDGE) RW Addr<5>;
Addr<0>_Addr<5>_hold: HOLD(POSEDGE) Addr<0> Addr<5>;
Addr<1>_Addr<5>_hold: HOLD(POSEDGE) Addr<1> Addr<5>;
Addr<2>_Addr<5>_hold: HOLD(POSEDGE) Addr<2> Addr<5>;
Addr<3>_Addr<5>_hold: HOLD(POSEDGE) Addr<3> Addr<5>;
Addr<4>_Addr<5>_hold: HOLD(POSEDGE) Addr<4> Addr<5>;
Data<0>_Addr<5>_hold: HOLD(POSEDGE) Data<0> Addr<5>;
Data<1>_Addr<5>_hold: HOLD(POSEDGE) Data<1> Addr<5>;
Data<2>_Addr<5>_hold: HOLD(POSEDGE) Data<2> Addr<5>;
Data<3>_Addr<5>_hold: HOLD(POSEDGE) Data<3> Addr<5>;
Data<4>_Addr<5>_hold: HOLD(POSEDGE) Data<4> Addr<5>;
Data<5>_Addr<5>_hold: HOLD(POSEDGE) Data<5> Addr<5>;
Data<6>_Addr<5>_hold: HOLD(POSEDGE) Data<6> Addr<5>;
Data<7>_Addr<5>_hold: HOLD(POSEDGE) Data<7> Addr<5>;
RW_Addr<5>_hold: HOLD(POSEDGE) RW Addr<5>;
Addr<0>_Addr<7>_setup: SETUP(POSEDGE) Addr<0> Addr<7>;
Addr<1>_Addr<7>_setup: SETUP(POSEDGE) Addr<1> Addr<7>;
Addr<2>_Addr<7>_setup: SETUP(POSEDGE) Addr<2> Addr<7>;
Addr<3>_Addr<7>_setup: SETUP(POSEDGE) Addr<3> Addr<7>;
Addr<4>_Addr<7>_setup: SETUP(POSEDGE) Addr<4> Addr<7>;
Data<0>_Addr<7>_setup: SETUP(POSEDGE) Data<0> Addr<7>;
Data<1>_Addr<7>_setup: SETUP(POSEDGE) Data<1> Addr<7>;
Data<2>_Addr<7>_setup: SETUP(POSEDGE) Data<2> Addr<7>;
Data<3>_Addr<7>_setup: SETUP(POSEDGE) Data<3> Addr<7>;
Data<4>_Addr<7>_setup: SETUP(POSEDGE) Data<4> Addr<7>;
Data<5>_Addr<7>_setup: SETUP(POSEDGE) Data<5> Addr<7>;
Data<6>_Addr<7>_setup: SETUP(POSEDGE) Data<6> Addr<7>;
Data<7>_Addr<7>_setup: SETUP(POSEDGE) Data<7> Addr<7>;
RW_Addr<7>_setup: SETUP(POSEDGE) RW Addr<7>;
Addr<0>_Addr<7>_hold: HOLD(POSEDGE) Addr<0> Addr<7>;
Addr<1>_Addr<7>_hold: HOLD(POSEDGE) Addr<1> Addr<7>;
Addr<2>_Addr<7>_hold: HOLD(POSEDGE) Addr<2> Addr<7>;
Addr<3>_Addr<7>_hold: HOLD(POSEDGE) Addr<3> Addr<7>;
Addr<4>_Addr<7>_hold: HOLD(POSEDGE) Addr<4> Addr<7>;
Data<0>_Addr<7>_hold: HOLD(POSEDGE) Data<0> Addr<7>;
Data<1>_Addr<7>_hold: HOLD(POSEDGE) Data<1> Addr<7>;
Data<2>_Addr<7>_hold: HOLD(POSEDGE) Data<2> Addr<7>;
Data<3>_Addr<7>_hold: HOLD(POSEDGE) Data<3> Addr<7>;
Data<4>_Addr<7>_hold: HOLD(POSEDGE) Data<4> Addr<7>;
Data<5>_Addr<7>_hold: HOLD(POSEDGE) Data<5> Addr<7>;
Data<6>_Addr<7>_hold: HOLD(POSEDGE) Data<6> Addr<7>;
Data<7>_Addr<7>_hold: HOLD(POSEDGE) Data<7> Addr<7>;
RW_Addr<7>_hold: HOLD(POSEDGE) RW Addr<7>;
Addr<0>_Addr<6>_setup: SETUP(POSEDGE) Addr<0> Addr<6>;
Addr<1>_Addr<6>_setup: SETUP(POSEDGE) Addr<1> Addr<6>;
Addr<2>_Addr<6>_setup: SETUP(POSEDGE) Addr<2> Addr<6>;
Addr<3>_Addr<6>_setup: SETUP(POSEDGE) Addr<3> Addr<6>;
Addr<4>_Addr<6>_setup: SETUP(POSEDGE) Addr<4> Addr<6>;
Data<0>_Addr<6>_setup: SETUP(POSEDGE) Data<0> Addr<6>;
Data<1>_Addr<6>_setup: SETUP(POSEDGE) Data<1> Addr<6>;
Data<2>_Addr<6>_setup: SETUP(POSEDGE) Data<2> Addr<6>;
Data<3>_Addr<6>_setup: SETUP(POSEDGE) Data<3> Addr<6>;
Data<4>_Addr<6>_setup: SETUP(POSEDGE) Data<4> Addr<6>;
Data<5>_Addr<6>_setup: SETUP(POSEDGE) Data<5> Addr<6>;
Data<6>_Addr<6>_setup: SETUP(POSEDGE) Data<6> Addr<6>;
Data<7>_Addr<6>_setup: SETUP(POSEDGE) Data<7> Addr<6>;
RW_Addr<6>_setup: SETUP(POSEDGE) RW Addr<6>;
Addr<0>_Addr<6>_hold: HOLD(POSEDGE) Addr<0> Addr<6>;
Addr<1>_Addr<6>_hold: HOLD(POSEDGE) Addr<1> Addr<6>;
Addr<2>_Addr<6>_hold: HOLD(POSEDGE) Addr<2> Addr<6>;
Addr<3>_Addr<6>_hold: HOLD(POSEDGE) Addr<3> Addr<6>;
Addr<4>_Addr<6>_hold: HOLD(POSEDGE) Addr<4> Addr<6>;
Data<0>_Addr<6>_hold: HOLD(POSEDGE) Data<0> Addr<6>;
Data<1>_Addr<6>_hold: HOLD(POSEDGE) Data<1> Addr<6>;
Data<2>_Addr<6>_hold: HOLD(POSEDGE) Data<2> Addr<6>;
Data<3>_Addr<6>_hold: HOLD(POSEDGE) Data<3> Addr<6>;
Data<4>_Addr<6>_hold: HOLD(POSEDGE) Data<4> Addr<6>;
Data<5>_Addr<6>_hold: HOLD(POSEDGE) Data<5> Addr<6>;
Data<6>_Addr<6>_hold: HOLD(POSEDGE) Data<6> Addr<6>;
Data<7>_Addr<6>_hold: HOLD(POSEDGE) Data<7> Addr<6>;
RW_Addr<6>_hold: HOLD(POSEDGE) RW Addr<6>;

ENDMODEL
