Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31f2aef9e23844b289a0e52978649637 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot expTopSim_behav xil_defaultlib.expTopSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN1' [C:/Users/jtsoo/CPE 233 Project 2/CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN2' [C:/Users/jtsoo/CPE 233 Project 2/CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WE2' [C:/Users/jtsoo/CPE 233 Project 2/CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'MEM_SIZE' [C:/Users/jtsoo/CPE 233 Project 2/CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_SIGN' [C:/Users/jtsoo/CPE 233 Project 2/CPE 233 Project 2.srcs/sources_1/new/experiment2Top.sv:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.PC_MOD
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.experiment2Top
Compiling module xil_defaultlib.expTopSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot expTopSim_behav
