[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11329       tick       3274800       1424414       1374925       3274800 
      2  11329       tick       5277876       2411133       2395337       5277876 
      3  11329       tick       5280650       2412639       2396796       5280650 
      4  11329       tick       5284131       2413884       2395782       5284131 
      5  11329       tick       5269371       2408254       2392672       5269371 
      6  11329       tick       5285029       2413188       2394347       5285029 
      7  11329       tick       5273822       2408919       2392608       5273822 
      8  11329       tick       5273134       2408762       2384380       5273134 
      9  11329       tick       5279380       2412402       2392936       5279380 
     10  11329       tick       5268403       2409287       2393873       5268403 
     11  11329       tick       5276813       2409472       2392794       5276813 
     12  11329       tick       5267402       2409292       2392708       5267402 
     13  11329       tick       5265387       2407198       2391453       5265387 
     14  11329       tick       5279319       2412591       2394569       5279319 
     15  11329       tick       5257636       2402087       2383098       5257636 
     16  11329       tick       5270823       2410018       2390722       5270823 
     17  11329       tick       5267837       2408390       2392701       5267837 
     18  11329       tick       5275664       2412213       2392319       5275664 
     19  11329       tick       5272684       2409757       2387705       5272684 
     20  11329       exit        624906        285800        281525        624906 
