Helpful resources:

STA constraints:

https://github.com/bespoke-silicon-group/basejump_stl/blob/master/hard/gf_14/bsg_link/tcl/bsg_link_sdr.constraints.tcl

bsg_link I/O simulation with HyperLynx:

https://docs.google.com/document/d/1RwsDy-ASVJX0_1_qeueqQ61a_6t8cToH5fdu5GdbX4w/edit#heading=h.sio1ptk1ntml

bsg_link FPGA side (Ultrascale+):

https://github.com/bespoke-silicon-group/basejump_stl/tree/master/hard/ultrascale_plus/bsg_link
