// Seed: 1890749013
module module_0 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    output supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output tri id_13,
    output supply1 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17,
    input uwire id_18,
    input supply1 id_19,
    input wand id_20
    , id_32,
    input supply1 id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri id_24,
    input wor id_25
    , id_33,
    output tri1 id_26,
    input tri id_27,
    input wand id_28,
    input supply1 id_29,
    input wand id_30
);
  wire id_34;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply1 id_12
);
  assign id_6 = 1;
  module_0(
      id_11,
      id_5,
      id_8,
      id_3,
      id_11,
      id_7,
      id_7,
      id_12,
      id_10,
      id_3,
      id_5,
      id_10,
      id_2,
      id_8,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_10,
      id_1,
      id_10,
      id_10,
      id_11,
      id_3,
      id_12,
      id_11,
      id_2,
      id_10,
      id_11
  );
endmodule
