// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="data_redir_m_data_redir_m,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.901375,HLS_SYN_LAT=68,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=585,HLS_SYN_LUT=1319,HLS_VERSION=2021_1}" *)

module data_redir_m (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_TDATA,
        Input_1_V_TVALID,
        Input_1_V_TREADY,
        Output_1_V_TDATA,
        Output_1_V_TVALID,
        Output_1_V_TREADY,
        Output_2_V_TDATA,
        Output_2_V_TVALID,
        Output_2_V_TREADY
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_TDATA;
input   Input_1_V_TVALID;
output   Input_1_V_TREADY;
output  [31:0] Output_1_V_TDATA;
output   Output_1_V_TVALID;
input   Output_1_V_TREADY;
output  [31:0] Output_2_V_TDATA;
output   Output_2_V_TVALID;
input   Output_2_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] cnt;
reg    Input_1_V_TDATA_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state7;
reg   [31:0] tmp_reg_162;
reg   [31:0] tmp_3_reg_167;
wire   [7:0] trunc_ln155_fu_130_p1;
reg   [7:0] trunc_ln155_reg_172;
reg   [7:0] triangle_2ds_1_x0_V_reg_177;
wire    ap_CS_fsm_state9;
reg   [7:0] triangle_2ds_1_y0_V_reg_182;
reg   [7:0] triangle_2ds_1_x1_V_reg_187;
reg   [7:0] triangle_2ds_1_y1_V_reg_192;
reg   [7:0] triangle_2ds_1_x2_V_reg_197;
reg   [7:0] triangle_2ds_1_y2_V_reg_202;
reg   [7:0] triangle_2ds_1_z_V_reg_207;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_done;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_idle;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_ready;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_Input_1_V_TREADY;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_done;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_idle;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_ready;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_Input_1_V_TREADY;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_done;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_idle;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_ready;
wire    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_Input_1_V_TREADY;
wire    grp_projection_fu_78_ap_start;
wire    grp_projection_fu_78_ap_done;
wire    grp_projection_fu_78_ap_idle;
wire    grp_projection_fu_78_ap_ready;
wire   [7:0] grp_projection_fu_78_ap_return_0;
wire   [7:0] grp_projection_fu_78_ap_return_1;
wire   [7:0] grp_projection_fu_78_ap_return_2;
wire   [7:0] grp_projection_fu_78_ap_return_3;
wire   [7:0] grp_projection_fu_78_ap_return_4;
wire   [7:0] grp_projection_fu_78_ap_return_5;
wire   [7:0] grp_projection_fu_78_ap_return_6;
wire    grp_rasterization1_fu_85_ap_start;
wire    grp_rasterization1_fu_85_ap_done;
wire    grp_rasterization1_fu_85_ap_idle;
wire    grp_rasterization1_fu_85_ap_ready;
wire   [31:0] grp_rasterization1_fu_85_Output_1_V_TDATA;
wire    grp_rasterization1_fu_85_Output_1_V_TVALID;
wire    grp_rasterization1_fu_85_Output_1_V_TREADY;
wire   [31:0] grp_rasterization1_fu_85_Output_2_V_TDATA;
wire    grp_rasterization1_fu_85_Output_2_V_TVALID;
wire    grp_rasterization1_fu_85_Output_2_V_TREADY;
reg    grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_projection_fu_78_ap_start_reg;
reg    grp_rasterization1_fu_85_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [31:0] add_ln320_fu_118_p2;
reg    ap_block_state1;
wire    ap_CS_fsm_state12;
wire    regslice_both_Output_1_V_U_apdone_blk;
wire    regslice_both_Output_2_V_U_apdone_blk;
reg    ap_block_state12;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_block_state9_on_subcall_done;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    regslice_both_Input_1_V_U_apdone_blk;
wire   [31:0] Input_1_V_TDATA_int_regslice;
wire    Input_1_V_TVALID_int_regslice;
reg    Input_1_V_TREADY_int_regslice;
wire    regslice_both_Input_1_V_U_ack_in;
wire    Output_1_V_TREADY_int_regslice;
wire    regslice_both_Output_1_V_U_vld_out;
wire    Output_2_V_TREADY_int_regslice;
wire    regslice_both_Output_2_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 cnt = 32'd0;
#0 grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg = 1'b0;
#0 grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg = 1'b0;
#0 grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg = 1'b0;
#0 grp_projection_fu_78_ap_start_reg = 1'b0;
#0 grp_rasterization1_fu_85_ap_start_reg = 1'b0;
end

data_redir_m_data_redir_m_Pipeline_VITIS_LOOP_295_1 grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start),
    .ap_done(grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_done),
    .ap_idle(grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_idle),
    .ap_ready(grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_ready),
    .Input_1_V_TVALID(Input_1_V_TVALID_int_regslice),
    .Input_1_V_TDATA(Input_1_V_TDATA_int_regslice),
    .Input_1_V_TREADY(grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_Input_1_V_TREADY)
);

data_redir_m_data_redir_m_Pipeline_VITIS_LOOP_298_2 grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start),
    .ap_done(grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_done),
    .ap_idle(grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_idle),
    .ap_ready(grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_ready),
    .Input_1_V_TVALID(Input_1_V_TVALID_int_regslice),
    .Input_1_V_TDATA(Input_1_V_TDATA_int_regslice),
    .Input_1_V_TREADY(grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_Input_1_V_TREADY)
);

data_redir_m_data_redir_m_Pipeline_VITIS_LOOP_301_3 grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start),
    .ap_done(grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_done),
    .ap_idle(grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_idle),
    .ap_ready(grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_ready),
    .Input_1_V_TVALID(Input_1_V_TVALID_int_regslice),
    .Input_1_V_TDATA(Input_1_V_TDATA_int_regslice),
    .Input_1_V_TREADY(grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_Input_1_V_TREADY)
);

data_redir_m_projection grp_projection_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_projection_fu_78_ap_start),
    .ap_done(grp_projection_fu_78_ap_done),
    .ap_idle(grp_projection_fu_78_ap_idle),
    .ap_ready(grp_projection_fu_78_ap_ready),
    .input_lo(tmp_reg_162),
    .input_mi(tmp_3_reg_167),
    .input_hi(trunc_ln155_reg_172),
    .ap_return_0(grp_projection_fu_78_ap_return_0),
    .ap_return_1(grp_projection_fu_78_ap_return_1),
    .ap_return_2(grp_projection_fu_78_ap_return_2),
    .ap_return_3(grp_projection_fu_78_ap_return_3),
    .ap_return_4(grp_projection_fu_78_ap_return_4),
    .ap_return_5(grp_projection_fu_78_ap_return_5),
    .ap_return_6(grp_projection_fu_78_ap_return_6)
);

data_redir_m_rasterization1 grp_rasterization1_fu_85(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rasterization1_fu_85_ap_start),
    .ap_done(grp_rasterization1_fu_85_ap_done),
    .ap_idle(grp_rasterization1_fu_85_ap_idle),
    .ap_ready(grp_rasterization1_fu_85_ap_ready),
    .triangle_2d_x0(triangle_2ds_1_x0_V_reg_177),
    .triangle_2d_y0(triangle_2ds_1_y0_V_reg_182),
    .triangle_2d_x1(triangle_2ds_1_x1_V_reg_187),
    .triangle_2d_y1(triangle_2ds_1_y1_V_reg_192),
    .triangle_2d_x2(triangle_2ds_1_x2_V_reg_197),
    .triangle_2d_y2(triangle_2ds_1_y2_V_reg_202),
    .triangle_2d_z(triangle_2ds_1_z_V_reg_207),
    .Output_1_V_TDATA(grp_rasterization1_fu_85_Output_1_V_TDATA),
    .Output_1_V_TVALID(grp_rasterization1_fu_85_Output_1_V_TVALID),
    .Output_1_V_TREADY(grp_rasterization1_fu_85_Output_1_V_TREADY),
    .Output_2_V_TDATA(grp_rasterization1_fu_85_Output_2_V_TDATA),
    .Output_2_V_TVALID(grp_rasterization1_fu_85_Output_2_V_TVALID),
    .Output_2_V_TREADY(grp_rasterization1_fu_85_Output_2_V_TREADY)
);

data_redir_m_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Input_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Input_1_V_TDATA),
    .vld_in(Input_1_V_TVALID),
    .ack_in(regslice_both_Input_1_V_U_ack_in),
    .data_out(Input_1_V_TDATA_int_regslice),
    .vld_out(Input_1_V_TVALID_int_regslice),
    .ack_out(Input_1_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_Input_1_V_U_apdone_blk)
);

data_redir_m_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Output_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_rasterization1_fu_85_Output_1_V_TDATA),
    .vld_in(grp_rasterization1_fu_85_Output_1_V_TVALID),
    .ack_in(Output_1_V_TREADY_int_regslice),
    .data_out(Output_1_V_TDATA),
    .vld_out(regslice_both_Output_1_V_U_vld_out),
    .ack_out(Output_1_V_TREADY),
    .apdone_blk(regslice_both_Output_1_V_U_apdone_blk)
);

data_redir_m_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Output_2_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_rasterization1_fu_85_Output_2_V_TDATA),
    .vld_in(grp_rasterization1_fu_85_Output_2_V_TVALID),
    .ack_in(Output_2_V_TREADY_int_regslice),
    .data_out(Output_2_V_TDATA),
    .vld_out(regslice_both_Output_2_V_U_vld_out),
    .ack_out(Output_2_V_TREADY),
    .apdone_blk(regslice_both_Output_2_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_ready == 1'b1)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_ready == 1'b1)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_ready == 1'b1)) begin
            grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_projection_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_projection_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_projection_fu_78_ap_ready == 1'b1)) begin
            grp_projection_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rasterization1_fu_85_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_rasterization1_fu_85_ap_start_reg <= 1'b1;
        end else if ((grp_rasterization1_fu_85_ap_ready == 1'b1)) begin
            grp_rasterization1_fu_85_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cnt <= add_ln320_fu_118_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_3_reg_167 <= Input_1_V_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_162 <= Input_1_V_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        triangle_2ds_1_x0_V_reg_177 <= grp_projection_fu_78_ap_return_0;
        triangle_2ds_1_x1_V_reg_187 <= grp_projection_fu_78_ap_return_2;
        triangle_2ds_1_x2_V_reg_197 <= grp_projection_fu_78_ap_return_4;
        triangle_2ds_1_y0_V_reg_182 <= grp_projection_fu_78_ap_return_1;
        triangle_2ds_1_y1_V_reg_192 <= grp_projection_fu_78_ap_return_3;
        triangle_2ds_1_y2_V_reg_202 <= grp_projection_fu_78_ap_return_5;
        triangle_2ds_1_z_V_reg_207 <= grp_projection_fu_78_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln155_reg_172 <= trunc_ln155_fu_130_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        Input_1_V_TDATA_blk_n = Input_1_V_TVALID_int_regslice;
    end else begin
        Input_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (1'b1 == Input_1_V_TVALID_int_regslice)) | ((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice)) | (~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        Input_1_V_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Input_1_V_TREADY_int_regslice = grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_Input_1_V_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Input_1_V_TREADY_int_regslice = grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_Input_1_V_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Input_1_V_TREADY_int_regslice = grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_Input_1_V_TREADY;
    end else begin
        Input_1_V_TREADY_int_regslice = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_rasterization1_fu_85_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_Output_2_V_U_apdone_blk == 1'b1) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == Input_1_V_TVALID_int_regslice)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == Input_1_V_TVALID_int_regslice)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_Output_2_V_U_apdone_blk == 1'b1) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_Output_2_V_U_apdone_blk == 1'b1) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b1 == Input_1_V_TVALID_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_rasterization1_fu_85_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((regslice_both_Output_2_V_U_apdone_blk == 1'b1) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Input_1_V_TREADY = regslice_both_Input_1_V_U_ack_in;

assign Output_1_V_TVALID = regslice_both_Output_1_V_U_vld_out;

assign Output_2_V_TVALID = regslice_both_Output_2_V_U_vld_out;

assign add_ln320_fu_118_p2 = (cnt + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((regslice_both_Output_2_V_U_apdone_blk == 1'b1) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = ((grp_projection_fu_78_ap_done == 1'b0) | (grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start = grp_data_redir_m_Pipeline_VITIS_LOOP_295_1_fu_60_ap_start_reg;

assign grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start = grp_data_redir_m_Pipeline_VITIS_LOOP_298_2_fu_66_ap_start_reg;

assign grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start = grp_data_redir_m_Pipeline_VITIS_LOOP_301_3_fu_72_ap_start_reg;

assign grp_projection_fu_78_ap_start = grp_projection_fu_78_ap_start_reg;

assign grp_rasterization1_fu_85_Output_1_V_TREADY = (ap_CS_fsm_state11 & Output_1_V_TREADY_int_regslice);

assign grp_rasterization1_fu_85_Output_2_V_TREADY = (ap_CS_fsm_state11 & Output_2_V_TREADY_int_regslice);

assign grp_rasterization1_fu_85_ap_start = grp_rasterization1_fu_85_ap_start_reg;

assign trunc_ln155_fu_130_p1 = Input_1_V_TDATA_int_regslice[7:0];

endmodule //data_redir_m
