
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008755                       # Number of seconds simulated (Second)
simTicks                                   8754991000                       # Number of ticks simulated (Tick)
finalTick                                  8754991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.80                       # Real time elapsed on the host (Second)
hostTickRate                               1508342902                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8558420                       # Number of bytes of host memory used (Byte)
simInsts                                      2289722                       # Number of instructions simulated (Count)
simOps                                        3954643                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   394464                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     681284                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          8754991                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data         699292                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            699292                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        699292                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           699292                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        12460                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           12460                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        12460                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          12460                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1111935000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1111935000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1111935000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1111935000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       711752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        711752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       711752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       711752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017506                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017506                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017506                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017506                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 89240.369181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 89240.369181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 89240.369181                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 89240.369181                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         2074                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              2074                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12460                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12460                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12460                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12460                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1087015000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1087015000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1087015000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1087015000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017506                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017506                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017506                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017506                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 87240.369181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 87240.369181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 87240.369181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 87240.369181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  10412                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       505512                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          505512                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        10407                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         10407                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    929434000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    929434000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       515919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       515919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.020172                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.020172                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 89308.542327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 89308.542327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        10407                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        10407                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    908620000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    908620000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.020172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 87308.542327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 87308.542327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       193780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         193780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2053                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2053                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    182501000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    182501000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       195833                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       195833                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010483                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010483                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 88894.788115                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 88894.788115                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2053                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2053                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    178395000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    178395000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010483                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010483                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86894.788115                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86894.788115                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1929.661791                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               280797                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              10412                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.968594                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1929.661791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.942218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.942218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          864                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1171                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1435964                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1435964                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts      2289722                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps       3954643                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses      3841934                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses       148551                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        23349                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       320197                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts      3841934                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts       148551                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads      5558520                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites      3023421                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads       216950                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites       120922                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      2319752                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      1913032                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      1436715                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites         8117                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs       711971                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts       516113                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts       195858                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles      8754991                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches       363579                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        13243      0.33%      0.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      3106935     78.56%     78.89% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult          652      0.02%     78.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv        34863      0.88%     79.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd         6792      0.17%     79.96% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.96% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt          208      0.01%     79.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult         4000      0.10%     80.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     80.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     80.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     80.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     80.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd         6434      0.16%     80.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     80.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu        23023      0.58%     80.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            6      0.00%     80.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt        13052      0.33%     81.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc        15419      0.39%     81.53% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     81.53% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     81.53% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift          345      0.01%     81.54% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     81.54% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     81.54% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     81.54% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd         6000      0.15%     81.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     81.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     81.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt         6000      0.15%     81.85% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv         2000      0.05%     81.90% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     81.90% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult         4000      0.10%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead       484164     12.24%     94.24% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite       177051      4.48%     98.72% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead        31949      0.81%     99.52% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite        18807      0.48%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total      3954943                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst        3064952                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3064952                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3064952                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3064952                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1454                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1454                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1454                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1454                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    114700000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    114700000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    114700000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    114700000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3066406                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3066406                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3066406                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3066406                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000474                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000474                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000474                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000474                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78885.832187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78885.832187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78885.832187                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78885.832187                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1454                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1454                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1454                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1454                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    111792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    111792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    111792000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    111792000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76885.832187                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76885.832187                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76885.832187                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76885.832187                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1198                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3064952                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3064952                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1454                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1454                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    114700000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    114700000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3066406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3066406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000474                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000474                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78885.832187                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78885.832187                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1454                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1454                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    111792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    111792000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76885.832187                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76885.832187                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           252.834619                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               534001                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1198                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             445.743740                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   252.834619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.987635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.987635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6134266                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6134266                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                  516127                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  195861                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1162                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        94                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3066460                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       250                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    65                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                11861                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           2078                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               9553                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2053                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2053                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           11861                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4106                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        35332                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    39438                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        93056                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       930176                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1023232                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                21                       # Total snoops (Count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               13935                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     13935    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 13935                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             29672000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4362000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            37380000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           25524                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        11610                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               443                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              2728                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 3171                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              443                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             2728                       # number of overall hits (Count)
system.l2cache.overallHits::total                3171                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1011                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            9732                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              10743                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1011                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           9732                       # number of overall misses (Count)
system.l2cache.overallMisses::total             10743                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     98127000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    992346000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1090473000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     98127000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    992346000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1090473000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1454                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         12460                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            13914                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1454                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        12460                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           13914                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.695323                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.781059                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.772100                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.695323                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.781059                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.772100                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 97059.347181                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 101967.324291                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 101505.445406                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 97059.347181                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 101967.324291                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 101505.445406                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks               4                       # number of writebacks (Count)
system.l2cache.writebacks::total                    4                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1011                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         9732                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          10743                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1011                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         9732                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         10743                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     77907000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    797706000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    875613000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     77907000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    797706000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    875613000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.695323                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.781059                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.772100                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.695323                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.781059                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.772100                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 77059.347181                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 81967.324291                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 81505.445406                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 77059.347181                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 81967.324291                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 81505.445406                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                        21                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data           389                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              389                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1664                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1664                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    164067000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    164067000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.810521                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.810521                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 98597.956731                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 98597.956731                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1664                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1664                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    130787000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    130787000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.810521                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.810521                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 78597.956731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 78597.956731                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          443                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         2339                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         2782                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1011                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         8068                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         9079                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     98127000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    828279000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    926406000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1454                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        10407                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        11861                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.695323                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.775247                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.765450                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97059.347181                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 102662.245910                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 102038.330213                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1011                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         8068                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         9079                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     77907000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    666919000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    744826000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.695323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.775247                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.765450                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77059.347181                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 82662.245910                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 82038.330213                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         2074                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         2074                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         2074                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         2074                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             6511.142650                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                      48                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                    21                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.285714                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   745.527350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  5765.615301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.045503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.351905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.397409                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        10722                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              12                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             859                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            9848                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.654419                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                214935                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               214935                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1011.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      9732.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000575500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                23738                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10743                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           4                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10743                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10743                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     4                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10742                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   687552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               78532576.44696608                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               29240.46409642                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8754894000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      814636.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        64704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       622848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7390527.300370725803                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 71142049.146595358849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1011                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         9732                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     26029500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    297614750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25746.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30581.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        64704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       622848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          687552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        64704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        64704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          9732                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10743                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         7390527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        71142049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           78532576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      7390527                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        7390527                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        29240                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             29240                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        29240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        7390527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       71142049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          78561817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10743                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          877                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                122213000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               53715000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           323644250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11376.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30126.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 5726                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         5016                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   137.046252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    96.326641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   181.224028                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3288     65.55%     65.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1186     23.64%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          198      3.95%     93.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           90      1.79%     94.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           50      1.00%     95.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           36      0.72%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           32      0.64%     97.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           27      0.54%     97.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          109      2.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         5016                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 687552                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                78.532576                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         18121320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          9627915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39648420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 690855360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2772013170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1027589760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4557855945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    520.600872                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2645441500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    292240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   5817309500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         17700060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          9407805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        37056600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 690855360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2479587780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1273842720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4508450325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    514.957734                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3286997250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    292240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5175753750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9079                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             4                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                17                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1664                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1664                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9079                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        21507                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        21507                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   21507                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       687808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       687808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   687808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10743                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10743    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10743                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8754991000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            10780000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           57790250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          10764                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           21                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000024                       # Number of seconds simulated (Second)
simTicks                                     24034000                       # Number of ticks simulated (Tick)
finalTick                                  8779025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.02                       # Real time elapsed on the host (Second)
hostTickRate                               1218880115                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8558816                       # Number of bytes of host memory used (Byte)
simInsts                                      2297732                       # Number of instructions simulated (Count)
simOps                                        3968661                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                115121448                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  198468774                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            24034                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data           3003                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3003                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3003                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3003                       # number of overall hits (Count)
system.cpu.dcache.demandAccesses::cpu.data         3003                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          3003                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         3003                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         3003                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.replacements                      0                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2002                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2002                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data         2002                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         2002                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data         1001                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1001                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data         1001                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1001                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          823                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1217                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses               6006                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses              6006                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts         8010                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps         14018                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses        11015                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses         6002                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts         1000                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts        11015                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts         6002                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads        11022                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites         6011                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads         7000                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites         5002                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads         5002                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites         6004                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads         5007                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs         3003                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts         2002                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts         1001                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles        24034                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches         1002                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            1      0.01%      0.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu         8013     57.16%     57.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     57.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     57.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd         1001      7.14%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd         1000      7.13%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     71.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult         1000      7.13%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            1      0.01%     78.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            1      0.01%     78.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead         2001     14.27%     92.87% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite         1000      7.13%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total        14018                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst           9014                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              9014                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          9014                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             9014                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst         9014                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          9014                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         9014                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         9014                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         9014                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            9014                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst         9014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         9014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              18028                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             18028                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                    2002                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    1001                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    9014                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                   0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                    nan                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                   nan                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                         0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                     0                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.snoop_filter.totRequests               0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                   10722                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst         1002                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data         9720                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.061157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.593262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.654419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        10722                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             794                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            9918                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.654419                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                    6                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        4.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            1                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                      0                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy      2407110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      7201920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       11456745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    476.689065                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     18700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      4554000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy       336870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      8945280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       11126070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    462.930432                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     23254000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.membus.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     24034000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000079                       # Number of seconds simulated (Second)
simTicks                                     79413000                       # Number of ticks simulated (Tick)
finalTick                                  8858438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.12                       # Real time elapsed on the host (Second)
hostTickRate                                683615960                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8566664                       # Number of bytes of host memory used (Byte)
simInsts                                      2310928                       # Number of instructions simulated (Count)
simOps                                        3994419                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 19823343                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   34252929                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            79413                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data           4887                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4887                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4887                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4887                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          113                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             113                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          113                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            113                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data      7054000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total      7054000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data      7054000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total      7054000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.022600                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.022600                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.022600                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.022600                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 62424.778761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62424.778761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62424.778761                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62424.778761                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           23                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                23                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          113                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          113                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data      6828000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total      6828000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data      6828000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total      6828000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60424.778761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60424.778761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60424.778761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60424.778761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    113                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3483                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3483                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           88                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            88                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      4665000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      4665000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.024643                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.024643                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53011.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53011.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           88                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      4489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      4489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.024643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.024643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51011.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51011.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1404                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1404                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           25                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           25                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2389000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2389000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.017495                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.017495                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        95560                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        95560                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2339000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2339000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017495                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017495                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        93560                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        93560                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               438958                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2161                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             203.127256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          578                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1359                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              10113                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             10113                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts        13196                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps         25758                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses        24311                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses         2643                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          283                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts         2519                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts        24311                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts         2643                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads        29506                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites        16539                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads         3676                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites         2400                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads        14975                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites         9822                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads        10987                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs         5007                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts         3576                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts         1431                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 79412.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches         2976                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass          214      0.83%      0.83% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu        19118     74.19%     75.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult           13      0.05%     75.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv          118      0.46%     75.53% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd           51      0.20%     75.73% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.73% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt           48      0.19%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd           14      0.05%     75.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu           45      0.17%     76.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     76.14% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt           38      0.15%     76.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc           96      0.37%     76.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     76.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     76.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            5      0.02%     76.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     76.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     76.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     76.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd         1000      3.88%     80.56% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.56% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            2      0.01%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead         2417      9.38%     89.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite         1269      4.92%     94.87% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead         1159      4.50%     99.37% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite          162      0.63%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total        25769                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst          15725                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             15725                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         15725                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            15725                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          362                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             362                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          362                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            362                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     31133000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     31133000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     31133000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     31133000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        16087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         16087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        16087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        16087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.022503                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.022503                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.022503                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.022503                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86002.762431                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86002.762431                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86002.762431                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86002.762431                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          362                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          362                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     30409000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     30409000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     30409000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     30409000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.022503                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.022503                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.022503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.022503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84002.762431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84002.762431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84002.762431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84002.762431                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    362                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        15725                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           15725                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          362                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           362                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     31133000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     31133000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        16087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        16087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.022503                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.022503                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86002.762431                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86002.762431                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          362                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          362                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     30409000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     30409000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.022503                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.022503                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84002.762431                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84002.762431                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2557506                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                618                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4138.359223                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          163                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              32536                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             32536                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                    3576                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    1431                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        34                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   16113                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        59                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                  450                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty             25                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                470                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                  25                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                 25                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             450                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1086                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port          339                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                     1425                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        23168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                     31872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                20                       # Total snoops (Count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                 495                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                       495    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                   495                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy               996000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1086000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy              339000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests             950                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests          475                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                76                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                62                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  138                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               76                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data               62                       # number of overall hits (Count)
system.l2cache.overallHits::total                 138                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             286                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data              51                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total                337                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            286                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data             51                       # number of overall misses (Count)
system.l2cache.overallMisses::total               337                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     27727000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data      5187000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      32914000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     27727000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data      5187000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     32914000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           362                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data           113                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total              475                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          362                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data          113                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total             475                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.790055                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.451327                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.709474                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.790055                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.451327                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.709474                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 96947.552448                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 101705.882353                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 97667.655786                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 96947.552448                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 101705.882353                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 97667.655786                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks               2                       # number of writebacks (Count)
system.l2cache.writebacks::total                    2                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          286                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data           51                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total            337                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          286                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data           51                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total           337                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     22007000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data      4167000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     26174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     22007000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data      4167000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     26174000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.790055                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.451327                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.709474                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.790055                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.451327                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.709474                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 76947.552448                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 81705.882353                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 77667.655786                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 76947.552448                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 81705.882353                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 77667.655786                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                        20                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data             5                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                5                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data           20                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total             20                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data      2159000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total      2159000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data           25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total           25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.800000                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.800000                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data       107950                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total       107950                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data           20                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total           20                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      1759000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      1759000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.800000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.800000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data        87950                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total        87950                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           76                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           57                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          133                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          286                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           31                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          317                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     27727000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      3028000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     30755000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          362                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data           88                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          450                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.790055                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.352273                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.704444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 96947.552448                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 97677.419355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97018.927445                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          286                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           31                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          317                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     22007000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      2408000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     24415000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.790055                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.352273                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.704444                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 76947.552448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77677.419355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77018.927445                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks           23                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total           23                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks           23                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total           23                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            10878.173399                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   26426                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 11059                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.389547                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst  1135.748998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  9742.424402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.069321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.594630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.663951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        11039                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              53                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             284                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             560                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3           10142                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.673767                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                  7937                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                 7937                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples        51.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000563000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  696                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          337                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           2                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        337                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        5.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    337                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     2                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      337                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    21568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               271592812.25995743                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1611826.77899085                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      103445000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      305147.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        18304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data         3264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 230491229.395690888166                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 41101582.864266559482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          286                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data           51                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      7329250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data      1547750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25626.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30348.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        18304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data         3264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           21568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        18304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        18304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data            51                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       230491229                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        41101583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          271592812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    230491229                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      230491229                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1611827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1611827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1611827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      230491229                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       41101583                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         273204639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   337                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  2558250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                1685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             8877000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7591.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26341.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  246                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           84                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   238.476190                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   160.092999                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   244.028760                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           30     35.71%     35.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           27     32.14%     67.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            8      9.52%     77.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           11     13.10%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            1      1.19%     91.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            1      1.19%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            1      1.19%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      1.19%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            4      4.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           84                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  21568                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               271.592812                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           328440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           163185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         1185240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 6146400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     30676260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      4662240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       43161765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    543.510068                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     11861750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      2600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     64951250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           321300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           155595                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1220940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 6146400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     29090520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      5997600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       42932355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    540.621246                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     15340250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      2600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     61472750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 317                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             2                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                18                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 20                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                20                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            317                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port          694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total          694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     694                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port        21696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total        21696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    21696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                337                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      337    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  337                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     79413000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              365000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            1795000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            357                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
