// Seed: 4270781620
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wire  id_4
);
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd60,
    parameter id_10 = 32'd4,
    parameter id_23 = 32'd28,
    parameter id_23 = 32'd27,
    parameter id_3  = 32'd50,
    parameter id_7  = 32'd48
) (
    input wor _id_0,
    output tri1 id_1,
    input wand id_2,
    input supply1 _id_3,
    output supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input supply1 _id_7,
    input wand id_8,
    input tri0 id_9,
    input wire _id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input tri id_14,
    input wand id_15,
    input wire id_16,
    output uwire id_17,
    input uwire id_18
);
  wire id_20, id_21;
  wand id_22;
  parameter id_23 = -1;
  logic [id_7  &&  -1 : 1] id_24;
  ;
  defparam id_23.id_23 = id_23;
  assign id_24 = 1;
  wire id_25, id_26;
  wire [id_3 : id_0] id_27;
  assign id_22 = -1'h0;
  defparam id_23.id_23 = id_23;
  assign id_4  = 1'b0;
  wire [1 : id_10  |  id_23] id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  assign id_24 = id_32;
  wire id_35;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_15,
      id_13,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
