#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec  6 18:08:52 2020
# Process ID: 18588
# Current directory: D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log lab7_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7_1.tcl
# Log file: D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1/lab7_1.vds
# Journal file: D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab7_1.tcl -notrace
Command: synth_design -top lab7_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7_1' [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:91]
INFO: [Synth 8-6157] synthesizing module 'my_clock_divider' [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:4]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'my_clock_divider' (1#1) [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (2#1) [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'One_Pulse' [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'One_Pulse' (3#1) [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Logic_Design_Lab/Lab7/lab7_1/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Logic_Design_Lab/Lab7/lab7_1/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [D:/Logic_Design_Lab/Lab7/lab7_1/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [D:/Logic_Design_Lab/Lab7/lab7_1/mem_addr_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (5#1) [D:/Logic_Design_Lab/Lab7/lab7_1/mem_addr_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1/.Xil/Vivado-18588-Neilsons/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1/.Xil/Vivado-18588-Neilsons/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Logic_Design_Lab/Lab7/lab7_1/vga.v:6]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HS bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 800 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VS bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 525 - type: integer 
	Parameter hsync_default bound to: 1'b1 
	Parameter vsync_default bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (7#1) [D:/Logic_Design_Lab/Lab7/lab7_1/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/Logic_Design_Lab/Lab7/lab7_1/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab7_1' (9#1) [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.v:91]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1030.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top_inst/blk_mem_gen_0_inst'
Finished Parsing XDC File [d:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top_inst/blk_mem_gen_0_inst'
Parsing XDC File [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.xdc]
Finished Parsing XDC File [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Logic_Design_Lab/Lab7/lab7_1/lab7_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1038.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_inst/blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1038.602 ; gain = 8.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.887 ; gain = 12.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1044.578 ; gain = 14.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \top_inst/blk_mem_gen_0_inst  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    39|
|4     |LUT1        |    17|
|5     |LUT2        |    44|
|6     |LUT3        |    31|
|7     |LUT4        |    41|
|8     |LUT5        |    32|
|9     |LUT6        |    28|
|10    |FDCE        |     8|
|11    |FDRE        |    64|
|12    |FDSE        |     2|
|13    |IBUF        |     4|
|14    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.344 ; gain = 20.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1050.344 ; gain = 11.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1050.344 ; gain = 20.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1062.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.395 ; gain = 32.371
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Design_Lab/Lab7/lab7_1/project_1/project_1.runs/synth_1/lab7_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7_1_utilization_synth.rpt -pb lab7_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 18:09:31 2020...
