Loading plugins phase: Elapsed time ==> 0s.551ms
Initializing data phase: Elapsed time ==> 6s.316ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -d CY8C5568AXI-060 -s C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 15s.189ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.393ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IGVC 2013.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -dcpsoc3 IGVC 2013.v -verilog
======================================================================

======================================================================
Compiling:  IGVC 2013.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -dcpsoc3 IGVC 2013.v -verilog
======================================================================

======================================================================
Compiling:  IGVC 2013.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -dcpsoc3 -verilog IGVC 2013.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jan 17 15:51:41 2013


======================================================================
Compiling:  IGVC 2013.v
Program  :   vpp
Options  :    -yv2 -q10 IGVC 2013.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jan 17 15:51:42 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\bI2C_v3_1\bI2C_v3_1.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IGVC 2013.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\bI2C_v3_1\bI2C_v3_1.v (line 838, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\bI2C_v3_1\bI2C_v3_1.v (line 917, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 685, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 705, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IGVC 2013.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -dcpsoc3 -verilog IGVC 2013.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jan 17 15:51:45 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\codegentemp\IGVC 2013.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\codegentemp\IGVC 2013.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\bI2C_v3_1\bI2C_v3_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  IGVC 2013.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -dcpsoc3 -verilog IGVC 2013.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jan 17 16:00:51 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\codegentemp\IGVC 2013.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\codegentemp\IGVC 2013.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\bI2C_v3_1\bI2C_v3_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:bI2C_UDB:ctrl_hw_addr_en\
	\I2C:bI2C_UDB:scl_went_high\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_47
	\I2C:Net_847\
	Net_48
	\I2C:Net_875\
	\Servo_0:Net_101\
	\Servo_0:PWMUDB:ctrl_cmpmode2_2\
	\Servo_0:PWMUDB:ctrl_cmpmode2_1\
	\Servo_0:PWMUDB:ctrl_cmpmode2_0\
	\Servo_0:PWMUDB:ctrl_cmpmode1_2\
	\Servo_0:PWMUDB:ctrl_cmpmode1_1\
	\Servo_0:PWMUDB:ctrl_cmpmode1_0\
	\Servo_0:PWMUDB:capt_rising\
	\Servo_0:PWMUDB:capt_falling\
	\Servo_0:PWMUDB:trig_rise\
	\Servo_0:PWMUDB:trig_fall\
	\Servo_0:PWMUDB:sc_kill\
	\Servo_0:PWMUDB:km_run\
	\Servo_0:PWMUDB:min_kill\
	\Servo_0:PWMUDB:km_tc\
	\Servo_0:PWMUDB:db_tc\
	\Servo_0:PWMUDB:dith_sel\
	\Servo_0:Net_96\
	\Servo_0:PWMUDB:MODULE_3:b_31\
	\Servo_0:PWMUDB:MODULE_3:b_30\
	\Servo_0:PWMUDB:MODULE_3:b_29\
	\Servo_0:PWMUDB:MODULE_3:b_28\
	\Servo_0:PWMUDB:MODULE_3:b_27\
	\Servo_0:PWMUDB:MODULE_3:b_26\
	\Servo_0:PWMUDB:MODULE_3:b_25\
	\Servo_0:PWMUDB:MODULE_3:b_24\
	\Servo_0:PWMUDB:MODULE_3:b_23\
	\Servo_0:PWMUDB:MODULE_3:b_22\
	\Servo_0:PWMUDB:MODULE_3:b_21\
	\Servo_0:PWMUDB:MODULE_3:b_20\
	\Servo_0:PWMUDB:MODULE_3:b_19\
	\Servo_0:PWMUDB:MODULE_3:b_18\
	\Servo_0:PWMUDB:MODULE_3:b_17\
	\Servo_0:PWMUDB:MODULE_3:b_16\
	\Servo_0:PWMUDB:MODULE_3:b_15\
	\Servo_0:PWMUDB:MODULE_3:b_14\
	\Servo_0:PWMUDB:MODULE_3:b_13\
	\Servo_0:PWMUDB:MODULE_3:b_12\
	\Servo_0:PWMUDB:MODULE_3:b_11\
	\Servo_0:PWMUDB:MODULE_3:b_10\
	\Servo_0:PWMUDB:MODULE_3:b_9\
	\Servo_0:PWMUDB:MODULE_3:b_8\
	\Servo_0:PWMUDB:MODULE_3:b_7\
	\Servo_0:PWMUDB:MODULE_3:b_6\
	\Servo_0:PWMUDB:MODULE_3:b_5\
	\Servo_0:PWMUDB:MODULE_3:b_4\
	\Servo_0:PWMUDB:MODULE_3:b_3\
	\Servo_0:PWMUDB:MODULE_3:b_2\
	\Servo_0:PWMUDB:MODULE_3:b_1\
	\Servo_0:PWMUDB:MODULE_3:b_0\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_31\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_30\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_29\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_28\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_27\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_26\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_25\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:a_24\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_31\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_30\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_29\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_28\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_27\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_26\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_25\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_24\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_23\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_22\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_21\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_20\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_19\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_18\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_17\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_16\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_15\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_14\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_13\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_12\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_11\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_10\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_9\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_8\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_7\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_6\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_5\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_4\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_3\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_2\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_1\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:b_0\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_31\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_30\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_29\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_28\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_27\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_26\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_25\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_24\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_23\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_22\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_21\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_20\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_19\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_18\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_17\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_16\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_15\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_14\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_13\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_12\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_11\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_10\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_9\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_8\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_7\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_6\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_5\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_4\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_3\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:s_2\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_131
	Net_125
	Net_124
	\Servo_0:Net_113\
	\Servo_0:Net_107\
	\Servo_0:Net_114\
	\Servo_1:Net_101\
	\Servo_1:PWMUDB:ctrl_cmpmode2_2\
	\Servo_1:PWMUDB:ctrl_cmpmode2_1\
	\Servo_1:PWMUDB:ctrl_cmpmode2_0\
	\Servo_1:PWMUDB:ctrl_cmpmode1_2\
	\Servo_1:PWMUDB:ctrl_cmpmode1_1\
	\Servo_1:PWMUDB:ctrl_cmpmode1_0\
	\Servo_1:PWMUDB:capt_rising\
	\Servo_1:PWMUDB:capt_falling\
	\Servo_1:PWMUDB:trig_rise\
	\Servo_1:PWMUDB:trig_fall\
	\Servo_1:PWMUDB:sc_kill\
	\Servo_1:PWMUDB:km_run\
	\Servo_1:PWMUDB:min_kill\
	\Servo_1:PWMUDB:km_tc\
	\Servo_1:PWMUDB:db_tc\
	\Servo_1:PWMUDB:dith_sel\
	\Servo_1:Net_96\
	\Servo_1:PWMUDB:MODULE_4:b_31\
	\Servo_1:PWMUDB:MODULE_4:b_30\
	\Servo_1:PWMUDB:MODULE_4:b_29\
	\Servo_1:PWMUDB:MODULE_4:b_28\
	\Servo_1:PWMUDB:MODULE_4:b_27\
	\Servo_1:PWMUDB:MODULE_4:b_26\
	\Servo_1:PWMUDB:MODULE_4:b_25\
	\Servo_1:PWMUDB:MODULE_4:b_24\
	\Servo_1:PWMUDB:MODULE_4:b_23\
	\Servo_1:PWMUDB:MODULE_4:b_22\
	\Servo_1:PWMUDB:MODULE_4:b_21\
	\Servo_1:PWMUDB:MODULE_4:b_20\
	\Servo_1:PWMUDB:MODULE_4:b_19\
	\Servo_1:PWMUDB:MODULE_4:b_18\
	\Servo_1:PWMUDB:MODULE_4:b_17\
	\Servo_1:PWMUDB:MODULE_4:b_16\
	\Servo_1:PWMUDB:MODULE_4:b_15\
	\Servo_1:PWMUDB:MODULE_4:b_14\
	\Servo_1:PWMUDB:MODULE_4:b_13\
	\Servo_1:PWMUDB:MODULE_4:b_12\
	\Servo_1:PWMUDB:MODULE_4:b_11\
	\Servo_1:PWMUDB:MODULE_4:b_10\
	\Servo_1:PWMUDB:MODULE_4:b_9\
	\Servo_1:PWMUDB:MODULE_4:b_8\
	\Servo_1:PWMUDB:MODULE_4:b_7\
	\Servo_1:PWMUDB:MODULE_4:b_6\
	\Servo_1:PWMUDB:MODULE_4:b_5\
	\Servo_1:PWMUDB:MODULE_4:b_4\
	\Servo_1:PWMUDB:MODULE_4:b_3\
	\Servo_1:PWMUDB:MODULE_4:b_2\
	\Servo_1:PWMUDB:MODULE_4:b_1\
	\Servo_1:PWMUDB:MODULE_4:b_0\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_31\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_30\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_29\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_28\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_27\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_26\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_25\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:a_24\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_31\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_30\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_29\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_28\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_27\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_26\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_25\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_24\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_23\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_22\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_21\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_20\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_19\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_18\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_17\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_16\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_15\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_14\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_13\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_12\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_11\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_10\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_9\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_8\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_7\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_6\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_5\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_4\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_3\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_2\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_1\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:b_0\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_31\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_30\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_29\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_28\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_27\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_26\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_25\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_24\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_23\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_22\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_21\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_20\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_19\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_18\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_17\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_16\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_15\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_14\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_13\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_12\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_11\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_10\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_9\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_8\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_7\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_6\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_5\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_4\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_3\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:s_2\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_446
	Net_440
	Net_437
	\Servo_1:Net_113\
	\Servo_1:Net_107\
	\Servo_1:Net_114\
	Net_277
	\Left_Encoder:Net_1129\
	\Left_Encoder:Cnt16:Net_82\
	\Left_Encoder:Cnt16:Net_95\
	\Left_Encoder:Cnt16:Net_91\
	\Left_Encoder:Cnt16:Net_102\
	\Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Left_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Left_Encoder:Net_1127\
	\Right_Encoder:Net_1129\
	\Right_Encoder:Cnt16:Net_82\
	\Right_Encoder:Cnt16:Net_95\
	\Right_Encoder:Cnt16:Net_91\
	\Right_Encoder:Cnt16:Net_102\
	\Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Right_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Right_Encoder:Net_1127\
	\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_410
	\IMU:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\IMU:BUART:sRX:MODULE_8:g1:a0:xeq\
	\IMU:BUART:sRX:MODULE_8:g1:a0:xlt\
	\IMU:BUART:sRX:MODULE_8:g1:a0:xlte\
	\IMU:BUART:sRX:MODULE_8:g1:a0:xgt\
	\IMU:BUART:sRX:MODULE_8:g1:a0:xgte\
	\IMU:BUART:sRX:MODULE_8:lt\
	\IMU:BUART:sRX:MODULE_8:eq\
	\IMU:BUART:sRX:MODULE_8:gt\
	\IMU:BUART:sRX:MODULE_8:gte\
	\IMU:BUART:sRX:MODULE_8:lte\

    Synthesized names
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_31\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_30\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_29\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_28\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_27\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_26\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_25\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_24\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_23\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_22\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_21\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_20\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_19\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_18\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_17\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_16\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_15\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_14\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_13\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_12\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_11\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_10\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_9\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_8\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_7\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_6\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_5\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_4\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_3\
	\Servo_0:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_31\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_30\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_29\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_28\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_27\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_26\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_25\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_24\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_23\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_22\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_21\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_20\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_19\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_18\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_17\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_16\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_15\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_14\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_13\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_12\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_11\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_10\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_9\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_8\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_7\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_6\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_5\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_4\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_3\
	\Servo_1:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 350 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Err_LED_1_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__ADC_In_net_0
Aliasing \I2C:Net_747\ to tmpOE__ADC_In_net_0
Aliasing \I2C:Net_748\ to tmpOE__ADC_In_net_0
Aliasing one to tmpOE__ADC_In_net_0
Aliasing \I2C:bI2C_UDB:status_6\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C:sda_x_wire\
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__ADC_In_net_0
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ to \I2C:scl_x_wire\
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__ADC_In_net_0
Aliasing \Servo_0:PWMUDB:hwCapture\ to zero
Aliasing \Servo_0:PWMUDB:trig_out\ to tmpOE__ADC_In_net_0
Aliasing \Servo_0:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_0:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_0:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_0:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_0:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_0:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_0:PWMUDB:final_kill\ to tmpOE__ADC_In_net_0
Aliasing \Servo_0:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_0:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_0:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_0:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_0:PWMUDB:pwm_temp\ to zero
Aliasing \Servo_0:PWMUDB:status_6\ to zero
Aliasing \Servo_0:PWMUDB:status_4\ to zero
Aliasing \Servo_0:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_0:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_0:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_0:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_0:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_0:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_0:PWMUDB:cs_addr_2\ to \Servo_0:PWMUDB:status_2\
Aliasing \Servo_0:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ADC_In_net_0
Aliasing \Servo_1:PWMUDB:hwCapture\ to zero
Aliasing \Servo_1:PWMUDB:trig_out\ to tmpOE__ADC_In_net_0
Aliasing \Servo_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_1:PWMUDB:final_kill\ to tmpOE__ADC_In_net_0
Aliasing \Servo_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_1:PWMUDB:pwm_temp\ to zero
Aliasing \Servo_1:PWMUDB:status_6\ to zero
Aliasing \Servo_1:PWMUDB:status_4\ to zero
Aliasing \Servo_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_1:PWMUDB:cs_addr_2\ to \Servo_1:PWMUDB:status_2\
Aliasing \Servo_1:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ADC_In_net_0
Aliasing tmpOE__Left_Motor_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Right_Motor_net_0 to tmpOE__ADC_In_net_0
Aliasing \ADC_1:vp_ctl_0\ to zero
Aliasing \ADC_1:vp_ctl_2\ to zero
Aliasing \ADC_1:vn_ctl_1\ to zero
Aliasing \ADC_1:vn_ctl_3\ to zero
Aliasing \ADC_1:vp_ctl_1\ to zero
Aliasing \ADC_1:vp_ctl_3\ to zero
Aliasing \ADC_1:vn_ctl_0\ to zero
Aliasing \ADC_1:vn_ctl_2\ to zero
Aliasing \ADC_1:soc\ to tmpOE__ADC_In_net_0
Aliasing \ADC_1:tmpOE__Bypass_net_0\ to tmpOE__ADC_In_net_0
Aliasing Net_268 to zero
Aliasing tmpOE__Servo_Out_net_1 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Servo_Out_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Err_LED_2_net_0 to tmpOE__ADC_In_net_0
Aliasing \MainTimer:Net_260\ to zero
Aliasing \MainTimer:Net_102\ to tmpOE__ADC_In_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__ADC_In_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__ADC_In_net_0
Aliasing \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Left_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Left_Encoder:Cnt16:CounterUDB:status_1\ to \Left_Encoder:Cnt16:CounterUDB:underflow\
Aliasing \Left_Encoder:bQuadDec:status_4\ to zero
Aliasing \Left_Encoder:bQuadDec:status_5\ to zero
Aliasing \Left_Encoder:bQuadDec:status_6\ to zero
Aliasing \Left_Encoder:Net_1229\ to tmpOE__ADC_In_net_0
Aliasing tmpOE__Left_Encoder_Pins_net_1 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Left_Encoder_Pins_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Right_Encoder_Pins_net_1 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Right_Encoder_Pins_net_0 to tmpOE__ADC_In_net_0
Aliasing \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Right_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Right_Encoder:Cnt16:CounterUDB:status_1\ to \Right_Encoder:Cnt16:CounterUDB:underflow\
Aliasing \Right_Encoder:bQuadDec:status_4\ to zero
Aliasing \Right_Encoder:bQuadDec:status_5\ to zero
Aliasing \Right_Encoder:bQuadDec:status_6\ to zero
Aliasing \Right_Encoder:Net_1229\ to tmpOE__ADC_In_net_0
Aliasing \IMU:BUART:reset_reg_dp\ to zero
Aliasing \IMU:BUART:tx_hd_send_break\ to zero
Aliasing \IMU:BUART:HalfDuplexSend\ to zero
Aliasing \IMU:BUART:FinalParityType_1\ to zero
Aliasing \IMU:BUART:FinalParityType_0\ to zero
Aliasing \IMU:BUART:FinalAddrMode_2\ to zero
Aliasing \IMU:BUART:FinalAddrMode_1\ to zero
Aliasing \IMU:BUART:FinalAddrMode_0\ to zero
Aliasing \IMU:BUART:tx_ctrl_mark\ to zero
Aliasing \IMU:BUART:tx_status_6\ to zero
Aliasing \IMU:BUART:tx_status_5\ to zero
Aliasing \IMU:BUART:tx_status_4\ to zero
Aliasing \IMU:BUART:rx_count7_bit8_wire\ to zero
Aliasing \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ADC_In_net_0
Aliasing \IMU:BUART:sRX:s23Poll:MODIN4_1\ to \IMU:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \IMU:BUART:sRX:s23Poll:MODIN4_0\ to \IMU:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to tmpOE__ADC_In_net_0
Aliasing \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \IMU:BUART:rx_status_1\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_2\ to tmpOE__ADC_In_net_0
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_1\ to tmpOE__ADC_In_net_0
Aliasing \IMU:BUART:sRX:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__ADC_In_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__ADC_In_net_0
Aliasing tmpOE__Soft_Kill_net_0 to tmpOE__ADC_In_net_0
Aliasing \I2C:bI2C_UDB:scl_in_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C:bI2C_UDB:sda_in_last_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \Servo_0:PWMUDB:tc_reg_i\\D\ to \Servo_0:PWMUDB:status_2\
Aliasing \Servo_0:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_0:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_0:PWMUDB:ltch_kill_reg\\D\ to tmpOE__ADC_In_net_0
Aliasing \Servo_0:PWMUDB:min_kill_reg\\D\ to tmpOE__ADC_In_net_0
Aliasing \Servo_1:PWMUDB:tc_reg_i\\D\ to \Servo_1:PWMUDB:status_2\
Aliasing \Servo_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_1:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__ADC_In_net_0
Aliasing \Servo_1:PWMUDB:min_kill_reg\\D\ to tmpOE__ADC_In_net_0
Aliasing \Left_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Left_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Right_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Right_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \IMU:BUART:reset_reg\\D\ to zero
Aliasing Net_411D to zero
Aliasing \IMU:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire tmpOE__Err_LED_1_net_0[9] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[15] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[21] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \I2C:sda_x_wire\[27] = \I2C:Net_643_4\[39]
Removing Rhs of wire \I2C:sda_x_wire\[27] = \I2C:bI2C_UDB:m_sda_out_reg\[251]
Removing Lhs of wire \I2C:tmpOE__Bufoe_SDA_net_0\[28] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:Net_747\[30] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \I2C:scl_x_wire\[32] = \I2C:Net_643_3\[40]
Removing Rhs of wire \I2C:scl_x_wire\[32] = \I2C:bI2C_UDB:m_scl_out_reg\[250]
Removing Lhs of wire \I2C:tmpOE__Bufoe_SCL_net_0\[33] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:Net_748\[35] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \I2C:Net_697\[37] = \I2C:Net_643_5\[38]
Removing Rhs of wire \I2C:Net_697\[37] = \I2C:bI2C_UDB:sts_irq\[62]
Removing Rhs of wire \I2C:Net_767\[42] = \I2C:Net_872\[255]
Removing Lhs of wire one[43] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:status_6\[55] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:status_5\[56] = \I2C:bI2C_UDB:stop_detect\[150]
Removing Rhs of wire \I2C:bI2C_UDB:status_3\[58] = \I2C:bI2C_UDB:m_address_reg\[156]
Removing Rhs of wire \I2C:bI2C_UDB:status_2\[59] = \I2C:bI2C_UDB:master_mode_reg\[157]
Removing Rhs of wire \I2C:bI2C_UDB:status_1\[60] = \I2C:bI2C_UDB:m_lrb_reg\[158]
Removing Rhs of wire \I2C:bI2C_UDB:status_0\[61] = \I2C:bI2C_UDB:m_byte_complete_reg\[159]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_shifter_2\[64] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_1\[65] = \I2C:bI2C_UDB:m_load_dummy\[177]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_0\[66] = \I2C:bI2C_UDB:m_shift_en\[189]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_2\[101] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_0\[103] = \I2C:bI2C_UDB:clkgen_en\[188]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_start_gen\[142] = \I2C:bI2C_UDB:control_reg_7\[136]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_stop_gen\[143] = \I2C:bI2C_UDB:control_reg_6\[137]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_restart_gen\[144] = \I2C:bI2C_UDB:control_reg_5\[138]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_nack\[145] = \I2C:bI2C_UDB:control_reg_4\[139]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_transmit\[147] = \I2C:bI2C_UDB:control_reg_2\[141]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_master_en\[148] = \I2C:bI2C_UDB:control_1\[52]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_slave_en\[149] = \I2C:bI2C_UDB:control_0\[53]
Removing Rhs of wire \I2C:bI2C_UDB:m_reset\[170] = \I2C:bI2C_UDB:master_rst_reg\[253]
Removing Lhs of wire \I2C:bI2C_UDB:bus_busy\[172] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[180] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[210]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb\[182] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[187] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[239]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[190] = \I2C:sda_x_wire\[27]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[191] = \I2C:bI2C_UDB:sda_in_reg\[67]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[192] = \I2C:sda_x_wire\[27]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[193] = \I2C:bI2C_UDB:sda_in_reg\[67]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[194] = \I2C:sda_x_wire\[27]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[195] = \I2C:bI2C_UDB:sda_in_reg\[67]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[197] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[198] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[196]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[199] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[196]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[220] = \I2C:scl_x_wire\[32]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[221] = \I2C:Net_854\[34]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[222] = \I2C:scl_x_wire\[32]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[223] = \I2C:Net_854\[34]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[224] = \I2C:scl_x_wire\[32]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[225] = \I2C:Net_854\[34]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[227] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[228] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[226]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[229] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[226]
Removing Rhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[239] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[230]
Removing Rhs of wire \Servo_0:PWMUDB:ctrl_enable\[274] = \Servo_0:PWMUDB:control_7\[275]
Removing Lhs of wire \Servo_0:PWMUDB:hwCapture\[287] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:hwEnable\[288] = \Servo_0:PWMUDB:ctrl_enable\[274]
Removing Lhs of wire \Servo_0:PWMUDB:trig_out\[292] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:runmode_enable\\R\[294] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:runmode_enable\\S\[295] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:final_enable\[296] = \Servo_0:PWMUDB:runmode_enable\[293]
Removing Lhs of wire \Servo_0:PWMUDB:ltch_kill_reg\\R\[300] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:ltch_kill_reg\\S\[301] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:min_kill_reg\\R\[303] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:min_kill_reg\\S\[304] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:final_kill\[307] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_1\[311] = \Servo_0:PWMUDB:MODULE_3:g2:a0:s_1\[597]
Removing Lhs of wire \Servo_0:PWMUDB:add_vi_vv_MODGEN_3_0\[313] = \Servo_0:PWMUDB:MODULE_3:g2:a0:s_0\[598]
Removing Lhs of wire \Servo_0:PWMUDB:dith_count_1\\R\[314] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:dith_count_1\\S\[315] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:dith_count_0\\R\[316] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:dith_count_0\\S\[317] = zero[2]
Removing Rhs of wire \Servo_0:PWMUDB:compare1\[319] = \Servo_0:PWMUDB:cmp1_less\[320]
Removing Rhs of wire \Servo_0:PWMUDB:compare2\[321] = \Servo_0:PWMUDB:cmp2_less\[322]
Removing Lhs of wire \Servo_0:PWMUDB:pwm_temp\[325] = zero[2]
Removing Rhs of wire Net_112[333] = \Servo_0:PWMUDB:pwm1_reg_i\[331]
Removing Rhs of wire Net_113[334] = \Servo_0:PWMUDB:pwm2_reg_i\[332]
Removing Lhs of wire \Servo_0:PWMUDB:status_6\[335] = zero[2]
Removing Rhs of wire \Servo_0:PWMUDB:status_0\[336] = \Servo_0:PWMUDB:cmp1_status_reg\[337]
Removing Rhs of wire \Servo_0:PWMUDB:status_1\[338] = \Servo_0:PWMUDB:cmp2_status_reg\[339]
Removing Lhs of wire \Servo_0:PWMUDB:status_2\[340] = \Servo_0:PWMUDB:tc_i\[266]
Removing Rhs of wire \Servo_0:PWMUDB:status_3\[341] = \Servo_0:PWMUDB:fifo_full\[342]
Removing Lhs of wire \Servo_0:PWMUDB:status_4\[343] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:cmp1_status_reg\\R\[348] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:cmp1_status_reg\\S\[349] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:cmp2_status_reg\\R\[350] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:cmp2_status_reg\\S\[351] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:final_kill_reg\\R\[352] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:final_kill_reg\\S\[353] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:cs_addr_2\[358] = \Servo_0:PWMUDB:tc_i\[266]
Removing Lhs of wire \Servo_0:PWMUDB:cs_addr_1\[359] = \Servo_0:PWMUDB:runmode_enable\[293]
Removing Lhs of wire \Servo_0:PWMUDB:cs_addr_0\[360] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_23\[479] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_22\[480] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_21\[481] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_20\[482] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_19\[483] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_18\[484] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_17\[485] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_16\[486] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_15\[487] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_14\[488] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_13\[489] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_12\[490] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_11\[491] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_10\[492] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_9\[493] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_8\[494] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_7\[495] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_6\[496] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_5\[497] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_4\[498] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_3\[499] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_2\[500] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_1\[501] = \Servo_0:PWMUDB:MODIN1_1\[502]
Removing Lhs of wire \Servo_0:PWMUDB:MODIN1_1\[502] = \Servo_0:PWMUDB:dith_count_1\[310]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:a_0\[503] = \Servo_0:PWMUDB:MODIN1_0\[504]
Removing Lhs of wire \Servo_0:PWMUDB:MODIN1_0\[504] = \Servo_0:PWMUDB:dith_count_0\[312]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[636] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[637] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \Servo_1:PWMUDB:ctrl_enable\[655] = \Servo_1:PWMUDB:control_7\[656]
Removing Lhs of wire \Servo_1:PWMUDB:hwCapture\[668] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:hwEnable\[669] = \Servo_1:PWMUDB:ctrl_enable\[655]
Removing Lhs of wire \Servo_1:PWMUDB:trig_out\[673] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:runmode_enable\\R\[675] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:runmode_enable\\S\[676] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:final_enable\[677] = \Servo_1:PWMUDB:runmode_enable\[674]
Removing Lhs of wire \Servo_1:PWMUDB:ltch_kill_reg\\R\[681] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:ltch_kill_reg\\S\[682] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:min_kill_reg\\R\[684] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:min_kill_reg\\S\[685] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:final_kill\[688] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_1\[692] = \Servo_1:PWMUDB:MODULE_4:g2:a0:s_1\[978]
Removing Lhs of wire \Servo_1:PWMUDB:add_vi_vv_MODGEN_4_0\[694] = \Servo_1:PWMUDB:MODULE_4:g2:a0:s_0\[979]
Removing Lhs of wire \Servo_1:PWMUDB:dith_count_1\\R\[695] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:dith_count_1\\S\[696] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:dith_count_0\\R\[697] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:dith_count_0\\S\[698] = zero[2]
Removing Rhs of wire \Servo_1:PWMUDB:compare1\[700] = \Servo_1:PWMUDB:cmp1_less\[701]
Removing Rhs of wire \Servo_1:PWMUDB:compare2\[702] = \Servo_1:PWMUDB:cmp2_less\[703]
Removing Lhs of wire \Servo_1:PWMUDB:pwm_temp\[706] = zero[2]
Removing Rhs of wire Net_438[714] = \Servo_1:PWMUDB:pwm1_reg_i\[712]
Removing Rhs of wire Net_449[715] = \Servo_1:PWMUDB:pwm2_reg_i\[713]
Removing Lhs of wire \Servo_1:PWMUDB:status_6\[716] = zero[2]
Removing Rhs of wire \Servo_1:PWMUDB:status_0\[717] = \Servo_1:PWMUDB:cmp1_status_reg\[718]
Removing Rhs of wire \Servo_1:PWMUDB:status_1\[719] = \Servo_1:PWMUDB:cmp2_status_reg\[720]
Removing Lhs of wire \Servo_1:PWMUDB:status_2\[721] = \Servo_1:PWMUDB:tc_i\[647]
Removing Rhs of wire \Servo_1:PWMUDB:status_3\[722] = \Servo_1:PWMUDB:fifo_full\[723]
Removing Lhs of wire \Servo_1:PWMUDB:status_4\[724] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:cmp1_status_reg\\R\[729] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:cmp1_status_reg\\S\[730] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:cmp2_status_reg\\R\[731] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:cmp2_status_reg\\S\[732] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:final_kill_reg\\R\[733] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:final_kill_reg\\S\[734] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:cs_addr_2\[739] = \Servo_1:PWMUDB:tc_i\[647]
Removing Lhs of wire \Servo_1:PWMUDB:cs_addr_1\[740] = \Servo_1:PWMUDB:runmode_enable\[674]
Removing Lhs of wire \Servo_1:PWMUDB:cs_addr_0\[741] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_23\[860] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_22\[861] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_21\[862] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_20\[863] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_19\[864] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_18\[865] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_17\[866] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_16\[867] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_15\[868] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_14\[869] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_13\[870] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_12\[871] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_11\[872] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_10\[873] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_9\[874] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_8\[875] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_7\[876] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_6\[877] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_5\[878] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_4\[879] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_3\[880] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_2\[881] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_1\[882] = \Servo_1:PWMUDB:MODIN2_1\[883]
Removing Lhs of wire \Servo_1:PWMUDB:MODIN2_1\[883] = \Servo_1:PWMUDB:dith_count_1\[691]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:a_0\[884] = \Servo_1:PWMUDB:MODIN2_0\[885]
Removing Lhs of wire \Servo_1:PWMUDB:MODIN2_0\[885] = \Servo_1:PWMUDB:dith_count_0\[693]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1017] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1018] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Left_Motor_net_0[1026] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Right_Motor_net_0[1032] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire Net_282[1038] = \MainTimer:Net_51\[1109]
Removing Lhs of wire \ADC_1:vp_ctl_0\[1044] = zero[2]
Removing Lhs of wire \ADC_1:vp_ctl_2\[1045] = zero[2]
Removing Lhs of wire \ADC_1:vn_ctl_1\[1046] = zero[2]
Removing Lhs of wire \ADC_1:vn_ctl_3\[1047] = zero[2]
Removing Lhs of wire \ADC_1:vp_ctl_1\[1048] = zero[2]
Removing Lhs of wire \ADC_1:vp_ctl_3\[1049] = zero[2]
Removing Lhs of wire \ADC_1:vn_ctl_0\[1050] = zero[2]
Removing Lhs of wire \ADC_1:vn_ctl_2\[1051] = zero[2]
Removing Lhs of wire \ADC_1:Net_188\[1054] = \ADC_1:Net_221\[1053]
Removing Lhs of wire \ADC_1:soc\[1059] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \ADC_1:tmpOE__Bypass_net_0\[1076] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire Net_268[1089] = zero[2]
Removing Lhs of wire tmpOE__Servo_Out_net_1[1091] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Servo_Out_net_0[1092] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Err_LED_2_net_0[1100] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \MainTimer:Net_260\[1107] = zero[2]
Removing Lhs of wire \MainTimer:Net_266\[1108] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \MainTimer:Net_102\[1113] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1148] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1154] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \Left_Encoder:Net_1210\[1164] = \Left_Encoder:Cnt16:Net_49\[1165]
Removing Rhs of wire \Left_Encoder:Net_1210\[1164] = \Left_Encoder:Cnt16:CounterUDB:tc_reg_i\[1219]
Removing Lhs of wire \Left_Encoder:Cnt16:Net_89\[1167] = \Left_Encoder:Net_1251\[1168]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[1178] = zero[2]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[1179] = zero[2]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:ctrl_enable\[1189] = \Left_Encoder:Cnt16:CounterUDB:control_7\[1181]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:capt_rising\[1191] = zero[2]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:capt_falling\[1192] = \Left_Encoder:Cnt16:CounterUDB:prevCapture\[1190]
Removing Rhs of wire \Left_Encoder:Net_1260\[1196] = \Left_Encoder:bQuadDec:state_2\[1333]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:overflow\[1197] = \Left_Encoder:Cnt16:CounterUDB:per_FF\[1215]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:underflow\[1198] = \Left_Encoder:Cnt16:CounterUDB:per_zero\[1204]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:final_enable\[1199] = \Left_Encoder:Cnt16:CounterUDB:control_7\[1181]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:counter_enable\[1200] = \Left_Encoder:Cnt16:CounterUDB:control_7\[1181]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:status_0\[1201] = \Left_Encoder:Cnt16:CounterUDB:cmp_out_status\[1202]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:status_1\[1203] = \Left_Encoder:Cnt16:CounterUDB:underflow\[1198]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:status_2\[1205] = \Left_Encoder:Cnt16:CounterUDB:overflow_status\[1206]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:status_3\[1207] = \Left_Encoder:Cnt16:CounterUDB:underflow_status\[1208]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:status_4\[1209] = \Left_Encoder:Cnt16:CounterUDB:hwCapture\[1194]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:status_5\[1210] = \Left_Encoder:Cnt16:CounterUDB:fifo_full\[1211]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:status_6\[1212] = \Left_Encoder:Cnt16:CounterUDB:fifo_nempty\[1213]
Removing Rhs of wire \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\[1220] = \Left_Encoder:Cnt16:CounterUDB:cmp_equal\[1221]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:dp_dir\[1228] = \Left_Encoder:Net_1251\[1168]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:cs_addr_2\[1229] = \Left_Encoder:Net_1251\[1168]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:cs_addr_1\[1230] = \Left_Encoder:Cnt16:CounterUDB:count_enable\[1227]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:cs_addr_0\[1231] = \Left_Encoder:Cnt16:CounterUDB:reload\[1195]
Removing Lhs of wire \Left_Encoder:Net_1248\[1308] = \Left_Encoder:Net_1210\[1164]
Removing Lhs of wire \Left_Encoder:bQuadDec:index_filt\[1331] = \Left_Encoder:Net_1232\[1332]
Removing Lhs of wire \Left_Encoder:Net_1232\[1332] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \Left_Encoder:bQuadDec:error\[1334] = \Left_Encoder:bQuadDec:state_3\[1335]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_0\[1338] = \Left_Encoder:Net_530\[1339]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_1\[1340] = \Left_Encoder:Net_611\[1341]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_2\[1342] = \Left_Encoder:Net_1260\[1196]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_3\[1343] = \Left_Encoder:bQuadDec:error\[1334]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_4\[1344] = zero[2]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_5\[1345] = zero[2]
Removing Lhs of wire \Left_Encoder:bQuadDec:status_6\[1346] = zero[2]
Removing Lhs of wire \Left_Encoder:Net_1229\[1349] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_Pins_net_1[1351] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_Pins_net_0[1352] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Right_Encoder_Pins_net_1[1358] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Right_Encoder_Pins_net_0[1359] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \Right_Encoder:Net_1210\[1371] = \Right_Encoder:Cnt16:Net_49\[1372]
Removing Rhs of wire \Right_Encoder:Net_1210\[1371] = \Right_Encoder:Cnt16:CounterUDB:tc_reg_i\[1426]
Removing Lhs of wire \Right_Encoder:Cnt16:Net_89\[1374] = \Right_Encoder:Net_1251\[1375]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[1385] = zero[2]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[1386] = zero[2]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:ctrl_enable\[1396] = \Right_Encoder:Cnt16:CounterUDB:control_7\[1388]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:capt_rising\[1398] = zero[2]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:capt_falling\[1399] = \Right_Encoder:Cnt16:CounterUDB:prevCapture\[1397]
Removing Rhs of wire \Right_Encoder:Net_1260\[1403] = \Right_Encoder:bQuadDec:state_2\[1538]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:overflow\[1404] = \Right_Encoder:Cnt16:CounterUDB:per_FF\[1422]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:underflow\[1405] = \Right_Encoder:Cnt16:CounterUDB:per_zero\[1411]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:final_enable\[1406] = \Right_Encoder:Cnt16:CounterUDB:control_7\[1388]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:counter_enable\[1407] = \Right_Encoder:Cnt16:CounterUDB:control_7\[1388]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:status_0\[1408] = \Right_Encoder:Cnt16:CounterUDB:cmp_out_status\[1409]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:status_1\[1410] = \Right_Encoder:Cnt16:CounterUDB:underflow\[1405]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:status_2\[1412] = \Right_Encoder:Cnt16:CounterUDB:overflow_status\[1413]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:status_3\[1414] = \Right_Encoder:Cnt16:CounterUDB:underflow_status\[1415]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:status_4\[1416] = \Right_Encoder:Cnt16:CounterUDB:hwCapture\[1401]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:status_5\[1417] = \Right_Encoder:Cnt16:CounterUDB:fifo_full\[1418]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:status_6\[1419] = \Right_Encoder:Cnt16:CounterUDB:fifo_nempty\[1420]
Removing Rhs of wire \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\[1427] = \Right_Encoder:Cnt16:CounterUDB:cmp_equal\[1428]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:dp_dir\[1435] = \Right_Encoder:Net_1251\[1375]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:cs_addr_2\[1436] = \Right_Encoder:Net_1251\[1375]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:cs_addr_1\[1437] = \Right_Encoder:Cnt16:CounterUDB:count_enable\[1434]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:cs_addr_0\[1438] = \Right_Encoder:Cnt16:CounterUDB:reload\[1402]
Removing Lhs of wire \Right_Encoder:Net_1248\[1515] = \Right_Encoder:Net_1210\[1371]
Removing Lhs of wire \Right_Encoder:bQuadDec:index_filt\[1536] = \Right_Encoder:Net_1232\[1537]
Removing Lhs of wire \Right_Encoder:Net_1232\[1537] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire \Right_Encoder:bQuadDec:error\[1539] = \Right_Encoder:bQuadDec:state_3\[1540]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_0\[1543] = \Right_Encoder:Net_530\[1544]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_1\[1545] = \Right_Encoder:Net_611\[1546]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_2\[1547] = \Right_Encoder:Net_1260\[1403]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_3\[1548] = \Right_Encoder:bQuadDec:error\[1539]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_4\[1549] = zero[2]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_5\[1550] = zero[2]
Removing Lhs of wire \Right_Encoder:bQuadDec:status_6\[1551] = zero[2]
Removing Lhs of wire \Right_Encoder:Net_1229\[1554] = tmpOE__ADC_In_net_0[1]
Removing Rhs of wire Net_414[1559] = \IMU:BUART:tx_interrupt_out\[1579]
Removing Rhs of wire Net_404[1563] = \IMU:BUART:rx_interrupt_out\[1580]
Removing Lhs of wire \IMU:Net_61\[1564] = \IMU:Net_9\[1561]
Removing Lhs of wire \IMU:BUART:reset_reg_dp\[1568] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_hd_send_break\[1569] = zero[2]
Removing Lhs of wire \IMU:BUART:HalfDuplexSend\[1570] = zero[2]
Removing Lhs of wire \IMU:BUART:FinalParityType_1\[1571] = zero[2]
Removing Lhs of wire \IMU:BUART:FinalParityType_0\[1572] = zero[2]
Removing Lhs of wire \IMU:BUART:FinalAddrMode_2\[1573] = zero[2]
Removing Lhs of wire \IMU:BUART:FinalAddrMode_1\[1574] = zero[2]
Removing Lhs of wire \IMU:BUART:FinalAddrMode_0\[1575] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_ctrl_mark\[1576] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_status_6\[1633] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_status_5\[1634] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_status_4\[1635] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_status_1\[1637] = \IMU:BUART:tx_fifo_empty\[1598]
Removing Lhs of wire \IMU:BUART:tx_status_3\[1639] = \IMU:BUART:tx_fifo_notfull\[1597]
Removing Lhs of wire \IMU:BUART:rx_count7_bit8_wire\[1698] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1707] = \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1717]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1709] = \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1718]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1710] = \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1734]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1711] = \IMU:BUART:sRX:s23Poll:MODIN3_1\[1712]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODIN3_1\[1712] = \IMU:BUART:pollcount_1\[1705]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1713] = \IMU:BUART:sRX:s23Poll:MODIN3_0\[1714]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODIN3_0\[1714] = \IMU:BUART:pollcount_0\[1708]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1720] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1721] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1722] = \IMU:BUART:pollcount_1\[1705]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODIN4_1\[1723] = \IMU:BUART:pollcount_1\[1705]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1724] = \IMU:BUART:pollcount_0\[1708]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODIN4_0\[1725] = \IMU:BUART:pollcount_0\[1708]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1726] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1727] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1728] = \IMU:BUART:pollcount_1\[1705]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1729] = \IMU:BUART:pollcount_0\[1708]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1730] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1731] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_status_1\[1738] = zero[2]
Removing Rhs of wire \IMU:BUART:rx_status_2\[1739] = \IMU:BUART:rx_parity_error_status\[1740]
Removing Rhs of wire \IMU:BUART:rx_status_3\[1741] = \IMU:BUART:rx_stop_bit_error\[1742]
Removing Lhs of wire \IMU:BUART:sRX:cmp_vv_vv_MODGEN_7\[1752] = \IMU:BUART:sRX:MODULE_7:g2:a0:lta_0\[1801]
Removing Lhs of wire \IMU:BUART:sRX:cmp_vv_vv_MODGEN_8\[1756] = \IMU:BUART:sRX:MODULE_8:g1:a0:xneq\[1823]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_6\[1757] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_5\[1758] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_4\[1759] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_3\[1760] = \IMU:BUART:sRX:MODIN5_6\[1761]
Removing Lhs of wire \IMU:BUART:sRX:MODIN5_6\[1761] = \IMU:BUART:rx_count_6\[1693]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_2\[1762] = \IMU:BUART:sRX:MODIN5_5\[1763]
Removing Lhs of wire \IMU:BUART:sRX:MODIN5_5\[1763] = \IMU:BUART:rx_count_5\[1694]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_1\[1764] = \IMU:BUART:sRX:MODIN5_4\[1765]
Removing Lhs of wire \IMU:BUART:sRX:MODIN5_4\[1765] = \IMU:BUART:rx_count_4\[1695]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newa_0\[1766] = \IMU:BUART:sRX:MODIN5_3\[1767]
Removing Lhs of wire \IMU:BUART:sRX:MODIN5_3\[1767] = \IMU:BUART:rx_count_3\[1696]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_6\[1768] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_5\[1769] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_4\[1770] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_3\[1771] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_2\[1772] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_1\[1773] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:newb_0\[1774] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1775] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1776] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1777] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1778] = \IMU:BUART:rx_count_6\[1693]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1779] = \IMU:BUART:rx_count_5\[1694]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1780] = \IMU:BUART:rx_count_4\[1695]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1781] = \IMU:BUART:rx_count_3\[1696]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_6\[1782] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_5\[1783] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_4\[1784] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_3\[1785] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_2\[1786] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_1\[1787] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_7:g2:a0:datab_0\[1788] = zero[2]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:newa_0\[1803] = \IMU:BUART:rx_postpoll\[1652]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:newb_0\[1804] = \IMU:BUART:rx_parity_bit\[1755]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:dataa_0\[1805] = \IMU:BUART:rx_postpoll\[1652]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:datab_0\[1806] = \IMU:BUART:rx_parity_bit\[1755]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[1807] = \IMU:BUART:rx_postpoll\[1652]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[1808] = \IMU:BUART:rx_parity_bit\[1755]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[1810] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[1811] = \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1809]
Removing Lhs of wire \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[1812] = \IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1809]
Removing Lhs of wire tmpOE__Rx_1_net_0[1834] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1839] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire tmpOE__Soft_Kill_net_0[1846] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_reg\\D\[1851] = \I2C:Net_855\[29]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_7\\D\[1852] = \I2C:bI2C_UDB:control_7\[46]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_6\\D\[1853] = \I2C:bI2C_UDB:control_6\[47]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_5\\D\[1854] = \I2C:bI2C_UDB:control_5\[48]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_4\\D\[1855] = \I2C:bI2C_UDB:control_4\[49]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_3\\D\[1856] = \I2C:bI2C_UDB:control_3\[50]
Removing Lhs of wire \I2C:bI2C_UDB:control_reg_2\\D\[1857] = \I2C:bI2C_UDB:control_2\[51]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_reg\\D\[1867] = \I2C:Net_854\[34]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last_reg\\D\[1868] = \I2C:bI2C_UDB:scl_in_reg\[160]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last2_reg\\D\[1869] = \I2C:bI2C_UDB:scl_in_last_reg\[161]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last_reg\\D\[1870] = \I2C:bI2C_UDB:sda_in_reg\[67]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last2_reg\\D\[1871] = \I2C:bI2C_UDB:sda_in_last_reg\[163]
Removing Lhs of wire \I2C:bI2C_UDB:clk_eq_reg\\D\[1878] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[239]
Removing Lhs of wire \Servo_0:PWMUDB:tc_reg_i\\D\[1883] = \Servo_0:PWMUDB:tc_i\[266]
Removing Lhs of wire \Servo_0:PWMUDB:prevCapture\\D\[1884] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:trig_last\\D\[1885] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:ltch_kill_reg\\D\[1888] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:min_kill_reg\\D\[1889] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:pwm_reg_i\\D\[1892] = \Servo_0:PWMUDB:pwm_i\[326]
Removing Lhs of wire \Servo_0:PWMUDB:pwm1_reg_i\\D\[1893] = \Servo_0:PWMUDB:pwm1_i\[329]
Removing Lhs of wire \Servo_0:PWMUDB:pwm2_reg_i\\D\[1894] = \Servo_0:PWMUDB:pwm2_i\[330]
Removing Lhs of wire \Servo_0:PWMUDB:cmp1_status_reg\\D\[1895] = \Servo_0:PWMUDB:cmp1_status\[346]
Removing Lhs of wire \Servo_0:PWMUDB:cmp2_status_reg\\D\[1896] = \Servo_0:PWMUDB:cmp2_status\[347]
Removing Lhs of wire \Servo_0:PWMUDB:final_kill_reg\\D\[1897] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_0:PWMUDB:prevCompare1\\D\[1898] = \Servo_0:PWMUDB:cmp1\[323]
Removing Lhs of wire \Servo_0:PWMUDB:prevCompare2\\D\[1899] = \Servo_0:PWMUDB:cmp2\[324]
Removing Lhs of wire \Servo_1:PWMUDB:tc_reg_i\\D\[1900] = \Servo_1:PWMUDB:tc_i\[647]
Removing Lhs of wire \Servo_1:PWMUDB:prevCapture\\D\[1901] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:trig_last\\D\[1902] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:ltch_kill_reg\\D\[1905] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:min_kill_reg\\D\[1906] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:pwm_reg_i\\D\[1909] = \Servo_1:PWMUDB:pwm_i\[707]
Removing Lhs of wire \Servo_1:PWMUDB:pwm1_reg_i\\D\[1910] = \Servo_1:PWMUDB:pwm1_i\[710]
Removing Lhs of wire \Servo_1:PWMUDB:pwm2_reg_i\\D\[1911] = \Servo_1:PWMUDB:pwm2_i\[711]
Removing Lhs of wire \Servo_1:PWMUDB:cmp1_status_reg\\D\[1912] = \Servo_1:PWMUDB:cmp1_status\[727]
Removing Lhs of wire \Servo_1:PWMUDB:cmp2_status_reg\\D\[1913] = \Servo_1:PWMUDB:cmp2_status\[728]
Removing Lhs of wire \Servo_1:PWMUDB:final_kill_reg\\D\[1914] = tmpOE__ADC_In_net_0[1]
Removing Lhs of wire \Servo_1:PWMUDB:prevCompare1\\D\[1915] = \Servo_1:PWMUDB:cmp1\[704]
Removing Lhs of wire \Servo_1:PWMUDB:prevCompare2\\D\[1916] = \Servo_1:PWMUDB:cmp2\[705]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1918] = zero[2]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1919] = \Left_Encoder:Cnt16:CounterUDB:overflow\[1197]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1920] = \Left_Encoder:Cnt16:CounterUDB:underflow\[1198]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1921] = \Left_Encoder:Cnt16:CounterUDB:tc_i\[1218]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1922] = \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\[1220]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1923] = \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\[1220]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1924] = \Left_Encoder:Net_1203\[1226]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1933] = zero[2]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1934] = \Right_Encoder:Cnt16:CounterUDB:overflow\[1404]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1935] = \Right_Encoder:Cnt16:CounterUDB:underflow\[1405]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1936] = \Right_Encoder:Cnt16:CounterUDB:tc_i\[1425]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1937] = \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\[1427]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1938] = \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\[1427]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1939] = \Right_Encoder:Net_1203\[1433]
Removing Lhs of wire \IMU:BUART:reset_reg\\D\[1947] = zero[2]
Removing Lhs of wire \IMU:BUART:tx_bitclk\\D\[1952] = \IMU:BUART:tx_bitclk_enable_pre\[1584]
Removing Lhs of wire Net_411D[1953] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_bitclk\\D\[1962] = \IMU:BUART:rx_bitclk_pre\[1687]
Removing Lhs of wire \IMU:BUART:rx_parity_error_pre\\D\[1971] = \IMU:BUART:rx_parity_error_pre\[1750]
Removing Lhs of wire \IMU:BUART:rx_break_status\\D\[1972] = zero[2]

------------------------------------------------------
Aliased 0 equations, 435 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ADC_In_net_0' (cost = 0):
tmpOE__ADC_In_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C:bI2C_UDB:sda_went_high\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:txdata\' (cost = 54):
\I2C:bI2C_UDB:txdata\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:rxdata\' (cost = 2):
\I2C:bI2C_UDB:rxdata\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C:bI2C_UDB:sda_went_low\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C:bI2C_UDB:scl_went_low\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:start_detect\' (cost = 2):
\I2C:bI2C_UDB:start_detect\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:stalled\' (cost = 16):
\I2C:bI2C_UDB:stalled\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:scl_x_wire\ and not \I2C:Net_854\)
	OR (\I2C:scl_x_wire\ and \I2C:Net_854\));

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:cmp1\' (cost = 0):
\Servo_0:PWMUDB:cmp1\ <= (\Servo_0:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:cmp2\' (cost = 0):
\Servo_0:PWMUDB:cmp2\ <= (\Servo_0:PWMUDB:compare2\);

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \Servo_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_0:PWMUDB:dith_count_1\ and \Servo_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:cmp1\' (cost = 0):
\Servo_1:PWMUDB:cmp1\ <= (\Servo_1:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:cmp2\' (cost = 0):
\Servo_1:PWMUDB:cmp2\ <= (\Servo_1:PWMUDB:compare2\);

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Servo_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_1:PWMUDB:dith_count_1\ and \Servo_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Left_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Left_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Left_Encoder:bQuadDec:A_j\' (cost = 1):
\Left_Encoder:bQuadDec:A_j\ <= ((\Left_Encoder:bQuadDec:quad_A_delayed_0\ and \Left_Encoder:bQuadDec:quad_A_delayed_1\ and \Left_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_Encoder:bQuadDec:A_k\' (cost = 3):
\Left_Encoder:bQuadDec:A_k\ <= ((not \Left_Encoder:bQuadDec:quad_A_delayed_0\ and not \Left_Encoder:bQuadDec:quad_A_delayed_1\ and not \Left_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_Encoder:bQuadDec:B_j\' (cost = 1):
\Left_Encoder:bQuadDec:B_j\ <= ((\Left_Encoder:bQuadDec:quad_B_delayed_0\ and \Left_Encoder:bQuadDec:quad_B_delayed_1\ and \Left_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_Encoder:bQuadDec:B_k\' (cost = 3):
\Left_Encoder:bQuadDec:B_k\ <= ((not \Left_Encoder:bQuadDec:quad_B_delayed_0\ and not \Left_Encoder:bQuadDec:quad_B_delayed_1\ and not \Left_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_Encoder:Net_1151\' (cost = 0):
\Left_Encoder:Net_1151\ <= (not \Left_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Right_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Right_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Right_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Right_Encoder:bQuadDec:A_j\' (cost = 1):
\Right_Encoder:bQuadDec:A_j\ <= ((\Right_Encoder:bQuadDec:quad_A_delayed_0\ and \Right_Encoder:bQuadDec:quad_A_delayed_1\ and \Right_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_Encoder:bQuadDec:A_k\' (cost = 3):
\Right_Encoder:bQuadDec:A_k\ <= ((not \Right_Encoder:bQuadDec:quad_A_delayed_0\ and not \Right_Encoder:bQuadDec:quad_A_delayed_1\ and not \Right_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_Encoder:bQuadDec:B_j\' (cost = 1):
\Right_Encoder:bQuadDec:B_j\ <= ((\Right_Encoder:bQuadDec:quad_B_delayed_0\ and \Right_Encoder:bQuadDec:quad_B_delayed_1\ and \Right_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_Encoder:bQuadDec:B_k\' (cost = 3):
\Right_Encoder:bQuadDec:B_k\ <= ((not \Right_Encoder:bQuadDec:quad_B_delayed_0\ and not \Right_Encoder:bQuadDec:quad_B_delayed_1\ and not \Right_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_Encoder:Net_1151\' (cost = 0):
\Right_Encoder:Net_1151\ <= (not \Right_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\IMU:BUART:counter_load\' (cost = 3):
\IMU:BUART:counter_load\ <= ((not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_0\ and \IMU:BUART:tx_bitclk\)
	OR (not \IMU:BUART:tx_state_1\ and not \IMU:BUART:tx_state_0\ and not \IMU:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\IMU:BUART:tx_counter_tc\' (cost = 0):
\IMU:BUART:tx_counter_tc\ <= (not \IMU:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\IMU:BUART:rx_addressmatch\' (cost = 0):
\IMU:BUART:rx_addressmatch\ <= (\IMU:BUART:rx_addressmatch2\
	OR \IMU:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\IMU:BUART:rx_bitclk_pre\' (cost = 1):
\IMU:BUART:rx_bitclk_pre\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\IMU:BUART:rx_bitclk_pre16x\' (cost = 0):
\IMU:BUART:rx_bitclk_pre16x\ <= ((not \IMU:BUART:rx_count_1\ and \IMU:BUART:rx_count_2\ and \IMU:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\IMU:BUART:rx_poll_bit0\' (cost = 1):
\IMU:BUART:rx_poll_bit0\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\ and \IMU:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\IMU:BUART:rx_poll_bit1\' (cost = 1):
\IMU:BUART:rx_poll_bit1\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and \IMU:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\IMU:BUART:rx_poll_bit2\' (cost = 1):
\IMU:BUART:rx_poll_bit2\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\ and not \IMU:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\IMU:BUART:pollingrange\' (cost = 8):
\IMU:BUART:pollingrange\ <= ((not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_1\)
	OR (not \IMU:BUART:rx_count_2\ and not \IMU:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\IMU:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \IMU:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not \IMU:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\IMU:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\IMU:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_4\)
	OR (not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\IMU:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\IMU:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\IMU:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_4\)
	OR (not \IMU:BUART:rx_count_6\ and not \IMU:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:status_5\' (cost = 10):
\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:scl_x_wire\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and \I2C:sda_x_wire\)
	OR (not \I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\Servo_0:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \Servo_0:PWMUDB:dith_count_0\ and \Servo_0:PWMUDB:dith_count_1\)
	OR (not \Servo_0:PWMUDB:dith_count_1\ and \Servo_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Servo_1:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Servo_1:PWMUDB:dith_count_0\ and \Servo_1:PWMUDB:dith_count_1\)
	OR (not \Servo_1:PWMUDB:dith_count_1\ and \Servo_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\IMU:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not \IMU:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 4):
\IMU:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \IMU:BUART:pollcount_0\ and \IMU:BUART:pollcount_1\)
	OR (not \IMU:BUART:pollcount_1\ and \IMU:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:contention\' (cost = 8):
\I2C:bI2C_UDB:contention\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\IMU:BUART:rx_postpoll\' (cost = 0):
\IMU:BUART:rx_postpoll\ <= (\IMU:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \IMU:BUART:pollcount_1\ and not \IMU:BUART:rx_parity_bit\)
	OR (\IMU:BUART:pollcount_1\ and \IMU:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\IMU:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not \IMU:BUART:pollcount_1\ and not \IMU:BUART:rx_parity_bit\)
	OR (\IMU:BUART:pollcount_1\ and \IMU:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 108 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Servo_0:PWMUDB:pwm_i\ to zero
Aliasing \Servo_0:PWMUDB:final_capture\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Servo_1:PWMUDB:pwm_i\ to zero
Aliasing \Servo_1:PWMUDB:final_capture\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Right_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \IMU:BUART:rx_status_0\ to zero
Aliasing \IMU:BUART:rx_status_6\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \IMU:BUART:rx_markspace_status\\D\ to zero
Aliasing \IMU:BUART:rx_parity_error_status\\D\ to zero
Aliasing \IMU:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Servo_0:PWMUDB:pwm_i\[326] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:final_capture\[361] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[607] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[617] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[627] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:pwm_i\[707] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:final_capture\[742] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[988] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[998] = zero[2]
Removing Lhs of wire \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1008] = zero[2]
Removing Lhs of wire \Left_Encoder:Cnt16:CounterUDB:hwCapture\[1194] = zero[2]
Removing Lhs of wire \Right_Encoder:Cnt16:CounterUDB:hwCapture\[1401] = zero[2]
Removing Rhs of wire \IMU:BUART:rx_bitclk_enable\[1651] = \IMU:BUART:rx_bitclk\[1699]
Removing Lhs of wire \IMU:BUART:rx_status_0\[1736] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_status_6\[1745] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb2_reg\\D\[1874] = zero[2]
Removing Lhs of wire \Servo_0:PWMUDB:runmode_enable\\D\[1886] = \Servo_0:PWMUDB:ctrl_enable\[274]
Removing Lhs of wire \Servo_1:PWMUDB:runmode_enable\\D\[1903] = \Servo_1:PWMUDB:ctrl_enable\[655]
Removing Lhs of wire \IMU:BUART:tx_ctrl_mark_last\\D\[1954] = \IMU:BUART:tx_ctrl_mark_last\[1642]
Removing Lhs of wire \IMU:BUART:rx_markspace_status\\D\[1966] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_parity_error_status\\D\[1967] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_addr_match_status\\D\[1969] = zero[2]
Removing Lhs of wire \IMU:BUART:rx_markspace_pre\\D\[1970] = \IMU:BUART:rx_markspace_pre\[1749]
Removing Lhs of wire \IMU:BUART:rx_parity_bit\\D\[1975] = \IMU:BUART:rx_parity_bit\[1755]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\IMU:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \IMU:BUART:rx_parity_bit\ and \IMU:BUART:pollcount_1\)
	OR (not \IMU:BUART:pollcount_1\ and \IMU:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj" -dcpsoc3 "IGVC 2013.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 557s.986ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Thursday, 17 January 2013 16:01:00
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Frank\Documents\PSoC Creator\IGVC2013\PSoC uC-slave\IGVC 2013.cydsn\IGVC 2013.cyprj -d CY8C5568AXI-060 IGVC 2013.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.382ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_0:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_411 from registered to combinatorial
    Converted constant MacroCell: \I2C:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \IMU:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \IMU:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \IMU:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \IMU:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \IMU:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Left_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_0:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Servo_0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_1:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Servo_1:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_411:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:control_reg_3\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\Left_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\Left_Encoder:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Right_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\Right_Encoder:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:slave_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=2, Signal=Net_67
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_339
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_330
    Analog  Clock 0: Automatic-assigning  clock 'ADC_1_theACLK'. Fanout=2, Signal=\ADC_1:Net_221\
    Digital Clock 3: Automatic-assigning  clock 'I2C_IntClock'. Fanout=1, Signal=\I2C:Net_767\
    Digital Clock 4: Automatic-assigning  clock 'IMU_IntClock'. Fanout=1, Signal=\IMU:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \IMU:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: IMU_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: IMU_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Left_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Left_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Right_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Right_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Servo_0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Servo_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2C:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\I2C:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\IMU:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\IMU:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:Cnt16:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\Left_Encoder:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\Left_Encoder:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:Cnt16:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\Right_Encoder:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\Right_Encoder:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Servo_1:PWMUDB:final_kill_reg\, Duplicate of \Servo_0:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\Servo_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \Servo_1:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \Servo_1:PWMUDB:status_5\, Duplicate of \Servo_0:PWMUDB:status_5\ 
    MacroCell: Name=\Servo_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_0:PWMUDB:final_kill_reg\
        );
        Output = \Servo_1:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \IMU:BUART:tx_parity_bit\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:tx_parity_bit\ (fanout=0)

    Removing \IMU:BUART:tx_mark\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:tx_mark\ (fanout=0)

    Removing \IMU:BUART:tx_ctrl_mark_last\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \IMU:BUART:rx_state_1\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_state_1\ (fanout=8)

    Removing \IMU:BUART:rx_parity_error_pre\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \IMU:BUART:rx_parity_bit\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_parity_bit\ (fanout=0)

    Removing \IMU:BUART:rx_markspace_pre\, Duplicate of \IMU:BUART:rx_address_detected\ 
    MacroCell: Name=\IMU:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\Servo_0:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Servo_0:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\Servo_1:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADC_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_450 ,
            pad => ADC_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Err_LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Err_LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Err_LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Err_LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_295 ,
            pad => Left_Encoder_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_296 ,
            pad => Left_Encoder_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_112 ,
            pad => Left_Motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_317 ,
            pad => Right_Encoder_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_318 ,
            pad => Right_Encoder_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_113 ,
            pad => Right_Motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_391 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_854\ ,
            input => \I2C:scl_x_wire\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_855\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_438 ,
            pad => Servo_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_Out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_449 ,
            pad => Servo_Out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Soft_Kill(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Soft_Kill(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_386 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \ADC_1:Net_215\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART:Net_990\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_112, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\ * \Servo_0:PWMUDB:compare1\
        );
        Output = Net_112 (fanout=1)

    MacroCell: Name=Net_113, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\ * \Servo_0:PWMUDB:compare2\
        );
        Output = Net_113 (fanout=1)

    MacroCell: Name=Net_386, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:txn\
        );
        Output = Net_386 (fanout=1)

    MacroCell: Name=Net_438, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\ * \Servo_1:PWMUDB:compare1\
        );
        Output = Net_438 (fanout=1)

    MacroCell: Name=Net_449, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\ * \Servo_1:PWMUDB:compare2\
        );
        Output = Net_449 (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:scl_x_wire\ * !\I2C:Net_854_SYNCOUT\
            + \I2C:scl_x_wire\ * \I2C:Net_854_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:control_reg_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_2\
        );
        Output = \I2C:bI2C_UDB:control_reg_2\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:control_reg_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_4\
        );
        Output = \I2C:bI2C_UDB:control_reg_4\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:control_reg_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_5\
        );
        Output = \I2C:bI2C_UDB:control_reg_5\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:control_reg_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_6\
        );
        Output = \I2C:bI2C_UDB:control_reg_6\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:control_reg_7\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_7\
        );
        Output = \I2C:bI2C_UDB:control_reg_7\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_reg_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_reg_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_reg_5\ * \I2C:bI2C_UDB:control_reg_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + \I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * \I2C:bI2C_UDB:control_reg_2\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * !\I2C:bI2C_UDB:control_reg_2\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_854_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_855_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_855_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:Net_855_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C:scl_x_wire\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:scl_x_wire\ (fanout=3)

    MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\IMU:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\IMU:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              !\IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              \IMU:BUART:pollcount_0\ * !Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              !\IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_0\ * !Net_391_SYNCOUT
        );
        Output = \IMU:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\IMU:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              \IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + \IMU:BUART:rx_count_2\ * \IMU:BUART:pollcount_1\
            + \IMU:BUART:rx_count_1\ * \IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_1\
        );
        Output = \IMU:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\IMU:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\IMU:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              !\IMU:BUART:rx_count_0\
        );
        Output = \IMU:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\IMU:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\IMU:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_391_SYNCOUT
        );
        Output = \IMU:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\IMU:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * !\IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\IMU:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              !\IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:pollcount_1\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\IMU:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * !\IMU:BUART:rx_address_detected\
            + !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
            + !\IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\ * 
              \IMU:BUART:rx_last\ * !Net_391_SYNCOUT
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\IMU:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\IMU:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_state_3\ * 
              \IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\IMU:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:pollcount_1\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\IMU:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IMU:BUART:rx_load_fifo\ * \IMU:BUART:rx_fifofull\
        );
        Output = \IMU:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\IMU:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IMU:BUART:rx_fifonotempty\ * \IMU:BUART:rx_state_stop1_reg\
        );
        Output = \IMU:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\IMU:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_bitclk_dp\
        );
        Output = \IMU:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\IMU:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_bitclk_dp\
        );
        Output = \IMU:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\IMU:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_fifo_empty\ * !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_0\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\IMU:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * !\IMU:BUART:tx_counter_dp\
            + \IMU:BUART:tx_state_0\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\IMU:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_state_2\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * !\IMU:BUART:tx_counter_dp\
        );
        Output = \IMU:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\IMU:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\IMU:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_fifo_notfull\
        );
        Output = \IMU:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\IMU:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \IMU:BUART:txn\ * \IMU:BUART:tx_state_1\ * 
              !\IMU:BUART:tx_bitclk\
            + \IMU:BUART:txn\ * \IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_shift_out\ * !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_state_2\ * !\IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_shift_out\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * \IMU:BUART:tx_counter_dp\
        );
        Output = \IMU:BUART:txn\ (fanout=2)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Left_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_Encoder:Net_1203\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1203\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:underflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1203_split\
        );
        Output = \Left_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Left_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:Net_1203\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Net_1210\ (fanout=2)

    MacroCell: Name=\Left_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + \Left_Encoder:Net_1251_split\
        );
        Output = \Left_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Left_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:error\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1260\ (fanout=9)

    MacroCell: Name=\Left_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1210\ * \Left_Encoder:Net_1251\
        );
        Output = \Left_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Left_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1210\ * !\Left_Encoder:Net_1251\
        );
        Output = \Left_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\Left_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295_SYNCOUT
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Left_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Left_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Left_Encoder:bQuadDec:quad_A_filt\
            + \Left_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Left_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Left_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Left_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_296_SYNCOUT
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Left_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Left_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\
            + \Left_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Left_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Left_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Left_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Left_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Right_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_Encoder:Net_1203\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1203\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:underflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1203_split\
        );
        Output = \Right_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Right_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_Encoder:Net_1260\ * \Right_Encoder:Net_1203\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Net_1210\ (fanout=2)

    MacroCell: Name=\Right_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + \Right_Encoder:Net_1251_split\
        );
        Output = \Right_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Right_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_Encoder:Net_1260\ * !\Right_Encoder:bQuadDec:error\
            + !\Right_Encoder:Net_1260\ * !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1260\ (fanout=9)

    MacroCell: Name=\Right_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1210\ * \Right_Encoder:Net_1251\
        );
        Output = \Right_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Right_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1210\ * !\Right_Encoder:Net_1251\
        );
        Output = \Right_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\Right_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_317_SYNCOUT
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Right_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Right_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\
            + \Right_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Right_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Right_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_318_SYNCOUT
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Right_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Right_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\
            + \Right_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Right_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Right_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Right_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Right_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Servo_0:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Servo_0:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\Servo_0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare1\
        );
        Output = \Servo_0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_0:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare2\
        );
        Output = \Servo_0:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Servo_0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\
        );
        Output = \Servo_0:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\Servo_0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare1\ * !\Servo_0:PWMUDB:prevCompare1\
        );
        Output = \Servo_0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Servo_0:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare2\ * !\Servo_0:PWMUDB:prevCompare2\
        );
        Output = \Servo_0:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\Servo_0:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_0:PWMUDB:final_kill_reg\
        );
        Output = \Servo_0:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\Servo_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare1\
        );
        Output = \Servo_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare2\
        );
        Output = \Servo_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Servo_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\
        );
        Output = \Servo_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\Servo_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare1\ * !\Servo_1:PWMUDB:prevCompare1\
        );
        Output = \Servo_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Servo_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare2\ * !\Servo_1:PWMUDB:prevCompare2\
        );
        Output = \Servo_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C:Net_767\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C:Net_767\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\IMU:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            cs_addr_2 => \IMU:BUART:rx_address_detected\ ,
            cs_addr_1 => \IMU:BUART:rx_state_0\ ,
            cs_addr_0 => \IMU:BUART:rx_bitclk_enable\ ,
            route_si => \IMU:BUART:pollcount_1\ ,
            f0_load => \IMU:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \IMU:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \IMU:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\IMU:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            cs_addr_2 => \IMU:BUART:tx_state_1\ ,
            cs_addr_1 => \IMU:BUART:tx_state_0\ ,
            cs_addr_0 => \IMU:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \IMU:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \IMU:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \IMU:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\IMU:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            cs_addr_0 => \IMU:BUART:counter_load_not\ ,
            cl0_comb => \IMU:BUART:tx_bitclk_dp\ ,
            cl1_comb => \IMU:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_339 ,
            cs_addr_2 => \Left_Encoder:Net_1251\ ,
            cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_339 ,
            cs_addr_2 => \Left_Encoder:Net_1251\ ,
            cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Left_Encoder:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \Left_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_330 ,
            cs_addr_2 => \Right_Encoder:Net_1251\ ,
            cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_330 ,
            cs_addr_2 => \Right_Encoder:Net_1251\ ,
            cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Right_Encoder:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \Right_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Servo_0:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_67 ,
            cs_addr_2 => \Servo_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_0:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_0:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_67 ,
            cs_addr_2 => \Servo_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_0:PWMUDB:compare1\ ,
            z0_comb => \Servo_0:PWMUDB:tc_i\ ,
            cl1_comb => \Servo_0:PWMUDB:compare2\ ,
            f1_blk_stat_comb => \Servo_0:PWMUDB:status_3\ ,
            chain_in => \Servo_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_0:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Servo_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_67 ,
            cs_addr_2 => \Servo_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_67 ,
            cs_addr_2 => \Servo_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_1:PWMUDB:compare1\ ,
            z0_comb => \Servo_1:PWMUDB:tc_i\ ,
            cl1_comb => \Servo_1:PWMUDB:compare2\ ,
            f1_blk_stat_comb => \Servo_1:PWMUDB:status_3\ ,
            chain_in => \Servo_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C:Net_767\ ,
            status_5 => \I2C:bI2C_UDB:status_5\ ,
            status_4 => \I2C:bI2C_UDB:status_4\ ,
            status_3 => \I2C:bI2C_UDB:status_3\ ,
            status_2 => \I2C:bI2C_UDB:status_2\ ,
            status_1 => \I2C:bI2C_UDB:status_1\ ,
            status_0 => \I2C:bI2C_UDB:status_0\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\IMU:BUART:sRX:RxSts\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            status_5 => \IMU:BUART:rx_status_5\ ,
            status_4 => \IMU:BUART:rx_status_4\ ,
            status_3 => \IMU:BUART:rx_status_3\ ,
            interrupt => Net_404 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\IMU:BUART:sTX:TxSts\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            status_3 => \IMU:BUART:tx_fifo_notfull\ ,
            status_2 => \IMU:BUART:tx_status_2\ ,
            status_1 => \IMU:BUART:tx_fifo_empty\ ,
            status_0 => \IMU:BUART:tx_status_0\ ,
            interrupt => Net_414 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_339 ,
            status_6 => \Left_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Left_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Left_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Left_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Left_Encoder:Cnt16:CounterUDB:underflow\ ,
            status_0 => \Left_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_339 ,
            status_3 => \Left_Encoder:bQuadDec:error\ ,
            status_2 => \Left_Encoder:Net_1260\ ,
            status_1 => \Left_Encoder:Net_611\ ,
            status_0 => \Left_Encoder:Net_530\ ,
            interrupt => Net_306 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_330 ,
            status_6 => \Right_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Right_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Right_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Right_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Right_Encoder:Cnt16:CounterUDB:underflow\ ,
            status_0 => \Right_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_330 ,
            status_3 => \Right_Encoder:bQuadDec:error\ ,
            status_2 => \Right_Encoder:Net_1260\ ,
            status_1 => \Right_Encoder:Net_611\ ,
            status_0 => \Right_Encoder:Net_530\ ,
            interrupt => Net_325 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_67 ,
            status_5 => \Servo_0:PWMUDB:status_5\ ,
            status_3 => \Servo_0:PWMUDB:status_3\ ,
            status_2 => \Servo_0:PWMUDB:tc_i\ ,
            status_1 => \Servo_0:PWMUDB:status_1\ ,
            status_0 => \Servo_0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_67 ,
            status_5 => \Servo_0:PWMUDB:status_5\ ,
            status_3 => \Servo_1:PWMUDB:status_3\ ,
            status_2 => \Servo_1:PWMUDB:tc_i\ ,
            status_1 => \Servo_1:PWMUDB:status_1\ ,
            status_0 => \Servo_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Left_Encoder_Pins(0)_SYNC
        PORT MAP (
            in => Net_295 ,
            out => Net_295_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Left_Encoder_Pins(1)_SYNC
        PORT MAP (
            in => Net_296 ,
            out => Net_296_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Right_Encoder_Pins(0)_SYNC
        PORT MAP (
            in => Net_317 ,
            out => Net_317_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Right_Encoder_Pins(1)_SYNC
        PORT MAP (
            in => Net_318 ,
            out => Net_318_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_391 ,
            out => Net_391_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C:Net_854\ ,
            out => \I2C:Net_854_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C:Net_855\ ,
            out => \I2C:Net_855_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C:bI2C_UDB:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \I2C:bI2C_UDB:control_7\ ,
            control_6 => \I2C:bI2C_UDB:control_6\ ,
            control_5 => \I2C:bI2C_UDB:control_5\ ,
            control_4 => \I2C:bI2C_UDB:control_4\ ,
            control_3 => \I2C:bI2C_UDB:control_3\ ,
            control_2 => \I2C:bI2C_UDB:control_2\ ,
            control_1 => \I2C:bI2C_UDB:control_1\ ,
            control_0 => \I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \Left_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Left_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Left_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Left_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Left_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Left_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Left_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Left_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \Right_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Right_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Right_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Right_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Right_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Right_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Right_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Right_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \Servo_0:PWMUDB:ctrl_enable\ ,
            control_6 => \Servo_0:PWMUDB:control_6\ ,
            control_5 => \Servo_0:PWMUDB:control_5\ ,
            control_4 => \Servo_0:PWMUDB:control_4\ ,
            control_3 => \Servo_0:PWMUDB:control_3\ ,
            control_2 => \Servo_0:PWMUDB:control_2\ ,
            control_1 => \Servo_0:PWMUDB:control_1\ ,
            control_0 => \Servo_0:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \Servo_1:PWMUDB:ctrl_enable\ ,
            control_6 => \Servo_1:PWMUDB:control_6\ ,
            control_5 => \Servo_1:PWMUDB:control_5\ ,
            control_4 => \Servo_1:PWMUDB:control_4\ ,
            control_3 => \Servo_1:PWMUDB:control_3\ ,
            control_2 => \Servo_1:PWMUDB:control_2\ ,
            control_1 => \Servo_1:PWMUDB:control_1\ ,
            control_0 => \Servo_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\IMU:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \IMU:Net_9\ ,
            load => \IMU:BUART:rx_counter_load\ ,
            count_6 => \IMU:BUART:rx_count_6\ ,
            count_5 => \IMU:BUART:rx_count_5\ ,
            count_4 => \IMU:BUART:rx_count_4\ ,
            count_3 => \IMU:BUART:rx_count_3\ ,
            count_2 => \IMU:BUART:rx_count_2\ ,
            count_1 => \IMU:BUART:rx_count_1\ ,
            count_0 => \IMU:BUART:rx_count_0\ ,
            tc => \IMU:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IMU_Interrupt
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Left_Encoder_Interrupt
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =MainTimeISR
        PORT MAP (
            interrupt => Net_282 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Right_Encoder_Interrupt
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => Net_468 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\IMU:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\IMU:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Left_Encoder:isr\
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Right_Encoder:isr\
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_623\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_284 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    5 :    3 :    8 :  62.50%
 Analog domain clock dividers :    1 :    3 :    4 :  25.00%
                         Pins :   22 :   48 :   70 :  31.43%
                   Macrocells :  135 :   57 :  192 :  70.31%
                Unique Pterms :  265 :  119 :  384 :  69.01%
                 Total Pterms :  289 :      :      : 
               Datapath Cells :   13 :   11 :   24 :  54.17%
                 Status Cells :    9 :   15 :   24 :  37.50%
         Control/Count7 Cells :    6 :   18 :   24 :  25.00%
                   Sync Cells :    7 :   53 :   60 :  11.67%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :   18 :   14 :   32 :  56.25%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    0 :    4 :    4 :   0.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    1 :    3 :    4 :  25.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    1 :    0 :    1 : 100.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.865ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 2s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)]: ADC_In(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: Err_LED_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)]: Err_LED_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: Left_Encoder_Pins(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: Left_Encoder_Pins(1) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: Left_Motor(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: Right_Encoder_Pins(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: Right_Encoder_Pins(1) (fixed)
IO_1@[IOP=(5)][IoId=(1)]: Right_Motor(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: Rx_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: SCL_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: SDA_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)]: Servo_Out(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)]: Servo_Out(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: Soft_Kill(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)]: Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: \ADC_1:Bypass(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)]: \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)]: \USBUART:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)]: \ADC_1:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \ADC_1:vRef_Vdda\
USB[0]@[FFB(USB,0)]: \USBUART:USB\
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)]: ADC_In(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: Err_LED_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)]: Err_LED_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: Left_Encoder_Pins(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: Left_Encoder_Pins(1) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: Left_Motor(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: Right_Encoder_Pins(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: Right_Encoder_Pins(1) (fixed)
IO_1@[IOP=(5)][IoId=(1)]: Right_Motor(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: Rx_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: SCL_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: SDA_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)]: Servo_Out(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)]: Servo_Out(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: Soft_Kill(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)]: Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: \ADC_1:Bypass(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)]: \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)]: \USBUART:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)]: \ADC_1:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \ADC_1:vRef_Vdda\
USB[0]@[FFB(USB,0)]: \USBUART:USB\

Analog Placement phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_450 => (GPIO P2[0] (332)) (SAR1 Vp (726)) 
Route#005: 
  (SAR1 Vp (726)) [SAR vplus wire R [725]] 
    (SAR vplus sw R__6a (743)) [SAR vplus sw R__6b [285]] (SAR vplus sw R__6c (744)##) [AGR[0] [670]] 
    (AGL2AGR[0] Sw__0c (481)##) [AGL2AGR[0] Sw__0b [176]] (AGL2AGR[0] Sw__0a (480)) [AGL[0] [650]] 
    (GPIO P2[0] Sw__1c (336)##) [GPIO P2[0] Sw__1b [117]] (GPIO P2[0] Sw__1a (335)) [GPIO P2[0] Wire [661]] 
    (GPIO P2[0] (332)) 
Connect Signal: \ADC_1:Net_126\ => (SAR1 Vn (727)) (SAR1 vrefhi_out (728)) 
Route#006: 
  (SAR1 vrefhi_out (728)) [SAR vrefhi_out wire R [727]] 
    (SAR vminus sw R__7c (768)##) [SAR vminus sw R__7b [297]] (SAR vminus sw R__7a (767)) [SAR vminus wire R [726]] 
    (SAR1 Vn (727)) 
Connect Signal: \ADC_1:Net_215\ => (SAR1 extvref (729)) (GPIO P0[2] (014)) 
Route#007: 
  (GPIO P0[2] (014)) [GPIO P0[2] Wire [539]] 
    (GPIO P0[2] Wire ExVref Sw (016)) [GPIO P0[2] Wire ExVref [541]] 
    (SAR1 extvref (729)) 
Connect Signal: \ADC_1:Net_248\ => (SAR1 vref (730)) (VRef Block Vdda/2 (1183)) 
Route#008: 
  (VRef Block Vdda/2 (1183)) [Vdda/2 [773]] 
    (Vdda v Vdda/2 Mux__1c (1234)!!) [Vdda v Vdda/2 Mux__1b [495]] (Vdda v Vdda/2 Mux__1a (1233)) [vref6 [724]] 
    (vref6 sar1 Sw (782)) [vref6 sar1 [734]] 
    (SAR vref sw R__3c (778)!!) [SAR vref sw R__3b [302]] (SAR vref sw R__3a (777)) [SAR vref wire R [728]] 
    (SAR1 vref (730)) 
Analog Routing phase: Elapsed time ==> 4s.636ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   46 :    2 :   48 :  95.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.22
                   Pterms :            6.07
               Macrocells :            2.93
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 4s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 1s.745ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 2422, final cost is 1014 (58.13% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.25 :       5.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1251_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:Net_1203\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1203_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_391 ,
        out => Net_391_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:state_1\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:Net_1210\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Net_1210\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1251\ * !\Left_Encoder:Net_1260\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + \Left_Encoder:Net_1251_split\
        );
        Output = \Left_Encoder:Net_1251\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              \Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:error\ (fanout=9)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_339 ,
        cs_addr_2 => \Left_Encoder:Net_1251\ ,
        cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Left_Encoder:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \Left_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Left_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_339 ,
        status_6 => \Left_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Left_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Left_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Left_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Left_Encoder:Cnt16:CounterUDB:underflow\ ,
        status_0 => \Left_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare1\ * !\Servo_0:PWMUDB:prevCompare1\
        );
        Output = \Servo_0:PWMUDB:status_0\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Left_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_Encoder:Net_1203\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
}

controlcell: Name =\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \Left_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Left_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Left_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Left_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Left_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Left_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Left_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Left_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_fifo_empty\ * !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_0\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_fifo_empty\ * \IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\IMU:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_386, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:txn\
        );
        Output = Net_386 (fanout=1)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \IMU:BUART:txn\ * \IMU:BUART:tx_state_1\ * 
              !\IMU:BUART:tx_bitclk\
            + \IMU:BUART:txn\ * \IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_shift_out\ * !\IMU:BUART:tx_state_2\
            + !\IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_state_2\ * !\IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              !\IMU:BUART:tx_shift_out\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * \IMU:BUART:tx_counter_dp\
        );
        Output = \IMU:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * !\IMU:BUART:tx_counter_dp\
            + \IMU:BUART:tx_state_0\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\
        );
        Output = \IMU:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\IMU:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        cs_addr_0 => \IMU:BUART:counter_load_not\ ,
        cl0_comb => \IMU:BUART:tx_bitclk_dp\ ,
        cl1_comb => \IMU:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:scl_x_wire\ * !\I2C:Net_854_SYNCOUT\
            + \I2C:scl_x_wire\ * \I2C:Net_854_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_854_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:control_reg_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_2\
        );
        Output = \I2C:bI2C_UDB:control_reg_2\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:control_reg_4\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_4\
        );
        Output = \I2C:bI2C_UDB:control_reg_4\ (fanout=4)
}

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C:Net_854\ ,
        out => \I2C:Net_854_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_855_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)
}

controlcell: Name =\I2C:bI2C_UDB:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \I2C:bI2C_UDB:control_7\ ,
        control_6 => \I2C:bI2C_UDB:control_6\ ,
        control_5 => \I2C:bI2C_UDB:control_5\ ,
        control_4 => \I2C:bI2C_UDB:control_4\ ,
        control_3 => \I2C:bI2C_UDB:control_3\ ,
        control_2 => \I2C:bI2C_UDB:control_2\ ,
        control_1 => \I2C:bI2C_UDB:control_1\ ,
        control_0 => \I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C:Net_855\ ,
        out => \I2C:Net_855_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_1\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              \Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:Net_1260\ * \Left_Encoder:bQuadDec:quad_B_filt\ * 
              \Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:bQuadDec:state_0\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_A_filt\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\ * 
              !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + \Left_Encoder:Net_1203_split\
        );
        Output = \Left_Encoder:Net_1203\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:error\
            + !\Left_Encoder:Net_1260\ * !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
            + !\Left_Encoder:bQuadDec:error\ * 
              !\Left_Encoder:bQuadDec:state_1\ * 
              !\Left_Encoder:bQuadDec:state_0\
        );
        Output = \Left_Encoder:Net_1260\ (fanout=9)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              \IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + \IMU:BUART:rx_count_2\ * \IMU:BUART:pollcount_1\
            + \IMU:BUART:rx_count_1\ * \IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_1\
        );
        Output = \IMU:BUART:pollcount_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              !\IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              \IMU:BUART:pollcount_0\ * !Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              !\IMU:BUART:pollcount_0\ * Net_391_SYNCOUT
            + !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_0\ * 
              \IMU:BUART:pollcount_0\ * !Net_391_SYNCOUT
        );
        Output = \IMU:BUART:pollcount_0\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\IMU:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        load => \IMU:BUART:rx_counter_load\ ,
        count_6 => \IMU:BUART:rx_count_6\ ,
        count_5 => \IMU:BUART:rx_count_5\ ,
        count_4 => \IMU:BUART:rx_count_4\ ,
        count_3 => \IMU:BUART:rx_count_3\ ,
        count_2 => \IMU:BUART:rx_count_2\ ,
        count_1 => \IMU:BUART:rx_count_1\ ,
        count_0 => \IMU:BUART:rx_count_0\ ,
        tc => \IMU:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1203\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295_SYNCOUT
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_0:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare2\ * !\Servo_0:PWMUDB:prevCompare2\
        );
        Output = \Servo_0:PWMUDB:status_1\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Cnt16:CounterUDB:underflow\ * 
              !\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1210\ * \Left_Encoder:Net_1251\
        );
        Output = \Left_Encoder:Net_530\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Left_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:Net_1210\ * !\Left_Encoder:Net_1251\
        );
        Output = \Left_Encoder:Net_611\ (fanout=1)
}

datapathcell: Name =\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_339 ,
        cs_addr_2 => \Left_Encoder:Net_1251\ ,
        cs_addr_1 => \Left_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Left_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_339 ,
        status_3 => \Left_Encoder:bQuadDec:error\ ,
        status_2 => \Left_Encoder:Net_1260\ ,
        status_1 => \Left_Encoder:Net_611\ ,
        status_0 => \Left_Encoder:Net_530\ ,
        interrupt => Net_306 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Right_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Right_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\
            + \Right_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Right_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Right_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_fifo_notfull\
        );
        Output = \IMU:BUART:tx_status_2\ (fanout=1)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_318_SYNCOUT
        );
        Output = \Right_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_0:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_67 ,
        cs_addr_2 => \Servo_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_0:PWMUDB:compare1\ ,
        z0_comb => \Servo_0:PWMUDB:tc_i\ ,
        cl1_comb => \Servo_0:PWMUDB:compare2\ ,
        f1_blk_stat_comb => \Servo_0:PWMUDB:status_3\ ,
        chain_in => \Servo_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_0:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_67 ,
        status_5 => \Servo_0:PWMUDB:status_5\ ,
        status_3 => \Servo_0:PWMUDB:status_3\ ,
        status_2 => \Servo_0:PWMUDB:tc_i\ ,
        status_1 => \Servo_0:PWMUDB:status_1\ ,
        status_0 => \Servo_0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Right_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Right_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\
            + \Right_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Right_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Right_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_bitclk_dp\
        );
        Output = \IMU:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_state_2\ * \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * \IMU:BUART:tx_state_0\ * 
              \IMU:BUART:tx_bitclk\
            + \IMU:BUART:tx_state_1\ * !\IMU:BUART:tx_state_2\ * 
              \IMU:BUART:tx_bitclk\ * !\IMU:BUART:tx_counter_dp\
        );
        Output = \IMU:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_count_2\ * !\IMU:BUART:rx_count_1\ * 
              !\IMU:BUART:rx_count_0\
        );
        Output = \IMU:BUART:rx_bitclk_enable\ (fanout=6)
}

datapathcell: Name =\IMU:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        cs_addr_2 => \IMU:BUART:tx_state_1\ ,
        cs_addr_1 => \IMU:BUART:tx_state_0\ ,
        cs_addr_0 => \IMU:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \IMU:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \IMU:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \IMU:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\IMU:BUART:sTX:TxSts\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        status_3 => \IMU:BUART:tx_fifo_notfull\ ,
        status_2 => \IMU:BUART:tx_status_2\ ,
        status_1 => \IMU:BUART:tx_fifo_empty\ ,
        status_0 => \IMU:BUART:tx_status_0\ ,
        interrupt => Net_414 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + \I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Servo_0:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Servo_0:PWMUDB:final_kill_reg\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:tx_bitclk_dp\
        );
        Output = \IMU:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\Servo_0:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_0:PWMUDB:final_kill_reg\
        );
        Output = \Servo_0:PWMUDB:status_5\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:scl_x_wire\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:scl_x_wire\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:control_reg_5\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_5\
        );
        Output = \I2C:bI2C_UDB:control_reg_5\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:control_reg_6\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_6\
        );
        Output = \I2C:bI2C_UDB:control_reg_6\ (fanout=4)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:control_reg_7\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:control_7\
        );
        Output = \I2C:bI2C_UDB:control_reg_7\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)
}

datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C:Net_767\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Left_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Left_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Left_Encoder:bQuadDec:quad_B_filt\
            + \Left_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Left_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Left_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Left_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IMU:BUART:rx_fifonotempty\ * \IMU:BUART:rx_state_stop1_reg\
        );
        Output = \IMU:BUART:rx_status_5\ (fanout=1)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Left_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Left_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Left_Encoder:bQuadDec:quad_A_filt\
            + \Left_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Left_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Left_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Left_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IMU:BUART:rx_load_fifo\ * \IMU:BUART:rx_fifofull\
        );
        Output = \IMU:BUART:rx_status_4\ (fanout=1)
}

statusicell: Name =\IMU:BUART:sRX:RxSts\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        status_5 => \IMU:BUART:rx_status_5\ ,
        status_4 => \IMU:BUART:rx_status_4\ ,
        status_3 => \IMU:BUART:rx_status_3\ ,
        interrupt => Net_404 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1251_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Left_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_339) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_296_SYNCOUT
        );
        Output = \Left_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \Servo_1:PWMUDB:ctrl_enable\ ,
        control_6 => \Servo_1:PWMUDB:control_6\ ,
        control_5 => \Servo_1:PWMUDB:control_5\ ,
        control_4 => \Servo_1:PWMUDB:control_4\ ,
        control_3 => \Servo_1:PWMUDB:control_3\ ,
        control_2 => \Servo_1:PWMUDB:control_2\ ,
        control_1 => \Servo_1:PWMUDB:control_1\ ,
        control_0 => \Servo_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Right_Encoder_Pins(1)_SYNC
    PORT MAP (
        in => Net_318 ,
        out => Net_318_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_438, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\ * \Servo_1:PWMUDB:compare1\
        );
        Output = Net_438 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_449, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\ * \Servo_1:PWMUDB:compare2\
        );
        Output = Net_449 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Servo_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare1\
        );
        Output = \Servo_1:PWMUDB:prevCompare1\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Servo_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare2\
        );
        Output = \Servo_1:PWMUDB:prevCompare2\ (fanout=1)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\
        );
        Output = \Servo_0:PWMUDB:runmode_enable\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\Servo_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:ctrl_enable\
        );
        Output = \Servo_1:PWMUDB:runmode_enable\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_0:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_67 ,
        cs_addr_2 => \Servo_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_0:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_0:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare1\ * !\Servo_1:PWMUDB:prevCompare1\
        );
        Output = \Servo_1:PWMUDB:status_0\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Right_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_Encoder:Net_1203\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_1:PWMUDB:compare2\ * !\Servo_1:PWMUDB:prevCompare2\
        );
        Output = \Servo_1:PWMUDB:status_1\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:underflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1210\ * \Right_Encoder:Net_1251\
        );
        Output = \Right_Encoder:Net_530\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Right_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1210\ * !\Right_Encoder:Net_1251\
        );
        Output = \Right_Encoder:Net_611\ (fanout=1)
}

datapathcell: Name =\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_330 ,
        cs_addr_2 => \Right_Encoder:Net_1251\ ,
        cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Right_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_330 ,
        status_3 => \Right_Encoder:bQuadDec:error\ ,
        status_2 => \Right_Encoder:Net_1260\ ,
        status_1 => \Right_Encoder:Net_611\ ,
        status_0 => \Right_Encoder:Net_530\ ,
        interrupt => Net_325 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \Right_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Right_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Right_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Right_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Right_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Right_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Right_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Right_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * !\I2C:bI2C_UDB:control_reg_2\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_reg_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_67 ,
        cs_addr_2 => \Servo_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_1:PWMUDB:compare1\ ,
        z0_comb => \Servo_1:PWMUDB:tc_i\ ,
        cl1_comb => \Servo_1:PWMUDB:compare2\ ,
        f1_blk_stat_comb => \Servo_1:PWMUDB:status_3\ ,
        chain_in => \Servo_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_67 ,
        status_5 => \Servo_0:PWMUDB:status_5\ ,
        status_3 => \Servo_1:PWMUDB:status_3\ ,
        status_2 => \Servo_1:PWMUDB:tc_i\ ,
        status_1 => \Servo_1:PWMUDB:status_1\ ,
        status_0 => \Servo_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:scl_x_wire\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:control_reg_6\ * 
              !\I2C:bI2C_UDB:control_reg_5\ * \I2C:bI2C_UDB:control_reg_2\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
}

datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C:Net_767\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:pollcount_1\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\IMU:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_state_3\ * 
              \IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_391_SYNCOUT
        );
        Output = \IMU:BUART:rx_last\ (fanout=1)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\IMU:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * !\IMU:BUART:rx_address_detected\
            + !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\
            + !\IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_address_detected\ * 
              \IMU:BUART:rx_last\ * !Net_391_SYNCOUT
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * !\IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\IMU:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              !\IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:pollcount_1\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\IMU:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\IMU:BUART:rx_state_0\ * \IMU:BUART:rx_bitclk_enable\ * 
              \IMU:BUART:rx_state_3\ * \IMU:BUART:rx_state_2\ * 
              !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_5\ * !\IMU:BUART:rx_address_detected\
            + \IMU:BUART:rx_state_0\ * !\IMU:BUART:rx_state_3\ * 
              !\IMU:BUART:rx_state_2\ * !\IMU:BUART:rx_count_6\ * 
              !\IMU:BUART:rx_count_4\ * !\IMU:BUART:rx_address_detected\
        );
        Output = \IMU:BUART:rx_state_3\ (fanout=7)
}

datapathcell: Name =\IMU:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \IMU:Net_9\ ,
        cs_addr_2 => \IMU:BUART:rx_address_detected\ ,
        cs_addr_1 => \IMU:BUART:rx_state_0\ ,
        cs_addr_0 => \IMU:BUART:rx_bitclk_enable\ ,
        route_si => \IMU:BUART:pollcount_1\ ,
        f0_load => \IMU:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \IMU:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \IMU:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1251\ * !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + \Right_Encoder:Net_1251_split\
        );
        Output = \Right_Encoder:Net_1251\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:error\ (fanout=9)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_Encoder:Net_1260\ * \Right_Encoder:Net_1203\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1203_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Right_Encoder_Pins(0)_SYNC
    PORT MAP (
        in => Net_317 ,
        out => Net_317_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Left_Encoder_Pins(1)_SYNC
    PORT MAP (
        in => Net_296 ,
        out => Net_296_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Left_Encoder_Pins(0)_SYNC
    PORT MAP (
        in => Net_295 ,
        out => Net_295_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_112, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\ * \Servo_0:PWMUDB:compare1\
        );
        Output = Net_112 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_113, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:ctrl_enable\ * \Servo_0:PWMUDB:compare2\
        );
        Output = Net_113 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Servo_0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare1\
        );
        Output = \Servo_0:PWMUDB:prevCompare1\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Servo_0:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_67) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_0:PWMUDB:compare2\
        );
        Output = \Servo_0:PWMUDB:prevCompare2\ (fanout=1)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:state_0\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:Net_1203_split\
        );
        Output = \Right_Encoder:Net_1203\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_Encoder:Net_1260\ * !\Right_Encoder:bQuadDec:error\
            + !\Right_Encoder:Net_1260\ * !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:Net_1260\ (fanout=9)

    [McSlotId=3]: (empty)
}

controlcell: Name =\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \Servo_0:PWMUDB:ctrl_enable\ ,
        control_6 => \Servo_0:PWMUDB:control_6\ ,
        control_5 => \Servo_0:PWMUDB:control_5\ ,
        control_4 => \Servo_0:PWMUDB:control_4\ ,
        control_3 => \Servo_0:PWMUDB:control_3\ ,
        control_2 => \Servo_0:PWMUDB:control_2\ ,
        control_1 => \Servo_0:PWMUDB:control_1\ ,
        control_0 => \Servo_0:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_0\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              \Right_Encoder:bQuadDec:state_1\
            + !\Right_Encoder:Net_1260\ * 
              \Right_Encoder:bQuadDec:quad_A_filt\ * 
              \Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
            + \Right_Encoder:bQuadDec:quad_A_filt\ * 
              !\Right_Encoder:bQuadDec:quad_B_filt\ * 
              !\Right_Encoder:bQuadDec:error\ * 
              !\Right_Encoder:bQuadDec:state_1\ * 
              !\Right_Encoder:bQuadDec:state_0\
        );
        Output = \Right_Encoder:bQuadDec:state_1\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_Encoder:Net_1260\ * 
              !\Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:Net_1210\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Net_1210\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Net_1203\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Encoder:Cnt16:CounterUDB:underflow\
        );
        Output = \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\Right_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_330) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_317_SYNCOUT
        );
        Output = \Right_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
}

datapathcell: Name =\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_330 ,
        cs_addr_2 => \Right_Encoder:Net_1251\ ,
        cs_addr_1 => \Right_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Right_Encoder:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \Right_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Right_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Right_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_330 ,
        status_6 => \Right_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Right_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Right_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Right_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Right_Encoder:Cnt16:CounterUDB:underflow\ ,
        status_0 => \Right_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_reg_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_reg_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_reg_5\ * \I2C:bI2C_UDB:control_reg_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\IMU:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\IMU:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \IMU:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_67 ,
        cs_addr_2 => \Servo_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_1:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_767\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_855_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:Net_855_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C:Net_767\ ,
        status_5 => \I2C:bI2C_UDB:status_5\ ,
        status_4 => \I2C:bI2C_UDB:status_4\ ,
        status_3 => \I2C:bI2C_UDB:status_3\ ,
        status_2 => \I2C:bI2C_UDB:status_2\ ,
        status_1 => \I2C:bI2C_UDB:status_1\ ,
        status_0 => \I2C:bI2C_UDB:status_0\ ,
        interrupt => \I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Left_Encoder_Interrupt
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_623\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(13)] 
    interrupt: Name =\IMU:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\Right_Encoder:isr\
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =Right_Encoder_Interrupt
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =MainTimeISR
        PORT MAP (
            interrupt => Net_282 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(19)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_284 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\Left_Encoder:isr\
        PORT MAP (
            interrupt => Net_306 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => Net_468 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(26)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(27)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(28)] 
    interrupt: Name =IMU_Interrupt
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(30)] 
    interrupt: Name =\IMU:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_404 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \ADC_1:Net_215\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_450 ,
        pad => ADC_In(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_386 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_391 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Soft_Kill(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Soft_Kill(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_855\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_854\ ,
        input => \I2C:scl_x_wire\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_Motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_112 ,
        pad => Left_Motor(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_Motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_113 ,
        pad => Right_Motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_438 ,
        pad => Servo_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Servo_Out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_449 ,
        pad => Servo_Out(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Left_Encoder_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_295 ,
        pad => Left_Encoder_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Left_Encoder_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_296 ,
        pad => Left_Encoder_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Encoder_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_317 ,
        pad => Right_Encoder_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Right_Encoder_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_318 ,
        pad => Right_Encoder_Pins(1)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = Err_LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Err_LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Err_LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Err_LED_2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            interrupt => \USBUART:Net_623\ );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_sync = "1"
            intr_mode = "10"
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            output_conn = "0"
            output_sync = "0"
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART:Net_990\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_67 ,
            dclk_0 => Net_67_local ,
            dclk_glb_1 => Net_339 ,
            dclk_1 => Net_339_local ,
            dclk_glb_2 => Net_330 ,
            dclk_2 => Net_330_local ,
            aclk_glb_0 => \ADC_1:Net_221\ ,
            aclk_0 => \ADC_1:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_1:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_1:Net_221_adig_local\ ,
            dclk_glb_3 => \I2C:Net_767\ ,
            dclk_3 => \I2C:Net_767_local\ ,
            dclk_glb_4 => \IMU:Net_9\ ,
            dclk_4 => \IMU:Net_9_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\MainTimer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_282 ,
            cmp => \MainTimer:Net_261\ ,
            irq => \MainTimer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_990\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_284 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,1)]: 
    vrefcell: Name =\ADC_1:vRef_Vdda\
        PORT MAP (
            vout => \ADC_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_1:ADC_SAR\
        PORT MAP (
            vplus => Net_450 ,
            vminus => \ADC_1:Net_126\ ,
            ext_pin => \ADC_1:Net_215\ ,
            vrefhi_out => \ADC_1:Net_126\ ,
            vref => \ADC_1:Net_248\ ,
            clock => \ADC_1:Net_221\ ,
            pump_clock => \ADC_1:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_1:Net_252\ ,
            data_out_udb_11 => \ADC_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_1:Net_207_0\ ,
            eof_udb => Net_468 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |     \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_215\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |             ADC_In(0) | Analog(Net_450)
     |   4 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_386)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               Rx_1(0) | FB(Net_391)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          Soft_Kill(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |              SDA_1(0) | FB(\I2C:Net_855\), In(\I2C:sda_x_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |              SCL_1(0) | FB(\I2C:Net_854\), In(\I2C:scl_x_wire\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |         Left_Motor(0) | In(Net_112)
     |   1 |     * |      NONE |         CMOS_OUT |        Right_Motor(0) | In(Net_113)
     |   2 |     * |      NONE |         CMOS_OUT |          Servo_Out(0) | In(Net_438)
     |   3 |     * |      NONE |         CMOS_OUT |          Servo_Out(1) | In(Net_449)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  Left_Encoder_Pins(0) | FB(Net_295)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  Left_Encoder_Pins(1) | FB(Net_296)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Right_Encoder_Pins(0) | FB(Net_317)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Right_Encoder_Pins(1) | FB(Net_318)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |          Err_LED_1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          Err_LED_2(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_990\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named \ADC_1:Bypass(0)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART:Dp(0)\ at location P15[6] prevents usage of special purposes: SWD:IO. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART:Dm(0)\ at location P15[7] prevents usage of special purposes: SWD:CK. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[2], P15[6], P15[7].
      Please check the "Final Placement Details" section of the report file (IGVC 2013.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.114ms
Digital Placement phase: Elapsed time ==> 7s.444ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 23s.595ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IGVC 2013_timing.html
Static timing analysis phase: Elapsed time ==> 3s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.578ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 45s.438ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 46s.179ms
API generation phase: Elapsed time ==> 8s.796ms
Dependency generation phase: Elapsed time ==> 0s.075ms
Cleanup phase: Elapsed time ==> 0s.001ms
