                .include        "monitor.s"
                .include        "segments.s"

IFR             =               $A405           ; read interrupt flag
WTIMER1         =               $A41C
WTIMER8         =               $A41D
WTIMER64        =               $A41E
WTIMER1024      =               $A41F

                ; The 6532 timer can be divided by 1, 8, 64, or 1024
                ; (WTIMER1 through WTIMER1024). With WTIMER1, one timer
                ; interval is one clock cycle. At 1Mhz, one clock
                ; cycle is 1Î¼s.
                ;
                ; At WTIMER1024, one timer interval is 1024 clock cycles,
                ; or approx. 1ms.
                ;
                ; That means the longest period will be $FF timer
                ; intervals at WTIMER1024, for a total of 261,120 clock
                ; cycles, or about 0.3 seconds.

                .segment        "ZEROPAGE"
flag:           .byte           0

                .segment        "CODE"

                jsr             ACCESS          ; write-enable system ram
                jsr             show            ; load display buffer
                lda             #$00
                sta             flag

outside:        dec             flag
                lda             #$ff            ; initialize timer count
                sta             WTIMER1024      ; start timer
inside:         lda             flag            ; check bit 0 of flag
                and             #1
                beq             noshow          ; only show message when == 1
                jsr             SCAND           ; flash display

noshow:         bit             IFR             ; check for timer interrupt
                bpl             inside          ; repeat inner loop if no interrupt
                jmp             outside         ; repeat outside loop

show:           lda             #OO     ; O
                sta             D6
                lda             #OD     ; D
                sta             D5
                sta             D4
                lda             #OB     ; B
                sta             D3
                lda             #OI     ; I
                sta             D2
                lda             #OT     ; T
                sta             D1
                rts
