Warning (10268): Verilog HDL information at AES.v(118): always construct contains both blocking and non-blocking assignments File: C:/Users/sicom/Desktop/University/Logic-2/Project/AES.v Line: 118
