{
    "name": "RPU",
    "folder": "RPU",
    "sim_files": [
        "tests/rpu_core_tb.vhd",
        "tests/tb_alu_int32_div.vhd",
        "tests/tb_unit_alu_RV32I_01.vhd",
        "tests/tb_unit_decoder_RV32_01.vhd"
    ],
    "files": [
        "vhdl/alu_int32_div.vhd",
        "vhdl/constants.vhd",
        "vhdl/control_unit.vhd",
        "vhdl/core.vhd",
        "vhdl/csr_unit.vhd",
        "vhdl/lint_unit.vhd",
        "vhdl/mem_controller.vhd",
        "vhdl/pc_unit.vhd",
        "vhdl/register_set.vhd",
        "vhdl/unit_alu_RV32_I.vhd",
        "vhdl/unit_decoder_RV32I.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/Domipheus/RPU",
    "top_module": "rpu_core_tb",
    "extra_flags": [],
    "language_version": "08",
    "march": "rv32i",
    "two_memory": false
}