Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fb5bb6da737c45c9bbca05cd5c3a8930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_counter_behav xil_defaultlib.testbench_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter_N
Compiling module xil_defaultlib.testbench_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_counter_behav
