// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Mar 28 18:49:00 2024
// Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ COE_Test_equalizer_0_3_sim_netlist.v
// Design      : COE_Test_equalizer_0_3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "COE_Test_equalizer_0_3,equalizer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "equalizer,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    y_TVALID,
    y_TREADY,
    y_TDATA,
    y_TDEST,
    y_TKEEP,
    y_TSTRB,
    y_TUSER,
    y_TLAST,
    y_TID,
    x_TVALID,
    x_TREADY,
    x_TDATA,
    x_TDEST,
    x_TKEEP,
    x_TSTRB,
    x_TUSER,
    x_TLAST,
    x_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN COE_Test_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:y:x, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN COE_Test_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN COE_Test_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TVALID" *) output y_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TREADY" *) input y_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TDATA" *) output [31:0]y_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TDEST" *) output [0:0]y_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TKEEP" *) output [3:0]y_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TSTRB" *) output [3:0]y_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TUSER" *) output [0:0]y_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TLAST" *) output [0:0]y_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 y TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN COE_Test_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]y_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TVALID" *) input x_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TREADY" *) output x_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TDATA" *) input [31:0]x_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TDEST" *) input [0:0]x_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TKEEP" *) input [3:0]x_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TSTRB" *) input [3:0]x_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TUSER" *) input [0:0]x_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TLAST" *) input [0:0]x_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 x TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN COE_Test_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]x_TID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]x_TDATA;
  wire [0:0]x_TDEST;
  wire [0:0]x_TID;
  wire [3:0]x_TKEEP;
  wire [0:0]x_TLAST;
  wire x_TREADY;
  wire [3:0]x_TSTRB;
  wire [0:0]x_TUSER;
  wire x_TVALID;
  wire [31:0]y_TDATA;
  wire [0:0]y_TDEST;
  wire [0:0]y_TID;
  wire [3:0]y_TKEEP;
  wire [0:0]y_TLAST;
  wire y_TREADY;
  wire [3:0]y_TSTRB;
  wire [0:0]y_TUSER;
  wire y_TVALID;
  wire NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_inst_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_inst_m_axi_gmem_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_TDATA(x_TDATA),
        .x_TDEST(x_TDEST),
        .x_TID(x_TID),
        .x_TKEEP(x_TKEEP),
        .x_TLAST(x_TLAST),
        .x_TREADY(x_TREADY),
        .x_TSTRB(x_TSTRB),
        .x_TUSER(x_TUSER),
        .x_TVALID(x_TVALID),
        .y_TDATA(y_TDATA),
        .y_TDEST(y_TDEST),
        .y_TID(y_TID),
        .y_TKEEP(y_TKEEP),
        .y_TLAST(y_TLAST),
        .y_TREADY(y_TREADY),
        .y_TSTRB(y_TSTRB),
        .y_TUSER(y_TUSER),
        .y_TVALID(y_TVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) (* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) 
(* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) (* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) 
(* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) (* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) 
(* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) (* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) 
(* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) (* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) 
(* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) (* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) 
(* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) (* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) 
(* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    y_TDATA,
    y_TVALID,
    y_TREADY,
    y_TKEEP,
    y_TSTRB,
    y_TUSER,
    y_TLAST,
    y_TID,
    y_TDEST,
    x_TDATA,
    x_TVALID,
    x_TREADY,
    x_TKEEP,
    x_TSTRB,
    x_TUSER,
    x_TLAST,
    x_TID,
    x_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output [31:0]y_TDATA;
  output y_TVALID;
  input y_TREADY;
  output [3:0]y_TKEEP;
  output [3:0]y_TSTRB;
  output [0:0]y_TUSER;
  output [0:0]y_TLAST;
  output [0:0]y_TID;
  output [0:0]y_TDEST;
  input [31:0]x_TDATA;
  input x_TVALID;
  output x_TREADY;
  input [3:0]x_TKEEP;
  input [3:0]x_TSTRB;
  input [0:0]x_TUSER;
  input [0:0]x_TLAST;
  input [0:0]x_TID;
  input [0:0]x_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_wr;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state9;
  wire [21:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]c;
  wire [31:0]gmem_RDATA;
  wire [61:0]gmem_addr_reg_453;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_336;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDATA;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID;
  wire [3:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TKEEP;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST;
  wire [3:0]grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TSTRB;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER;
  wire \load_unit/fifo_rreq/push ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire regslice_both_x_V_data_V_U_n_0;
  wire regslice_both_x_V_data_V_U_n_1;
  wire regslice_both_x_V_data_V_U_n_10;
  wire regslice_both_x_V_data_V_U_n_11;
  wire regslice_both_x_V_data_V_U_n_12;
  wire regslice_both_x_V_data_V_U_n_13;
  wire regslice_both_x_V_data_V_U_n_14;
  wire regslice_both_x_V_data_V_U_n_15;
  wire regslice_both_x_V_data_V_U_n_16;
  wire regslice_both_x_V_data_V_U_n_17;
  wire regslice_both_x_V_data_V_U_n_18;
  wire regslice_both_x_V_data_V_U_n_19;
  wire regslice_both_x_V_data_V_U_n_2;
  wire regslice_both_x_V_data_V_U_n_20;
  wire regslice_both_x_V_data_V_U_n_21;
  wire regslice_both_x_V_data_V_U_n_22;
  wire regslice_both_x_V_data_V_U_n_23;
  wire regslice_both_x_V_data_V_U_n_24;
  wire regslice_both_x_V_data_V_U_n_25;
  wire regslice_both_x_V_data_V_U_n_26;
  wire regslice_both_x_V_data_V_U_n_27;
  wire regslice_both_x_V_data_V_U_n_28;
  wire regslice_both_x_V_data_V_U_n_29;
  wire regslice_both_x_V_data_V_U_n_3;
  wire regslice_both_x_V_data_V_U_n_30;
  wire regslice_both_x_V_data_V_U_n_31;
  wire regslice_both_x_V_data_V_U_n_4;
  wire regslice_both_x_V_data_V_U_n_5;
  wire regslice_both_x_V_data_V_U_n_6;
  wire regslice_both_x_V_data_V_U_n_7;
  wire regslice_both_x_V_data_V_U_n_8;
  wire regslice_both_x_V_data_V_U_n_9;
  wire regslice_both_x_V_last_V_U_n_4;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift_reg_0;
  wire [31:0]shift_reg_1;
  wire [31:0]shift_reg_2;
  wire [31:0]shift_reg_3;
  wire [31:0]shift_reg_4;
  wire [31:0]shift_reg_5;
  wire [31:0]shift_reg_6;
  wire [31:0]shift_reg_7;
  wire [31:0]shift_reg_8;
  wire [31:0]shift_reg_9;
  wire [31:0]x_TDATA;
  wire [31:0]x_TDATA_int_regslice;
  wire [0:0]x_TDEST;
  wire x_TDEST_int_regslice;
  wire [0:0]x_TID;
  wire x_TID_int_regslice;
  wire [3:0]x_TKEEP;
  wire [3:0]x_TKEEP_int_regslice;
  wire [0:0]x_TLAST;
  wire x_TLAST_int_regslice;
  wire x_TREADY;
  wire [3:0]x_TSTRB;
  wire [3:0]x_TSTRB_int_regslice;
  wire [0:0]x_TUSER;
  wire x_TUSER_int_regslice;
  wire x_TVALID;
  wire x_TVALID_int_regslice;
  wire [31:0]y_TDATA;
  wire [0:0]y_TDEST;
  wire [0:0]y_TID;
  wire [3:0]y_TKEEP;
  wire [0:0]y_TLAST;
  wire y_TREADY;
  wire y_TREADY_int_regslice;
  wire [3:0]y_TSTRB;
  wire [0:0]y_TUSER;
  wire y_TVALID;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\load_unit/fifo_rreq/push ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .c(c),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \gmem_addr_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[2]),
        .Q(gmem_addr_reg_453[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[12]),
        .Q(gmem_addr_reg_453[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[13]),
        .Q(gmem_addr_reg_453[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[14]),
        .Q(gmem_addr_reg_453[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[15]),
        .Q(gmem_addr_reg_453[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[16]),
        .Q(gmem_addr_reg_453[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[17]),
        .Q(gmem_addr_reg_453[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[18]),
        .Q(gmem_addr_reg_453[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[19]),
        .Q(gmem_addr_reg_453[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[20]),
        .Q(gmem_addr_reg_453[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[21]),
        .Q(gmem_addr_reg_453[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[3]),
        .Q(gmem_addr_reg_453[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[22]),
        .Q(gmem_addr_reg_453[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[23]),
        .Q(gmem_addr_reg_453[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[24]),
        .Q(gmem_addr_reg_453[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[25]),
        .Q(gmem_addr_reg_453[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[26]),
        .Q(gmem_addr_reg_453[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[27]),
        .Q(gmem_addr_reg_453[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[28]),
        .Q(gmem_addr_reg_453[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[29]),
        .Q(gmem_addr_reg_453[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[30]),
        .Q(gmem_addr_reg_453[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[31]),
        .Q(gmem_addr_reg_453[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[4]),
        .Q(gmem_addr_reg_453[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[32]),
        .Q(gmem_addr_reg_453[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[33]),
        .Q(gmem_addr_reg_453[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[34]),
        .Q(gmem_addr_reg_453[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[35]),
        .Q(gmem_addr_reg_453[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[36]),
        .Q(gmem_addr_reg_453[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[37]),
        .Q(gmem_addr_reg_453[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[38]),
        .Q(gmem_addr_reg_453[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[39]),
        .Q(gmem_addr_reg_453[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[40]),
        .Q(gmem_addr_reg_453[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[41]),
        .Q(gmem_addr_reg_453[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[5]),
        .Q(gmem_addr_reg_453[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[42]),
        .Q(gmem_addr_reg_453[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[43]),
        .Q(gmem_addr_reg_453[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[44]),
        .Q(gmem_addr_reg_453[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[45]),
        .Q(gmem_addr_reg_453[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[46]),
        .Q(gmem_addr_reg_453[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[47]),
        .Q(gmem_addr_reg_453[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[48]),
        .Q(gmem_addr_reg_453[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[49]),
        .Q(gmem_addr_reg_453[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[50]),
        .Q(gmem_addr_reg_453[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[51]),
        .Q(gmem_addr_reg_453[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[6]),
        .Q(gmem_addr_reg_453[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[52]),
        .Q(gmem_addr_reg_453[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[53]),
        .Q(gmem_addr_reg_453[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[54]),
        .Q(gmem_addr_reg_453[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[55]),
        .Q(gmem_addr_reg_453[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[56]),
        .Q(gmem_addr_reg_453[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[57]),
        .Q(gmem_addr_reg_453[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[58]),
        .Q(gmem_addr_reg_453[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[59]),
        .Q(gmem_addr_reg_453[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[60]),
        .Q(gmem_addr_reg_453[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[61]),
        .Q(gmem_addr_reg_453[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[7]),
        .Q(gmem_addr_reg_453[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[62]),
        .Q(gmem_addr_reg_453[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[63]),
        .Q(gmem_addr_reg_453[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[8]),
        .Q(gmem_addr_reg_453[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[9]),
        .Q(gmem_addr_reg_453[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[10]),
        .Q(gmem_addr_reg_453[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(c[11]),
        .Q(gmem_addr_reg_453[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .D({ap_NS_fsm[19:8],\load_unit/fifo_rreq/push ,ap_NS_fsm[1]}),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_0_[7] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .dout(gmem_RDATA),
        .\dout_reg[61] (gmem_addr_reg_453),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_VITIS_LOOP_17_1 grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TKEEP),
        .E(ap_NS_fsm1),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_NS_fsm[21:20]),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .ap_enable_reg_pp0_iter1_reg_1(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_336),
        .ap_enable_reg_pp0_iter1_reg_2(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .dout(gmem_RDATA),
        .\empty_25_fu_152_reg[31]_0 (shift_reg_1),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER),
        .\p_load49_reg_823_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1),
        .\p_load50_reg_817_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2),
        .\p_load51_reg_811_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3),
        .\p_load52_reg_805_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4),
        .\p_load53_reg_799_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5),
        .\p_load54_reg_793_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6),
        .\p_load55_reg_787_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7),
        .\p_load56_reg_781_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8),
        .\tmp1_data_V_fu_156_reg[31]_0 ({regslice_both_x_V_data_V_U_n_0,regslice_both_x_V_data_V_U_n_1,regslice_both_x_V_data_V_U_n_2,regslice_both_x_V_data_V_U_n_3,regslice_both_x_V_data_V_U_n_4,regslice_both_x_V_data_V_U_n_5,regslice_both_x_V_data_V_U_n_6,regslice_both_x_V_data_V_U_n_7,regslice_both_x_V_data_V_U_n_8,regslice_both_x_V_data_V_U_n_9,regslice_both_x_V_data_V_U_n_10,regslice_both_x_V_data_V_U_n_11,regslice_both_x_V_data_V_U_n_12,regslice_both_x_V_data_V_U_n_13,regslice_both_x_V_data_V_U_n_14,regslice_both_x_V_data_V_U_n_15,regslice_both_x_V_data_V_U_n_16,regslice_both_x_V_data_V_U_n_17,regslice_both_x_V_data_V_U_n_18,regslice_both_x_V_data_V_U_n_19,regslice_both_x_V_data_V_U_n_20,regslice_both_x_V_data_V_U_n_21,regslice_both_x_V_data_V_U_n_22,regslice_both_x_V_data_V_U_n_23,regslice_both_x_V_data_V_U_n_24,regslice_both_x_V_data_V_U_n_25,regslice_both_x_V_data_V_U_n_26,regslice_both_x_V_data_V_U_n_27,regslice_both_x_V_data_V_U_n_28,regslice_both_x_V_data_V_U_n_29,regslice_both_x_V_data_V_U_n_30,regslice_both_x_V_data_V_U_n_31}),
        .\tmp1_data_V_load_reg_829_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out),
        .\tmp_data_V_1_reg_835_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out),
        .tmp_product(shift_reg_9),
        .tmp_product_0(shift_reg_8),
        .tmp_product_1(shift_reg_7),
        .tmp_product_2(shift_reg_6),
        .tmp_product_3(shift_reg_5),
        .tmp_product_4(shift_reg_4),
        .tmp_product_5(shift_reg_3),
        .tmp_product_6(shift_reg_2),
        .\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TSTRB),
        .x_TDATA_int_regslice(x_TDATA_int_regslice),
        .x_TDEST_int_regslice(x_TDEST_int_regslice),
        .x_TID_int_regslice(x_TID_int_regslice),
        .x_TKEEP_int_regslice(x_TKEEP_int_regslice),
        .x_TLAST_int_regslice(x_TLAST_int_regslice),
        .x_TSTRB_int_regslice(x_TSTRB_int_regslice),
        .x_TUSER_int_regslice(x_TUSER_int_regslice),
        .x_TVALID_int_regslice(x_TVALID_int_regslice),
        .y_TDATA(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDATA),
        .y_TREADY_int_regslice(y_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_x_V_last_V_U_n_4),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both regslice_both_x_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (ap_CS_fsm_state21),
        .\B_V_data_1_state_reg[1]_1 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(shift_reg_0),
        .SR(ap_rst_n_inv),
        .ack_in(x_TREADY),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .\shift_reg_0_reg[31] ({regslice_both_x_V_data_V_U_n_0,regslice_both_x_V_data_V_U_n_1,regslice_both_x_V_data_V_U_n_2,regslice_both_x_V_data_V_U_n_3,regslice_both_x_V_data_V_U_n_4,regslice_both_x_V_data_V_U_n_5,regslice_both_x_V_data_V_U_n_6,regslice_both_x_V_data_V_U_n_7,regslice_both_x_V_data_V_U_n_8,regslice_both_x_V_data_V_U_n_9,regslice_both_x_V_data_V_U_n_10,regslice_both_x_V_data_V_U_n_11,regslice_both_x_V_data_V_U_n_12,regslice_both_x_V_data_V_U_n_13,regslice_both_x_V_data_V_U_n_14,regslice_both_x_V_data_V_U_n_15,regslice_both_x_V_data_V_U_n_16,regslice_both_x_V_data_V_U_n_17,regslice_both_x_V_data_V_U_n_18,regslice_both_x_V_data_V_U_n_19,regslice_both_x_V_data_V_U_n_20,regslice_both_x_V_data_V_U_n_21,regslice_both_x_V_data_V_U_n_22,regslice_both_x_V_data_V_U_n_23,regslice_both_x_V_data_V_U_n_24,regslice_both_x_V_data_V_U_n_25,regslice_both_x_V_data_V_U_n_26,regslice_both_x_V_data_V_U_n_27,regslice_both_x_V_data_V_U_n_28,regslice_both_x_V_data_V_U_n_29,regslice_both_x_V_data_V_U_n_30,regslice_both_x_V_data_V_U_n_31}),
        .x_TDATA(x_TDATA),
        .x_TDATA_int_regslice(x_TDATA_int_regslice),
        .x_TVALID(x_TVALID),
        .x_TVALID_int_regslice(x_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1 regslice_both_x_V_dest_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(ap_CS_fsm_state21),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .x_TDEST(x_TDEST),
        .x_TDEST_int_regslice(x_TDEST_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_0 regslice_both_x_V_id_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(ap_CS_fsm_state21),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .x_TID(x_TID),
        .x_TID_int_regslice(x_TID_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0 regslice_both_x_V_keep_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(ap_CS_fsm_state21),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .x_TKEEP(x_TKEEP),
        .x_TKEEP_int_regslice(x_TKEEP_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_1 regslice_both_x_V_last_V_U
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state20}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[19] (regslice_both_x_V_last_V_U_n_4),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .x_TLAST(x_TLAST),
        .x_TLAST_int_regslice(x_TLAST_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_2 regslice_both_x_V_strb_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(ap_CS_fsm_state21),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .x_TSTRB(x_TSTRB),
        .x_TSTRB_int_regslice(x_TSTRB_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_3 regslice_both_x_V_user_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_1),
        .Q(ap_CS_fsm_state21),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .x_TUSER(x_TUSER),
        .x_TUSER_int_regslice(x_TUSER_int_regslice),
        .x_TVALID(x_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_4 regslice_both_y_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_336),
        .\B_V_data_1_state_reg[0]_0 (y_TVALID),
        .\B_V_data_1_state_reg[0]_1 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .D(ap_NS_fsm[0]),
        .E(ap_NS_fsm1),
        .Q(ap_CS_fsm_state22),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .y_TDATA(y_TDATA),
        .y_TREADY(y_TREADY),
        .y_TREADY_int_regslice(y_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_5 regslice_both_y_V_dest_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST),
        .y_TDEST(y_TDEST),
        .y_TREADY(y_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_6 regslice_both_y_V_id_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID),
        .y_TID(y_TID),
        .y_TREADY(y_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_7 regslice_both_y_V_keep_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TKEEP),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .y_TKEEP(y_TKEEP),
        .y_TREADY(y_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_8 regslice_both_y_V_last_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST),
        .y_TLAST(y_TLAST),
        .y_TREADY(y_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_9 regslice_both_y_V_strb_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TSTRB),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .y_TREADY(y_TREADY),
        .y_TSTRB(y_TSTRB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_10 regslice_both_y_V_user_V_U
       (.\B_V_data_1_state_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_n_339),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER),
        .y_TREADY(y_TREADY),
        .y_TUSER(y_TUSER));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[0]),
        .Q(shift_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[10]),
        .Q(shift_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[11]),
        .Q(shift_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[12]),
        .Q(shift_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[13]),
        .Q(shift_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[14]),
        .Q(shift_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[15]),
        .Q(shift_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[16]),
        .Q(shift_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[17]),
        .Q(shift_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[18]),
        .Q(shift_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[19]),
        .Q(shift_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[1]),
        .Q(shift_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[20]),
        .Q(shift_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[21]),
        .Q(shift_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[22]),
        .Q(shift_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[23]),
        .Q(shift_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[24]),
        .Q(shift_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[25]),
        .Q(shift_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[26]),
        .Q(shift_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[27]),
        .Q(shift_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[28]),
        .Q(shift_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[29]),
        .Q(shift_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[2]),
        .Q(shift_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[30]),
        .Q(shift_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[31]),
        .Q(shift_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[3]),
        .Q(shift_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[4]),
        .Q(shift_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[5]),
        .Q(shift_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[6]),
        .Q(shift_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[7]),
        .Q(shift_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[8]),
        .Q(shift_reg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_tmp_data_V_1_out[9]),
        .Q(shift_reg_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[0]),
        .Q(shift_reg_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[10]),
        .Q(shift_reg_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[11]),
        .Q(shift_reg_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[12]),
        .Q(shift_reg_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[13]),
        .Q(shift_reg_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[14]),
        .Q(shift_reg_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[15]),
        .Q(shift_reg_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[16]),
        .Q(shift_reg_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[17]),
        .Q(shift_reg_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[18]),
        .Q(shift_reg_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[19]),
        .Q(shift_reg_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[1]),
        .Q(shift_reg_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[20]),
        .Q(shift_reg_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[21]),
        .Q(shift_reg_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[22]),
        .Q(shift_reg_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[23]),
        .Q(shift_reg_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[24]),
        .Q(shift_reg_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[25]),
        .Q(shift_reg_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[26]),
        .Q(shift_reg_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[27]),
        .Q(shift_reg_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[28]),
        .Q(shift_reg_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[29]),
        .Q(shift_reg_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[2]),
        .Q(shift_reg_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[30]),
        .Q(shift_reg_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[31]),
        .Q(shift_reg_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[3]),
        .Q(shift_reg_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[4]),
        .Q(shift_reg_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[5]),
        .Q(shift_reg_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[6]),
        .Q(shift_reg_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[7]),
        .Q(shift_reg_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[8]),
        .Q(shift_reg_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out[9]),
        .Q(shift_reg_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[0]),
        .Q(shift_reg_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[10]),
        .Q(shift_reg_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[11]),
        .Q(shift_reg_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[12]),
        .Q(shift_reg_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[13]),
        .Q(shift_reg_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[14]),
        .Q(shift_reg_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[15]),
        .Q(shift_reg_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[16]),
        .Q(shift_reg_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[17]),
        .Q(shift_reg_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[18]),
        .Q(shift_reg_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[19]),
        .Q(shift_reg_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[1]),
        .Q(shift_reg_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[20]),
        .Q(shift_reg_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[21]),
        .Q(shift_reg_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[22]),
        .Q(shift_reg_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[23]),
        .Q(shift_reg_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[24]),
        .Q(shift_reg_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[25]),
        .Q(shift_reg_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[26]),
        .Q(shift_reg_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[27]),
        .Q(shift_reg_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[28]),
        .Q(shift_reg_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[29]),
        .Q(shift_reg_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[2]),
        .Q(shift_reg_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[30]),
        .Q(shift_reg_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[31]),
        .Q(shift_reg_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[3]),
        .Q(shift_reg_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[4]),
        .Q(shift_reg_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[5]),
        .Q(shift_reg_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[6]),
        .Q(shift_reg_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[7]),
        .Q(shift_reg_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[8]),
        .Q(shift_reg_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out1[9]),
        .Q(shift_reg_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[0]),
        .Q(shift_reg_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[10]),
        .Q(shift_reg_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[11]),
        .Q(shift_reg_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[12]),
        .Q(shift_reg_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[13]),
        .Q(shift_reg_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[14]),
        .Q(shift_reg_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[15]),
        .Q(shift_reg_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[16]),
        .Q(shift_reg_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[17]),
        .Q(shift_reg_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[18]),
        .Q(shift_reg_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[19]),
        .Q(shift_reg_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[1]),
        .Q(shift_reg_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[20]),
        .Q(shift_reg_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[21]),
        .Q(shift_reg_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[22]),
        .Q(shift_reg_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[23]),
        .Q(shift_reg_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[24]),
        .Q(shift_reg_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[25]),
        .Q(shift_reg_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[26]),
        .Q(shift_reg_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[27]),
        .Q(shift_reg_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[28]),
        .Q(shift_reg_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[29]),
        .Q(shift_reg_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[2]),
        .Q(shift_reg_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[30]),
        .Q(shift_reg_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[31]),
        .Q(shift_reg_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[3]),
        .Q(shift_reg_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[4]),
        .Q(shift_reg_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[5]),
        .Q(shift_reg_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[6]),
        .Q(shift_reg_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[7]),
        .Q(shift_reg_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[8]),
        .Q(shift_reg_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out2[9]),
        .Q(shift_reg_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[0]),
        .Q(shift_reg_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[10]),
        .Q(shift_reg_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[11]),
        .Q(shift_reg_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[12]),
        .Q(shift_reg_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[13]),
        .Q(shift_reg_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[14]),
        .Q(shift_reg_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[15]),
        .Q(shift_reg_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[16]),
        .Q(shift_reg_4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[17]),
        .Q(shift_reg_4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[18]),
        .Q(shift_reg_4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[19]),
        .Q(shift_reg_4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[1]),
        .Q(shift_reg_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[20]),
        .Q(shift_reg_4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[21]),
        .Q(shift_reg_4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[22]),
        .Q(shift_reg_4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[23]),
        .Q(shift_reg_4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[24]),
        .Q(shift_reg_4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[25]),
        .Q(shift_reg_4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[26]),
        .Q(shift_reg_4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[27]),
        .Q(shift_reg_4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[28]),
        .Q(shift_reg_4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[29]),
        .Q(shift_reg_4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[2]),
        .Q(shift_reg_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[30]),
        .Q(shift_reg_4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[31]),
        .Q(shift_reg_4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[3]),
        .Q(shift_reg_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[4]),
        .Q(shift_reg_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[5]),
        .Q(shift_reg_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[6]),
        .Q(shift_reg_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[7]),
        .Q(shift_reg_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[8]),
        .Q(shift_reg_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_4_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out3[9]),
        .Q(shift_reg_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[0]),
        .Q(shift_reg_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[10]),
        .Q(shift_reg_5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[11]),
        .Q(shift_reg_5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[12]),
        .Q(shift_reg_5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[13]),
        .Q(shift_reg_5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[14]),
        .Q(shift_reg_5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[15]),
        .Q(shift_reg_5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[16]),
        .Q(shift_reg_5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[17]),
        .Q(shift_reg_5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[18]),
        .Q(shift_reg_5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[19]),
        .Q(shift_reg_5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[1]),
        .Q(shift_reg_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[20]),
        .Q(shift_reg_5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[21]),
        .Q(shift_reg_5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[22]),
        .Q(shift_reg_5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[23]),
        .Q(shift_reg_5[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[24]),
        .Q(shift_reg_5[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[25]),
        .Q(shift_reg_5[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[26]),
        .Q(shift_reg_5[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[27]),
        .Q(shift_reg_5[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[28]),
        .Q(shift_reg_5[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[29]),
        .Q(shift_reg_5[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[2]),
        .Q(shift_reg_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[30]),
        .Q(shift_reg_5[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[31]),
        .Q(shift_reg_5[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[3]),
        .Q(shift_reg_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[4]),
        .Q(shift_reg_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[5]),
        .Q(shift_reg_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[6]),
        .Q(shift_reg_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[7]),
        .Q(shift_reg_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[8]),
        .Q(shift_reg_5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_5_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out4[9]),
        .Q(shift_reg_5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[0]),
        .Q(shift_reg_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[10]),
        .Q(shift_reg_6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[11]),
        .Q(shift_reg_6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[12]),
        .Q(shift_reg_6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[13]),
        .Q(shift_reg_6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[14]),
        .Q(shift_reg_6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[15]),
        .Q(shift_reg_6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[16]),
        .Q(shift_reg_6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[17]),
        .Q(shift_reg_6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[18]),
        .Q(shift_reg_6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[19]),
        .Q(shift_reg_6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[1]),
        .Q(shift_reg_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[20]),
        .Q(shift_reg_6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[21]),
        .Q(shift_reg_6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[22]),
        .Q(shift_reg_6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[23]),
        .Q(shift_reg_6[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[24]),
        .Q(shift_reg_6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[25]),
        .Q(shift_reg_6[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[26]),
        .Q(shift_reg_6[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[27]),
        .Q(shift_reg_6[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[28]),
        .Q(shift_reg_6[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[29]),
        .Q(shift_reg_6[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[2]),
        .Q(shift_reg_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[30]),
        .Q(shift_reg_6[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[31]),
        .Q(shift_reg_6[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[3]),
        .Q(shift_reg_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[4]),
        .Q(shift_reg_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[5]),
        .Q(shift_reg_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[6]),
        .Q(shift_reg_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[7]),
        .Q(shift_reg_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[8]),
        .Q(shift_reg_6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_6_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out5[9]),
        .Q(shift_reg_6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[0]),
        .Q(shift_reg_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[10]),
        .Q(shift_reg_7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[11]),
        .Q(shift_reg_7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[12]),
        .Q(shift_reg_7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[13]),
        .Q(shift_reg_7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[14]),
        .Q(shift_reg_7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[15]),
        .Q(shift_reg_7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[16]),
        .Q(shift_reg_7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[17]),
        .Q(shift_reg_7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[18]),
        .Q(shift_reg_7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[19]),
        .Q(shift_reg_7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[1]),
        .Q(shift_reg_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[20]),
        .Q(shift_reg_7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[21]),
        .Q(shift_reg_7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[22]),
        .Q(shift_reg_7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[23]),
        .Q(shift_reg_7[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[24]),
        .Q(shift_reg_7[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[25]),
        .Q(shift_reg_7[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[26]),
        .Q(shift_reg_7[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[27]),
        .Q(shift_reg_7[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[28]),
        .Q(shift_reg_7[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[29]),
        .Q(shift_reg_7[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[2]),
        .Q(shift_reg_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[30]),
        .Q(shift_reg_7[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[31]),
        .Q(shift_reg_7[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[3]),
        .Q(shift_reg_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[4]),
        .Q(shift_reg_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[5]),
        .Q(shift_reg_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[6]),
        .Q(shift_reg_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[7]),
        .Q(shift_reg_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[8]),
        .Q(shift_reg_7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_7_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out6[9]),
        .Q(shift_reg_7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[0]),
        .Q(shift_reg_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[10]),
        .Q(shift_reg_8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[11]),
        .Q(shift_reg_8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[12]),
        .Q(shift_reg_8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[13]),
        .Q(shift_reg_8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[14]),
        .Q(shift_reg_8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[15]),
        .Q(shift_reg_8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[16]),
        .Q(shift_reg_8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[17]),
        .Q(shift_reg_8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[18]),
        .Q(shift_reg_8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[19]),
        .Q(shift_reg_8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[1]),
        .Q(shift_reg_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[20]),
        .Q(shift_reg_8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[21]),
        .Q(shift_reg_8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[22]),
        .Q(shift_reg_8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[23]),
        .Q(shift_reg_8[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[24]),
        .Q(shift_reg_8[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[25]),
        .Q(shift_reg_8[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[26]),
        .Q(shift_reg_8[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[27]),
        .Q(shift_reg_8[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[28]),
        .Q(shift_reg_8[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[29]),
        .Q(shift_reg_8[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[2]),
        .Q(shift_reg_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[30]),
        .Q(shift_reg_8[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[31]),
        .Q(shift_reg_8[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[3]),
        .Q(shift_reg_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[4]),
        .Q(shift_reg_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[5]),
        .Q(shift_reg_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[6]),
        .Q(shift_reg_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[7]),
        .Q(shift_reg_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[8]),
        .Q(shift_reg_8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_8_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out7[9]),
        .Q(shift_reg_8[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[0]),
        .Q(shift_reg_9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[10]),
        .Q(shift_reg_9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[11]),
        .Q(shift_reg_9[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[12]),
        .Q(shift_reg_9[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[13]),
        .Q(shift_reg_9[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[14]),
        .Q(shift_reg_9[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[15]),
        .Q(shift_reg_9[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[16]),
        .Q(shift_reg_9[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[17]),
        .Q(shift_reg_9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[18]),
        .Q(shift_reg_9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[19]),
        .Q(shift_reg_9[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[1]),
        .Q(shift_reg_9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[20]),
        .Q(shift_reg_9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[21]),
        .Q(shift_reg_9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[22]),
        .Q(shift_reg_9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[23]),
        .Q(shift_reg_9[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[24]),
        .Q(shift_reg_9[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[25]),
        .Q(shift_reg_9[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[26]),
        .Q(shift_reg_9[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[27]),
        .Q(shift_reg_9[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[28]),
        .Q(shift_reg_9[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[29]),
        .Q(shift_reg_9[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[2]),
        .Q(shift_reg_9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[30]),
        .Q(shift_reg_9[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[31]),
        .Q(shift_reg_9[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[3]),
        .Q(shift_reg_9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[4]),
        .Q(shift_reg_9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[5]),
        .Q(shift_reg_9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[6]),
        .Q(shift_reg_9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[7]),
        .Q(shift_reg_9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[8]),
        .Q(shift_reg_9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_9_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_p_out8[9]),
        .Q(shift_reg_9[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi
   (s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    c,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]c;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]c;
  wire int_c;
  wire int_c3_out;
  wire [31:0]int_c_reg0;
  wire [31:0]int_c_reg02_out;
  wire \int_c_reg_n_0_[0] ;
  wire \int_c_reg_n_0_[1] ;
  wire rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire w_hs;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_c_reg_n_0_[0] ),
        .O(int_c_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[8]),
        .O(int_c_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[9]),
        .O(int_c_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[10]),
        .O(int_c_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[11]),
        .O(int_c_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[12]),
        .O(int_c_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[13]),
        .O(int_c_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[14]),
        .O(int_c_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[15]),
        .O(int_c_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[16]),
        .O(int_c_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[17]),
        .O(int_c_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_c_reg_n_0_[1] ),
        .O(int_c_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[18]),
        .O(int_c_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[19]),
        .O(int_c_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[20]),
        .O(int_c_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[21]),
        .O(int_c_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[22]),
        .O(int_c_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[23]),
        .O(int_c_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[24]),
        .O(int_c_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[25]),
        .O(int_c_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[26]),
        .O(int_c_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[27]),
        .O(int_c_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[0]),
        .O(int_c_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[28]),
        .O(int_c_reg02_out[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_c[31]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_c3_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[29]),
        .O(int_c_reg02_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_c[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(w_hs));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[30]),
        .O(int_c_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[31]),
        .O(int_c_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[32]),
        .O(int_c_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[33]),
        .O(int_c_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[34]),
        .O(int_c_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[35]),
        .O(int_c_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[36]),
        .O(int_c_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[37]),
        .O(int_c_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[1]),
        .O(int_c_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[38]),
        .O(int_c_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[39]),
        .O(int_c_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[40]),
        .O(int_c_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[41]),
        .O(int_c_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[42]),
        .O(int_c_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[43]),
        .O(int_c_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[44]),
        .O(int_c_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[45]),
        .O(int_c_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[46]),
        .O(int_c_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[47]),
        .O(int_c_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[2]),
        .O(int_c_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[48]),
        .O(int_c_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[49]),
        .O(int_c_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[50]),
        .O(int_c_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[51]),
        .O(int_c_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[52]),
        .O(int_c_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(c[53]),
        .O(int_c_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[54]),
        .O(int_c_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[55]),
        .O(int_c_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[56]),
        .O(int_c_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[57]),
        .O(int_c_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[3]),
        .O(int_c_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[58]),
        .O(int_c_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[59]),
        .O(int_c_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[60]),
        .O(int_c_reg0[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_c[63]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_c));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(c[61]),
        .O(int_c_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[4]),
        .O(int_c_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(c[5]),
        .O(int_c_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[6]),
        .O(int_c_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(c[7]),
        .O(int_c_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[0] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[0]),
        .Q(\int_c_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[10] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[10]),
        .Q(c[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[11] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[11]),
        .Q(c[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[12] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[12]),
        .Q(c[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[13] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[13]),
        .Q(c[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[14] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[14]),
        .Q(c[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[15] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[15]),
        .Q(c[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[16] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[16]),
        .Q(c[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[17] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[17]),
        .Q(c[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[18] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[18]),
        .Q(c[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[19] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[19]),
        .Q(c[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[1] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[1]),
        .Q(\int_c_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[20] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[20]),
        .Q(c[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[21] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[21]),
        .Q(c[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[22] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[22]),
        .Q(c[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[23] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[23]),
        .Q(c[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[24] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[24]),
        .Q(c[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[25] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[25]),
        .Q(c[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[26] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[26]),
        .Q(c[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[27] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[27]),
        .Q(c[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[28] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[28]),
        .Q(c[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[29] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[29]),
        .Q(c[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[2] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[2]),
        .Q(c[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[30] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[30]),
        .Q(c[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[31] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[31]),
        .Q(c[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[32] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[0]),
        .Q(c[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[33] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[1]),
        .Q(c[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[34] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[2]),
        .Q(c[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[35] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[3]),
        .Q(c[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[36] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[4]),
        .Q(c[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[37] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[5]),
        .Q(c[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[38] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[6]),
        .Q(c[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[39] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[7]),
        .Q(c[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[3] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[3]),
        .Q(c[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[40] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[8]),
        .Q(c[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[41] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[9]),
        .Q(c[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[42] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[10]),
        .Q(c[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[43] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[11]),
        .Q(c[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[44] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[12]),
        .Q(c[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[45] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[13]),
        .Q(c[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[46] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[14]),
        .Q(c[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[47] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[15]),
        .Q(c[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[48] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[16]),
        .Q(c[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[49] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[17]),
        .Q(c[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[4] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[4]),
        .Q(c[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[50] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[18]),
        .Q(c[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[51] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[19]),
        .Q(c[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[52] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[20]),
        .Q(c[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[53] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[21]),
        .Q(c[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[54] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[22]),
        .Q(c[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[55] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[23]),
        .Q(c[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[56] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[24]),
        .Q(c[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[57] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[25]),
        .Q(c[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[58] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[26]),
        .Q(c[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[59] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[27]),
        .Q(c[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[5] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[5]),
        .Q(c[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[60] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[28]),
        .Q(c[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[61] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[29]),
        .Q(c[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[62] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[30]),
        .Q(c[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[63] 
       (.C(ap_clk),
        .CE(int_c),
        .D(int_c_reg0[31]),
        .Q(c[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[6] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[6]),
        .Q(c[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[7] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[7]),
        .Q(c[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[8] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[8]),
        .Q(c[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_c_reg[9] 
       (.C(ap_clk),
        .CE(int_c3_out),
        .D(int_c_reg02_out[9]),
        .Q(c[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\int_c_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[30]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[40]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[9]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[41]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[42]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[13]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[43]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[44]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[13]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[45]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[46]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[47]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[16]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[48]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[49]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\int_c_reg_n_0_[1] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[31]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[18]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[50]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[51]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[52]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[21]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[53]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[54]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[55]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[24]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[56]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[57]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[58]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[59]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[32]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[60]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rdata));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[61]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[33]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[34]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[35]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[36]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[37]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[38]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(c[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(c[39]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_VITIS_LOOP_17_1
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    \tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 ,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST,
    \tmp1_data_V_load_reg_829_reg[31]_0 ,
    \p_load49_reg_823_reg[31]_0 ,
    \p_load50_reg_817_reg[31]_0 ,
    \p_load51_reg_811_reg[31]_0 ,
    \p_load52_reg_805_reg[31]_0 ,
    \p_load53_reg_799_reg[31]_0 ,
    \p_load54_reg_793_reg[31]_0 ,
    \p_load55_reg_787_reg[31]_0 ,
    \p_load56_reg_781_reg[31]_0 ,
    \tmp_data_V_1_reg_835_reg[31]_0 ,
    ap_block_pp0_stage0_11001,
    ap_loop_init,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_done_cache_reg,
    ap_enable_reg_pp0_iter1_reg_2,
    y_TDATA,
    SR,
    ap_clk,
    Q,
    dout,
    x_TDATA_int_regslice,
    x_TKEEP_int_regslice,
    x_TSTRB_int_regslice,
    x_TUSER_int_regslice,
    x_TLAST_int_regslice,
    x_TID_int_regslice,
    x_TDEST_int_regslice,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg,
    ap_rst_n,
    tmp_product,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    tmp_product_4,
    tmp_product_5,
    tmp_product_6,
    \empty_25_fu_152_reg[31]_0 ,
    x_TVALID_int_regslice,
    y_TREADY_int_regslice,
    B_V_data_1_sel_wr,
    E,
    B_V_data_1_payload_A,
    B_V_data_1_sel,
    B_V_data_1_payload_B,
    \tmp1_data_V_fu_156_reg[31]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [3:0]D;
  output [3:0]\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 ;
  output grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER;
  output grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST;
  output grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID;
  output grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST;
  output [31:0]\tmp1_data_V_load_reg_829_reg[31]_0 ;
  output [31:0]\p_load49_reg_823_reg[31]_0 ;
  output [31:0]\p_load50_reg_817_reg[31]_0 ;
  output [31:0]\p_load51_reg_811_reg[31]_0 ;
  output [31:0]\p_load52_reg_805_reg[31]_0 ;
  output [31:0]\p_load53_reg_799_reg[31]_0 ;
  output [31:0]\p_load54_reg_793_reg[31]_0 ;
  output [31:0]\p_load55_reg_787_reg[31]_0 ;
  output [31:0]\p_load56_reg_781_reg[31]_0 ;
  output [31:0]\tmp_data_V_1_reg_835_reg[31]_0 ;
  output ap_block_pp0_stage0_11001;
  output ap_loop_init;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [1:0]ap_done_cache_reg;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [31:0]y_TDATA;
  input [0:0]SR;
  input ap_clk;
  input [13:0]Q;
  input [31:0]dout;
  input [31:0]x_TDATA_int_regslice;
  input [3:0]x_TKEEP_int_regslice;
  input [3:0]x_TSTRB_int_regslice;
  input x_TUSER_int_regslice;
  input x_TLAST_int_regslice;
  input x_TID_int_regslice;
  input x_TDEST_int_regslice;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  input ap_rst_n;
  input [31:0]tmp_product;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [31:0]tmp_product_3;
  input [31:0]tmp_product_4;
  input [31:0]tmp_product_5;
  input [31:0]tmp_product_6;
  input [31:0]\empty_25_fu_152_reg[31]_0 ;
  input x_TVALID_int_regslice;
  input y_TREADY_int_regslice;
  input B_V_data_1_sel_wr;
  input [0:0]E;
  input B_V_data_1_payload_A;
  input B_V_data_1_sel;
  input B_V_data_1_payload_B;
  input [31:0]\tmp1_data_V_fu_156_reg[31]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[11]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[11]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[19]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[23]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[27]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_14_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_15_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_9_n_0 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_1 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_2 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_wr;
  wire [3:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire [0:0]SR;
  wire [31:0]acc_reg_871;
  wire [31:0]add_ln33_2_fu_617_p2;
  wire [31:0]add_ln33_2_reg_931;
  wire \add_ln33_2_reg_931[11]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[11]_i_9_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[15]_i_9_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[19]_i_9_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[23]_i_9_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[27]_i_9_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[31]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[3]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_2_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_3_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_4_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_5_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_6_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_7_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_8_n_0 ;
  wire \add_ln33_2_reg_931[7]_i_9_n_0 ;
  wire \add_ln33_2_reg_931_reg[11]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[11]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[11]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[11]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[15]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[15]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[15]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[15]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[19]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[19]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[19]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[19]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[23]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[23]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[23]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[23]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[27]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[27]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[27]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[27]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[31]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[31]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[31]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[3]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[3]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[3]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[3]_i_1_n_3 ;
  wire \add_ln33_2_reg_931_reg[7]_i_1_n_0 ;
  wire \add_ln33_2_reg_931_reg[7]_i_1_n_1 ;
  wire \add_ln33_2_reg_931_reg[7]_i_1_n_2 ;
  wire \add_ln33_2_reg_931_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_7_fu_608_p2;
  wire [31:0]add_ln33_7_reg_916;
  wire \add_ln33_7_reg_916[11]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[11]_i_9_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[15]_i_9_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[19]_i_9_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[23]_i_9_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[27]_i_9_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[31]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[3]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_2_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_3_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_4_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_5_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_6_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_7_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_8_n_0 ;
  wire \add_ln33_7_reg_916[7]_i_9_n_0 ;
  wire \add_ln33_7_reg_916_reg[11]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[11]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[11]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[11]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[15]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[15]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[15]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[15]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[19]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[19]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[19]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[19]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[23]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[23]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[23]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[23]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[27]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[27]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[27]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[27]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[31]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[31]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[31]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[3]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[3]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[3]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[3]_i_1_n_3 ;
  wire \add_ln33_7_reg_916_reg[7]_i_1_n_0 ;
  wire \add_ln33_7_reg_916_reg[7]_i_1_n_1 ;
  wire \add_ln33_7_reg_916_reg[7]_i_1_n_2 ;
  wire \add_ln33_7_reg_916_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_8_fu_631_p2;
  wire [31:0]add_ln33_8_reg_936;
  wire \add_ln33_8_reg_936[11]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[11]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[15]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[19]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[23]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[27]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_14_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[31]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[3]_i_9_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_10_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_11_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_12_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_13_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_2_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_3_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_4_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_5_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_6_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_7_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_8_n_0 ;
  wire \add_ln33_8_reg_936[7]_i_9_n_0 ;
  wire \add_ln33_8_reg_936_reg[11]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[11]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[11]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[11]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[15]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[15]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[15]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[15]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[19]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[19]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[19]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[19]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[23]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[23]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[23]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[23]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[27]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[27]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[27]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[27]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[31]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[31]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[31]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[3]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[3]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[3]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[3]_i_1_n_3 ;
  wire \add_ln33_8_reg_936_reg[7]_i_1_n_0 ;
  wire \add_ln33_8_reg_936_reg[7]_i_1_n_1 ;
  wire \add_ln33_8_reg_936_reg[7]_i_1_n_2 ;
  wire \add_ln33_8_reg_936_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[21]_i_2_n_0 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg_i_1_n_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire [31:0]dout;
  wire [31:16]dout_reg;
  wire [31:16]dout_reg_0;
  wire [31:16]dout_reg_1;
  wire [31:16]dout_reg_2;
  wire [31:16]dout_reg_3;
  wire [31:16]dout_reg_4;
  wire [31:16]dout_reg_5;
  wire [31:16]dout_reg_6;
  wire [31:16]dout_reg_7;
  wire [31:16]dout_reg_8;
  wire [31:16]dout_reg_9;
  wire \empty_18_fu_124_reg_n_0_[0] ;
  wire \empty_18_fu_124_reg_n_0_[10] ;
  wire \empty_18_fu_124_reg_n_0_[11] ;
  wire \empty_18_fu_124_reg_n_0_[12] ;
  wire \empty_18_fu_124_reg_n_0_[13] ;
  wire \empty_18_fu_124_reg_n_0_[14] ;
  wire \empty_18_fu_124_reg_n_0_[15] ;
  wire \empty_18_fu_124_reg_n_0_[16] ;
  wire \empty_18_fu_124_reg_n_0_[17] ;
  wire \empty_18_fu_124_reg_n_0_[18] ;
  wire \empty_18_fu_124_reg_n_0_[19] ;
  wire \empty_18_fu_124_reg_n_0_[1] ;
  wire \empty_18_fu_124_reg_n_0_[20] ;
  wire \empty_18_fu_124_reg_n_0_[21] ;
  wire \empty_18_fu_124_reg_n_0_[22] ;
  wire \empty_18_fu_124_reg_n_0_[23] ;
  wire \empty_18_fu_124_reg_n_0_[24] ;
  wire \empty_18_fu_124_reg_n_0_[25] ;
  wire \empty_18_fu_124_reg_n_0_[26] ;
  wire \empty_18_fu_124_reg_n_0_[27] ;
  wire \empty_18_fu_124_reg_n_0_[28] ;
  wire \empty_18_fu_124_reg_n_0_[29] ;
  wire \empty_18_fu_124_reg_n_0_[2] ;
  wire \empty_18_fu_124_reg_n_0_[30] ;
  wire \empty_18_fu_124_reg_n_0_[31] ;
  wire \empty_18_fu_124_reg_n_0_[3] ;
  wire \empty_18_fu_124_reg_n_0_[4] ;
  wire \empty_18_fu_124_reg_n_0_[5] ;
  wire \empty_18_fu_124_reg_n_0_[6] ;
  wire \empty_18_fu_124_reg_n_0_[7] ;
  wire \empty_18_fu_124_reg_n_0_[8] ;
  wire \empty_18_fu_124_reg_n_0_[9] ;
  wire \empty_19_fu_128_reg_n_0_[0] ;
  wire \empty_19_fu_128_reg_n_0_[10] ;
  wire \empty_19_fu_128_reg_n_0_[11] ;
  wire \empty_19_fu_128_reg_n_0_[12] ;
  wire \empty_19_fu_128_reg_n_0_[13] ;
  wire \empty_19_fu_128_reg_n_0_[14] ;
  wire \empty_19_fu_128_reg_n_0_[15] ;
  wire \empty_19_fu_128_reg_n_0_[16] ;
  wire \empty_19_fu_128_reg_n_0_[17] ;
  wire \empty_19_fu_128_reg_n_0_[18] ;
  wire \empty_19_fu_128_reg_n_0_[19] ;
  wire \empty_19_fu_128_reg_n_0_[1] ;
  wire \empty_19_fu_128_reg_n_0_[20] ;
  wire \empty_19_fu_128_reg_n_0_[21] ;
  wire \empty_19_fu_128_reg_n_0_[22] ;
  wire \empty_19_fu_128_reg_n_0_[23] ;
  wire \empty_19_fu_128_reg_n_0_[24] ;
  wire \empty_19_fu_128_reg_n_0_[25] ;
  wire \empty_19_fu_128_reg_n_0_[26] ;
  wire \empty_19_fu_128_reg_n_0_[27] ;
  wire \empty_19_fu_128_reg_n_0_[28] ;
  wire \empty_19_fu_128_reg_n_0_[29] ;
  wire \empty_19_fu_128_reg_n_0_[2] ;
  wire \empty_19_fu_128_reg_n_0_[30] ;
  wire \empty_19_fu_128_reg_n_0_[31] ;
  wire \empty_19_fu_128_reg_n_0_[3] ;
  wire \empty_19_fu_128_reg_n_0_[4] ;
  wire \empty_19_fu_128_reg_n_0_[5] ;
  wire \empty_19_fu_128_reg_n_0_[6] ;
  wire \empty_19_fu_128_reg_n_0_[7] ;
  wire \empty_19_fu_128_reg_n_0_[8] ;
  wire \empty_19_fu_128_reg_n_0_[9] ;
  wire [31:0]empty_20_fu_132;
  wire [31:0]empty_21_fu_136;
  wire [31:0]empty_22_fu_140;
  wire [31:0]empty_23_fu_144;
  wire [31:0]empty_24_fu_148;
  wire [31:0]empty_25_fu_152;
  wire [31:0]\empty_25_fu_152_reg[31]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_172;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_178;
  wire flow_control_loop_pipe_sequential_init_U_n_179;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_185;
  wire flow_control_loop_pipe_sequential_init_U_n_186;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_188;
  wire flow_control_loop_pipe_sequential_init_U_n_189;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_190;
  wire flow_control_loop_pipe_sequential_init_U_n_191;
  wire flow_control_loop_pipe_sequential_init_U_n_192;
  wire flow_control_loop_pipe_sequential_init_U_n_193;
  wire flow_control_loop_pipe_sequential_init_U_n_194;
  wire flow_control_loop_pipe_sequential_init_U_n_195;
  wire flow_control_loop_pipe_sequential_init_U_n_196;
  wire flow_control_loop_pipe_sequential_init_U_n_197;
  wire flow_control_loop_pipe_sequential_init_U_n_198;
  wire flow_control_loop_pipe_sequential_init_U_n_199;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_200;
  wire flow_control_loop_pipe_sequential_init_U_n_201;
  wire flow_control_loop_pipe_sequential_init_U_n_202;
  wire flow_control_loop_pipe_sequential_init_U_n_203;
  wire flow_control_loop_pipe_sequential_init_U_n_204;
  wire flow_control_loop_pipe_sequential_init_U_n_205;
  wire flow_control_loop_pipe_sequential_init_U_n_206;
  wire flow_control_loop_pipe_sequential_init_U_n_207;
  wire flow_control_loop_pipe_sequential_init_U_n_208;
  wire flow_control_loop_pipe_sequential_init_U_n_209;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_210;
  wire flow_control_loop_pipe_sequential_init_U_n_211;
  wire flow_control_loop_pipe_sequential_init_U_n_212;
  wire flow_control_loop_pipe_sequential_init_U_n_213;
  wire flow_control_loop_pipe_sequential_init_U_n_214;
  wire flow_control_loop_pipe_sequential_init_U_n_215;
  wire flow_control_loop_pipe_sequential_init_U_n_216;
  wire flow_control_loop_pipe_sequential_init_U_n_217;
  wire flow_control_loop_pipe_sequential_init_U_n_218;
  wire flow_control_loop_pipe_sequential_init_U_n_219;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_220;
  wire flow_control_loop_pipe_sequential_init_U_n_221;
  wire flow_control_loop_pipe_sequential_init_U_n_222;
  wire flow_control_loop_pipe_sequential_init_U_n_223;
  wire flow_control_loop_pipe_sequential_init_U_n_224;
  wire flow_control_loop_pipe_sequential_init_U_n_225;
  wire flow_control_loop_pipe_sequential_init_U_n_226;
  wire flow_control_loop_pipe_sequential_init_U_n_227;
  wire flow_control_loop_pipe_sequential_init_U_n_228;
  wire flow_control_loop_pipe_sequential_init_U_n_229;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_230;
  wire flow_control_loop_pipe_sequential_init_U_n_231;
  wire flow_control_loop_pipe_sequential_init_U_n_232;
  wire flow_control_loop_pipe_sequential_init_U_n_233;
  wire flow_control_loop_pipe_sequential_init_U_n_234;
  wire flow_control_loop_pipe_sequential_init_U_n_235;
  wire flow_control_loop_pipe_sequential_init_U_n_236;
  wire flow_control_loop_pipe_sequential_init_U_n_237;
  wire flow_control_loop_pipe_sequential_init_U_n_238;
  wire flow_control_loop_pipe_sequential_init_U_n_239;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_240;
  wire flow_control_loop_pipe_sequential_init_U_n_241;
  wire flow_control_loop_pipe_sequential_init_U_n_242;
  wire flow_control_loop_pipe_sequential_init_U_n_243;
  wire flow_control_loop_pipe_sequential_init_U_n_244;
  wire flow_control_loop_pipe_sequential_init_U_n_245;
  wire flow_control_loop_pipe_sequential_init_U_n_246;
  wire flow_control_loop_pipe_sequential_init_U_n_247;
  wire flow_control_loop_pipe_sequential_init_U_n_248;
  wire flow_control_loop_pipe_sequential_init_U_n_249;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_250;
  wire flow_control_loop_pipe_sequential_init_U_n_251;
  wire flow_control_loop_pipe_sequential_init_U_n_252;
  wire flow_control_loop_pipe_sequential_init_U_n_253;
  wire flow_control_loop_pipe_sequential_init_U_n_254;
  wire flow_control_loop_pipe_sequential_init_U_n_255;
  wire flow_control_loop_pipe_sequential_init_U_n_256;
  wire flow_control_loop_pipe_sequential_init_U_n_257;
  wire flow_control_loop_pipe_sequential_init_U_n_258;
  wire flow_control_loop_pipe_sequential_init_U_n_259;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_260;
  wire flow_control_loop_pipe_sequential_init_U_n_261;
  wire flow_control_loop_pipe_sequential_init_U_n_262;
  wire flow_control_loop_pipe_sequential_init_U_n_263;
  wire flow_control_loop_pipe_sequential_init_U_n_264;
  wire flow_control_loop_pipe_sequential_init_U_n_265;
  wire flow_control_loop_pipe_sequential_init_U_n_266;
  wire flow_control_loop_pipe_sequential_init_U_n_267;
  wire flow_control_loop_pipe_sequential_init_U_n_268;
  wire flow_control_loop_pipe_sequential_init_U_n_269;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_270;
  wire flow_control_loop_pipe_sequential_init_U_n_271;
  wire flow_control_loop_pipe_sequential_init_U_n_272;
  wire flow_control_loop_pipe_sequential_init_U_n_273;
  wire flow_control_loop_pipe_sequential_init_U_n_274;
  wire flow_control_loop_pipe_sequential_init_U_n_275;
  wire flow_control_loop_pipe_sequential_init_U_n_276;
  wire flow_control_loop_pipe_sequential_init_U_n_277;
  wire flow_control_loop_pipe_sequential_init_U_n_278;
  wire flow_control_loop_pipe_sequential_init_U_n_279;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_280;
  wire flow_control_loop_pipe_sequential_init_U_n_281;
  wire flow_control_loop_pipe_sequential_init_U_n_282;
  wire flow_control_loop_pipe_sequential_init_U_n_283;
  wire flow_control_loop_pipe_sequential_init_U_n_284;
  wire flow_control_loop_pipe_sequential_init_U_n_285;
  wire flow_control_loop_pipe_sequential_init_U_n_286;
  wire flow_control_loop_pipe_sequential_init_U_n_287;
  wire flow_control_loop_pipe_sequential_init_U_n_288;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_292;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER;
  wire mul_32s_32s_32_2_1_U10_n_17;
  wire mul_32s_32s_32_2_1_U10_n_18;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U10_n_32;
  wire mul_32s_32s_32_2_1_U11_n_16;
  wire mul_32s_32s_32_2_1_U11_n_17;
  wire mul_32s_32s_32_2_1_U11_n_18;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U1_n_16;
  wire mul_32s_32s_32_2_1_U1_n_17;
  wire mul_32s_32s_32_2_1_U1_n_18;
  wire mul_32s_32s_32_2_1_U1_n_19;
  wire mul_32s_32s_32_2_1_U1_n_20;
  wire mul_32s_32s_32_2_1_U1_n_21;
  wire mul_32s_32s_32_2_1_U1_n_22;
  wire mul_32s_32s_32_2_1_U1_n_23;
  wire mul_32s_32s_32_2_1_U1_n_24;
  wire mul_32s_32s_32_2_1_U1_n_25;
  wire mul_32s_32s_32_2_1_U1_n_26;
  wire mul_32s_32s_32_2_1_U1_n_27;
  wire mul_32s_32s_32_2_1_U1_n_28;
  wire mul_32s_32s_32_2_1_U1_n_29;
  wire mul_32s_32s_32_2_1_U1_n_30;
  wire mul_32s_32s_32_2_1_U1_n_31;
  wire mul_32s_32s_32_2_1_U2_n_16;
  wire mul_32s_32s_32_2_1_U2_n_17;
  wire mul_32s_32s_32_2_1_U2_n_18;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_22;
  wire mul_32s_32s_32_2_1_U2_n_23;
  wire mul_32s_32s_32_2_1_U2_n_24;
  wire mul_32s_32s_32_2_1_U2_n_25;
  wire mul_32s_32s_32_2_1_U2_n_26;
  wire mul_32s_32s_32_2_1_U2_n_27;
  wire mul_32s_32s_32_2_1_U2_n_28;
  wire mul_32s_32s_32_2_1_U2_n_29;
  wire mul_32s_32s_32_2_1_U2_n_30;
  wire mul_32s_32s_32_2_1_U2_n_31;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_20;
  wire mul_32s_32s_32_2_1_U3_n_21;
  wire mul_32s_32s_32_2_1_U3_n_22;
  wire mul_32s_32s_32_2_1_U3_n_23;
  wire mul_32s_32s_32_2_1_U3_n_24;
  wire mul_32s_32s_32_2_1_U3_n_25;
  wire mul_32s_32s_32_2_1_U3_n_26;
  wire mul_32s_32s_32_2_1_U3_n_27;
  wire mul_32s_32s_32_2_1_U3_n_28;
  wire mul_32s_32s_32_2_1_U3_n_29;
  wire mul_32s_32s_32_2_1_U3_n_30;
  wire mul_32s_32s_32_2_1_U3_n_31;
  wire mul_32s_32s_32_2_1_U4_n_16;
  wire mul_32s_32s_32_2_1_U4_n_17;
  wire mul_32s_32s_32_2_1_U4_n_18;
  wire mul_32s_32s_32_2_1_U4_n_19;
  wire mul_32s_32s_32_2_1_U4_n_20;
  wire mul_32s_32s_32_2_1_U4_n_21;
  wire mul_32s_32s_32_2_1_U4_n_22;
  wire mul_32s_32s_32_2_1_U4_n_23;
  wire mul_32s_32s_32_2_1_U4_n_24;
  wire mul_32s_32s_32_2_1_U4_n_25;
  wire mul_32s_32s_32_2_1_U4_n_26;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U5_n_32;
  wire mul_32s_32s_32_2_1_U6_n_16;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U7_n_16;
  wire mul_32s_32s_32_2_1_U7_n_17;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire mul_32s_32s_32_2_1_U9_n_16;
  wire mul_32s_32s_32_2_1_U9_n_17;
  wire mul_32s_32s_32_2_1_U9_n_18;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire [31:0]mul_ln30_1_reg_886;
  wire [31:0]mul_ln30_2_reg_891;
  wire [31:0]mul_ln30_3_reg_896;
  wire [31:0]mul_ln30_4_reg_901;
  wire [31:0]mul_ln30_5_reg_906;
  wire [31:0]mul_ln30_6_reg_911;
  wire [31:0]mul_ln30_7_reg_921;
  wire [31:0]mul_ln30_8_reg_926;
  wire [31:0]mul_ln30_reg_876;
  wire [31:0]mul_ln33_reg_881;
  wire [31:0]p_load49_reg_823;
  wire [31:0]\p_load49_reg_823_reg[31]_0 ;
  wire [31:0]p_load50_reg_817;
  wire [31:0]\p_load50_reg_817_reg[31]_0 ;
  wire [31:0]p_load51_reg_811;
  wire [31:0]\p_load51_reg_811_reg[31]_0 ;
  wire [31:0]p_load52_reg_805;
  wire [31:0]\p_load52_reg_805_reg[31]_0 ;
  wire [31:0]p_load53_reg_799;
  wire [31:0]\p_load53_reg_799_reg[31]_0 ;
  wire [31:0]p_load54_reg_793;
  wire [31:0]\p_load54_reg_793_reg[31]_0 ;
  wire [31:0]p_load55_reg_787;
  wire [31:0]\p_load55_reg_787_reg[31]_0 ;
  wire [31:0]p_load56_reg_781;
  wire [31:0]\p_load56_reg_781_reg[31]_0 ;
  wire [31:0]tmp1_data_V_fu_156;
  wire [31:0]\tmp1_data_V_fu_156_reg[31]_0 ;
  wire [31:0]tmp1_data_V_load_reg_829;
  wire [31:0]\tmp1_data_V_load_reg_829_reg[31]_0 ;
  wire [31:0]tmp_data_V_1_reg_835;
  wire [31:0]\tmp_data_V_1_reg_835_reg[31]_0 ;
  wire \tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire [31:0]tmp_product_3;
  wire [31:0]tmp_product_4;
  wire [31:0]tmp_product_5;
  wire [31:0]tmp_product_6;
  wire \tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire \tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3_n_0 ;
  wire \tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3_n_0 ;
  wire \tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire [3:0]\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 ;
  wire \tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire [31:0]x_TDATA_int_regslice;
  wire x_TDEST_int_regslice;
  wire x_TID_int_regslice;
  wire [3:0]x_TKEEP_int_regslice;
  wire x_TLAST_int_regslice;
  wire [3:0]x_TSTRB_int_regslice;
  wire x_TUSER_int_regslice;
  wire x_TVALID_int_regslice;
  wire [31:0]y_TDATA;
  wire y_TREADY_int_regslice;
  wire [3:3]\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_2_reg_931_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_7_reg_916_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_8_reg_936_reg[31]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[11]_i_10 
       (.I0(add_ln33_2_reg_931[10]),
        .I1(mul_ln30_8_reg_926[10]),
        .I2(mul_ln30_7_reg_921[10]),
        .O(\B_V_data_1_payload_A[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[11]_i_11 
       (.I0(add_ln33_2_reg_931[9]),
        .I1(mul_ln30_8_reg_926[9]),
        .I2(mul_ln30_7_reg_921[9]),
        .O(\B_V_data_1_payload_A[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[11]_i_12 
       (.I0(add_ln33_2_reg_931[8]),
        .I1(mul_ln30_8_reg_926[8]),
        .I2(mul_ln30_7_reg_921[8]),
        .O(\B_V_data_1_payload_A[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[11]_i_13 
       (.I0(add_ln33_2_reg_931[7]),
        .I1(mul_ln30_8_reg_926[7]),
        .I2(mul_ln30_7_reg_921[7]),
        .O(\B_V_data_1_payload_A[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(add_ln33_8_reg_936[10]),
        .I1(\B_V_data_1_payload_A[11]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[9]),
        .I3(mul_ln30_7_reg_921[9]),
        .I4(mul_ln30_8_reg_926[9]),
        .O(\B_V_data_1_payload_A[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[11]_i_3 
       (.I0(add_ln33_8_reg_936[9]),
        .I1(\B_V_data_1_payload_A[11]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[8]),
        .I3(mul_ln30_7_reg_921[8]),
        .I4(mul_ln30_8_reg_926[8]),
        .O(\B_V_data_1_payload_A[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[11]_i_4 
       (.I0(add_ln33_8_reg_936[8]),
        .I1(\B_V_data_1_payload_A[11]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[7]),
        .I3(mul_ln30_7_reg_921[7]),
        .I4(mul_ln30_8_reg_926[7]),
        .O(\B_V_data_1_payload_A[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[11]_i_5 
       (.I0(add_ln33_8_reg_936[7]),
        .I1(\B_V_data_1_payload_A[11]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[6]),
        .I3(mul_ln30_7_reg_921[6]),
        .I4(mul_ln30_8_reg_926[6]),
        .O(\B_V_data_1_payload_A[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[11]_i_6 
       (.I0(\B_V_data_1_payload_A[11]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[15]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[11]),
        .I3(mul_ln30_8_reg_926[10]),
        .I4(mul_ln30_7_reg_921[10]),
        .I5(add_ln33_2_reg_931[10]),
        .O(\B_V_data_1_payload_A[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[11]_i_7 
       (.I0(\B_V_data_1_payload_A[11]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[11]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[10]),
        .I3(mul_ln30_8_reg_926[9]),
        .I4(mul_ln30_7_reg_921[9]),
        .I5(add_ln33_2_reg_931[9]),
        .O(\B_V_data_1_payload_A[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[11]_i_8 
       (.I0(\B_V_data_1_payload_A[11]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[11]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[9]),
        .I3(mul_ln30_8_reg_926[8]),
        .I4(mul_ln30_7_reg_921[8]),
        .I5(add_ln33_2_reg_931[8]),
        .O(\B_V_data_1_payload_A[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[11]_i_9 
       (.I0(\B_V_data_1_payload_A[11]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[11]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[8]),
        .I3(mul_ln30_8_reg_926[7]),
        .I4(mul_ln30_7_reg_921[7]),
        .I5(add_ln33_2_reg_931[7]),
        .O(\B_V_data_1_payload_A[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[15]_i_10 
       (.I0(add_ln33_2_reg_931[14]),
        .I1(mul_ln30_8_reg_926[14]),
        .I2(mul_ln30_7_reg_921[14]),
        .O(\B_V_data_1_payload_A[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[15]_i_11 
       (.I0(add_ln33_2_reg_931[13]),
        .I1(mul_ln30_8_reg_926[13]),
        .I2(mul_ln30_7_reg_921[13]),
        .O(\B_V_data_1_payload_A[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[15]_i_12 
       (.I0(add_ln33_2_reg_931[12]),
        .I1(mul_ln30_8_reg_926[12]),
        .I2(mul_ln30_7_reg_921[12]),
        .O(\B_V_data_1_payload_A[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[15]_i_13 
       (.I0(add_ln33_2_reg_931[11]),
        .I1(mul_ln30_8_reg_926[11]),
        .I2(mul_ln30_7_reg_921[11]),
        .O(\B_V_data_1_payload_A[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(add_ln33_8_reg_936[14]),
        .I1(\B_V_data_1_payload_A[15]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[13]),
        .I3(mul_ln30_7_reg_921[13]),
        .I4(mul_ln30_8_reg_926[13]),
        .O(\B_V_data_1_payload_A[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[15]_i_3 
       (.I0(add_ln33_8_reg_936[13]),
        .I1(\B_V_data_1_payload_A[15]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[12]),
        .I3(mul_ln30_7_reg_921[12]),
        .I4(mul_ln30_8_reg_926[12]),
        .O(\B_V_data_1_payload_A[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[15]_i_4 
       (.I0(add_ln33_8_reg_936[12]),
        .I1(\B_V_data_1_payload_A[15]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[11]),
        .I3(mul_ln30_7_reg_921[11]),
        .I4(mul_ln30_8_reg_926[11]),
        .O(\B_V_data_1_payload_A[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[15]_i_5 
       (.I0(add_ln33_8_reg_936[11]),
        .I1(\B_V_data_1_payload_A[15]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[10]),
        .I3(mul_ln30_7_reg_921[10]),
        .I4(mul_ln30_8_reg_926[10]),
        .O(\B_V_data_1_payload_A[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[15]_i_6 
       (.I0(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[19]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[15]),
        .I3(mul_ln30_8_reg_926[14]),
        .I4(mul_ln30_7_reg_921[14]),
        .I5(add_ln33_2_reg_931[14]),
        .O(\B_V_data_1_payload_A[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[15]_i_7 
       (.I0(\B_V_data_1_payload_A[15]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[15]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[14]),
        .I3(mul_ln30_8_reg_926[13]),
        .I4(mul_ln30_7_reg_921[13]),
        .I5(add_ln33_2_reg_931[13]),
        .O(\B_V_data_1_payload_A[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[15]_i_8 
       (.I0(\B_V_data_1_payload_A[15]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[15]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[13]),
        .I3(mul_ln30_8_reg_926[12]),
        .I4(mul_ln30_7_reg_921[12]),
        .I5(add_ln33_2_reg_931[12]),
        .O(\B_V_data_1_payload_A[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[15]_i_9 
       (.I0(\B_V_data_1_payload_A[15]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[15]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[12]),
        .I3(mul_ln30_8_reg_926[11]),
        .I4(mul_ln30_7_reg_921[11]),
        .I5(add_ln33_2_reg_931[11]),
        .O(\B_V_data_1_payload_A[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[19]_i_10 
       (.I0(add_ln33_2_reg_931[18]),
        .I1(mul_ln30_8_reg_926[18]),
        .I2(mul_ln30_7_reg_921[18]),
        .O(\B_V_data_1_payload_A[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[19]_i_11 
       (.I0(add_ln33_2_reg_931[17]),
        .I1(mul_ln30_8_reg_926[17]),
        .I2(mul_ln30_7_reg_921[17]),
        .O(\B_V_data_1_payload_A[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[19]_i_12 
       (.I0(add_ln33_2_reg_931[16]),
        .I1(mul_ln30_8_reg_926[16]),
        .I2(mul_ln30_7_reg_921[16]),
        .O(\B_V_data_1_payload_A[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[19]_i_13 
       (.I0(add_ln33_2_reg_931[15]),
        .I1(mul_ln30_8_reg_926[15]),
        .I2(mul_ln30_7_reg_921[15]),
        .O(\B_V_data_1_payload_A[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(add_ln33_8_reg_936[18]),
        .I1(\B_V_data_1_payload_A[19]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[17]),
        .I3(mul_ln30_7_reg_921[17]),
        .I4(mul_ln30_8_reg_926[17]),
        .O(\B_V_data_1_payload_A[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[19]_i_3 
       (.I0(add_ln33_8_reg_936[17]),
        .I1(\B_V_data_1_payload_A[19]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[16]),
        .I3(mul_ln30_7_reg_921[16]),
        .I4(mul_ln30_8_reg_926[16]),
        .O(\B_V_data_1_payload_A[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[19]_i_4 
       (.I0(add_ln33_8_reg_936[16]),
        .I1(\B_V_data_1_payload_A[19]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[15]),
        .I3(mul_ln30_7_reg_921[15]),
        .I4(mul_ln30_8_reg_926[15]),
        .O(\B_V_data_1_payload_A[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[19]_i_5 
       (.I0(add_ln33_8_reg_936[15]),
        .I1(\B_V_data_1_payload_A[19]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[14]),
        .I3(mul_ln30_7_reg_921[14]),
        .I4(mul_ln30_8_reg_926[14]),
        .O(\B_V_data_1_payload_A[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[19]_i_6 
       (.I0(\B_V_data_1_payload_A[19]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[23]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[19]),
        .I3(mul_ln30_8_reg_926[18]),
        .I4(mul_ln30_7_reg_921[18]),
        .I5(add_ln33_2_reg_931[18]),
        .O(\B_V_data_1_payload_A[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[19]_i_7 
       (.I0(\B_V_data_1_payload_A[19]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[19]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[18]),
        .I3(mul_ln30_8_reg_926[17]),
        .I4(mul_ln30_7_reg_921[17]),
        .I5(add_ln33_2_reg_931[17]),
        .O(\B_V_data_1_payload_A[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[19]_i_8 
       (.I0(\B_V_data_1_payload_A[19]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[19]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[17]),
        .I3(mul_ln30_8_reg_926[16]),
        .I4(mul_ln30_7_reg_921[16]),
        .I5(add_ln33_2_reg_931[16]),
        .O(\B_V_data_1_payload_A[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[19]_i_9 
       (.I0(\B_V_data_1_payload_A[19]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[19]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[16]),
        .I3(mul_ln30_8_reg_926[15]),
        .I4(mul_ln30_7_reg_921[15]),
        .I5(add_ln33_2_reg_931[15]),
        .O(\B_V_data_1_payload_A[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[23]_i_10 
       (.I0(add_ln33_2_reg_931[22]),
        .I1(mul_ln30_8_reg_926[22]),
        .I2(mul_ln30_7_reg_921[22]),
        .O(\B_V_data_1_payload_A[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[23]_i_11 
       (.I0(add_ln33_2_reg_931[21]),
        .I1(mul_ln30_8_reg_926[21]),
        .I2(mul_ln30_7_reg_921[21]),
        .O(\B_V_data_1_payload_A[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[23]_i_12 
       (.I0(add_ln33_2_reg_931[20]),
        .I1(mul_ln30_8_reg_926[20]),
        .I2(mul_ln30_7_reg_921[20]),
        .O(\B_V_data_1_payload_A[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[23]_i_13 
       (.I0(add_ln33_2_reg_931[19]),
        .I1(mul_ln30_8_reg_926[19]),
        .I2(mul_ln30_7_reg_921[19]),
        .O(\B_V_data_1_payload_A[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(add_ln33_8_reg_936[22]),
        .I1(\B_V_data_1_payload_A[23]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[21]),
        .I3(mul_ln30_7_reg_921[21]),
        .I4(mul_ln30_8_reg_926[21]),
        .O(\B_V_data_1_payload_A[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(add_ln33_8_reg_936[21]),
        .I1(\B_V_data_1_payload_A[23]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[20]),
        .I3(mul_ln30_7_reg_921[20]),
        .I4(mul_ln30_8_reg_926[20]),
        .O(\B_V_data_1_payload_A[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[23]_i_4 
       (.I0(add_ln33_8_reg_936[20]),
        .I1(\B_V_data_1_payload_A[23]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[19]),
        .I3(mul_ln30_7_reg_921[19]),
        .I4(mul_ln30_8_reg_926[19]),
        .O(\B_V_data_1_payload_A[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[23]_i_5 
       (.I0(add_ln33_8_reg_936[19]),
        .I1(\B_V_data_1_payload_A[23]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[18]),
        .I3(mul_ln30_7_reg_921[18]),
        .I4(mul_ln30_8_reg_926[18]),
        .O(\B_V_data_1_payload_A[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[23]_i_6 
       (.I0(\B_V_data_1_payload_A[23]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[27]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[23]),
        .I3(mul_ln30_8_reg_926[22]),
        .I4(mul_ln30_7_reg_921[22]),
        .I5(add_ln33_2_reg_931[22]),
        .O(\B_V_data_1_payload_A[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[23]_i_7 
       (.I0(\B_V_data_1_payload_A[23]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[23]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[22]),
        .I3(mul_ln30_8_reg_926[21]),
        .I4(mul_ln30_7_reg_921[21]),
        .I5(add_ln33_2_reg_931[21]),
        .O(\B_V_data_1_payload_A[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[23]_i_8 
       (.I0(\B_V_data_1_payload_A[23]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[23]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[21]),
        .I3(mul_ln30_8_reg_926[20]),
        .I4(mul_ln30_7_reg_921[20]),
        .I5(add_ln33_2_reg_931[20]),
        .O(\B_V_data_1_payload_A[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[23]_i_9 
       (.I0(\B_V_data_1_payload_A[23]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[23]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[20]),
        .I3(mul_ln30_8_reg_926[19]),
        .I4(mul_ln30_7_reg_921[19]),
        .I5(add_ln33_2_reg_931[19]),
        .O(\B_V_data_1_payload_A[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[27]_i_10 
       (.I0(add_ln33_2_reg_931[26]),
        .I1(mul_ln30_8_reg_926[26]),
        .I2(mul_ln30_7_reg_921[26]),
        .O(\B_V_data_1_payload_A[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[27]_i_11 
       (.I0(add_ln33_2_reg_931[25]),
        .I1(mul_ln30_8_reg_926[25]),
        .I2(mul_ln30_7_reg_921[25]),
        .O(\B_V_data_1_payload_A[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[27]_i_12 
       (.I0(add_ln33_2_reg_931[24]),
        .I1(mul_ln30_8_reg_926[24]),
        .I2(mul_ln30_7_reg_921[24]),
        .O(\B_V_data_1_payload_A[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[27]_i_13 
       (.I0(add_ln33_2_reg_931[23]),
        .I1(mul_ln30_8_reg_926[23]),
        .I2(mul_ln30_7_reg_921[23]),
        .O(\B_V_data_1_payload_A[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(add_ln33_8_reg_936[26]),
        .I1(\B_V_data_1_payload_A[27]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[25]),
        .I3(mul_ln30_7_reg_921[25]),
        .I4(mul_ln30_8_reg_926[25]),
        .O(\B_V_data_1_payload_A[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[27]_i_3 
       (.I0(add_ln33_8_reg_936[25]),
        .I1(\B_V_data_1_payload_A[27]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[24]),
        .I3(mul_ln30_7_reg_921[24]),
        .I4(mul_ln30_8_reg_926[24]),
        .O(\B_V_data_1_payload_A[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[27]_i_4 
       (.I0(add_ln33_8_reg_936[24]),
        .I1(\B_V_data_1_payload_A[27]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[23]),
        .I3(mul_ln30_7_reg_921[23]),
        .I4(mul_ln30_8_reg_926[23]),
        .O(\B_V_data_1_payload_A[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[27]_i_5 
       (.I0(add_ln33_8_reg_936[23]),
        .I1(\B_V_data_1_payload_A[27]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[22]),
        .I3(mul_ln30_7_reg_921[22]),
        .I4(mul_ln30_8_reg_926[22]),
        .O(\B_V_data_1_payload_A[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[27]_i_6 
       (.I0(\B_V_data_1_payload_A[27]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[31]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[27]),
        .I3(mul_ln30_8_reg_926[26]),
        .I4(mul_ln30_7_reg_921[26]),
        .I5(add_ln33_2_reg_931[26]),
        .O(\B_V_data_1_payload_A[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[27]_i_7 
       (.I0(\B_V_data_1_payload_A[27]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[27]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[26]),
        .I3(mul_ln30_8_reg_926[25]),
        .I4(mul_ln30_7_reg_921[25]),
        .I5(add_ln33_2_reg_931[25]),
        .O(\B_V_data_1_payload_A[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[27]_i_8 
       (.I0(\B_V_data_1_payload_A[27]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[27]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[25]),
        .I3(mul_ln30_8_reg_926[24]),
        .I4(mul_ln30_7_reg_921[24]),
        .I5(add_ln33_2_reg_931[24]),
        .O(\B_V_data_1_payload_A[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[27]_i_9 
       (.I0(\B_V_data_1_payload_A[27]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[27]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[24]),
        .I3(mul_ln30_8_reg_926[23]),
        .I4(mul_ln30_7_reg_921[23]),
        .I5(add_ln33_2_reg_931[23]),
        .O(\B_V_data_1_payload_A[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[31]_i_10 
       (.I0(add_ln33_2_reg_931[29]),
        .I1(mul_ln30_8_reg_926[29]),
        .I2(mul_ln30_7_reg_921[29]),
        .O(\B_V_data_1_payload_A[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[31]_i_11 
       (.I0(add_ln33_2_reg_931[28]),
        .I1(mul_ln30_8_reg_926[28]),
        .I2(mul_ln30_7_reg_921[28]),
        .O(\B_V_data_1_payload_A[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[31]_i_12 
       (.I0(add_ln33_2_reg_931[27]),
        .I1(mul_ln30_8_reg_926[27]),
        .I2(mul_ln30_7_reg_921[27]),
        .O(\B_V_data_1_payload_A[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_13 
       (.I0(mul_ln30_8_reg_926[29]),
        .I1(mul_ln30_7_reg_921[29]),
        .I2(add_ln33_2_reg_931[29]),
        .O(\B_V_data_1_payload_A[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_14 
       (.I0(mul_ln30_7_reg_921[31]),
        .I1(mul_ln30_8_reg_926[31]),
        .I2(add_ln33_2_reg_931[31]),
        .I3(add_ln33_8_reg_936[31]),
        .O(\B_V_data_1_payload_A[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[31]_i_15 
       (.I0(add_ln33_2_reg_931[30]),
        .I1(mul_ln30_8_reg_926[30]),
        .I2(mul_ln30_7_reg_921[30]),
        .O(\B_V_data_1_payload_A[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[31]_i_3 
       (.I0(add_ln33_8_reg_936[29]),
        .I1(\B_V_data_1_payload_A[31]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[28]),
        .I3(mul_ln30_7_reg_921[28]),
        .I4(mul_ln30_8_reg_926[28]),
        .O(\B_V_data_1_payload_A[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(add_ln33_8_reg_936[28]),
        .I1(\B_V_data_1_payload_A[31]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[27]),
        .I3(mul_ln30_7_reg_921[27]),
        .I4(mul_ln30_8_reg_926[27]),
        .O(\B_V_data_1_payload_A[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(add_ln33_8_reg_936[27]),
        .I1(\B_V_data_1_payload_A[31]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[26]),
        .I3(mul_ln30_7_reg_921[26]),
        .I4(mul_ln30_8_reg_926[26]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \B_V_data_1_payload_A[31]_i_6 
       (.I0(\B_V_data_1_payload_A[31]_i_13_n_0 ),
        .I1(add_ln33_8_reg_936[30]),
        .I2(\B_V_data_1_payload_A[31]_i_14_n_0 ),
        .I3(mul_ln30_8_reg_926[30]),
        .I4(mul_ln30_7_reg_921[30]),
        .I5(add_ln33_2_reg_931[30]),
        .O(\B_V_data_1_payload_A[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[31]_i_7 
       (.I0(\B_V_data_1_payload_A[31]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[31]_i_15_n_0 ),
        .I2(add_ln33_8_reg_936[30]),
        .I3(mul_ln30_8_reg_926[29]),
        .I4(mul_ln30_7_reg_921[29]),
        .I5(add_ln33_2_reg_931[29]),
        .O(\B_V_data_1_payload_A[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[31]_i_8 
       (.I0(\B_V_data_1_payload_A[31]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[31]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[29]),
        .I3(mul_ln30_8_reg_926[28]),
        .I4(mul_ln30_7_reg_921[28]),
        .I5(add_ln33_2_reg_931[28]),
        .O(\B_V_data_1_payload_A[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[31]_i_9 
       (.I0(\B_V_data_1_payload_A[31]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[31]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[28]),
        .I3(mul_ln30_8_reg_926[27]),
        .I4(mul_ln30_7_reg_921[27]),
        .I5(add_ln33_2_reg_931[27]),
        .O(\B_V_data_1_payload_A[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(add_ln33_8_reg_936[2]),
        .I1(\B_V_data_1_payload_A[3]_i_9_n_0 ),
        .I2(add_ln33_2_reg_931[1]),
        .I3(mul_ln30_7_reg_921[1]),
        .I4(mul_ln30_8_reg_926[1]),
        .O(\B_V_data_1_payload_A[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \B_V_data_1_payload_A[3]_i_3 
       (.I0(add_ln33_2_reg_931[1]),
        .I1(mul_ln30_7_reg_921[1]),
        .I2(mul_ln30_8_reg_926[1]),
        .I3(add_ln33_8_reg_936[2]),
        .I4(\B_V_data_1_payload_A[3]_i_9_n_0 ),
        .O(\B_V_data_1_payload_A[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[3]_i_4 
       (.I0(mul_ln30_7_reg_921[1]),
        .I1(mul_ln30_8_reg_926[1]),
        .I2(add_ln33_2_reg_931[1]),
        .I3(add_ln33_8_reg_936[1]),
        .O(\B_V_data_1_payload_A[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[3]_i_5 
       (.I0(\B_V_data_1_payload_A[3]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[3]),
        .I3(mul_ln30_8_reg_926[2]),
        .I4(mul_ln30_7_reg_921[2]),
        .I5(add_ln33_2_reg_931[2]),
        .O(\B_V_data_1_payload_A[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \B_V_data_1_payload_A[3]_i_6 
       (.I0(\B_V_data_1_payload_A[3]_i_9_n_0 ),
        .I1(add_ln33_8_reg_936[2]),
        .I2(add_ln33_2_reg_931[1]),
        .I3(mul_ln30_8_reg_926[1]),
        .I4(mul_ln30_7_reg_921[1]),
        .I5(add_ln33_8_reg_936[1]),
        .O(\B_V_data_1_payload_A[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \B_V_data_1_payload_A[3]_i_7 
       (.I0(\B_V_data_1_payload_A[3]_i_4_n_0 ),
        .I1(add_ln33_2_reg_931[0]),
        .I2(mul_ln30_7_reg_921[0]),
        .I3(mul_ln30_8_reg_926[0]),
        .O(\B_V_data_1_payload_A[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[3]_i_8 
       (.I0(mul_ln30_7_reg_921[0]),
        .I1(mul_ln30_8_reg_926[0]),
        .I2(add_ln33_2_reg_931[0]),
        .I3(add_ln33_8_reg_936[0]),
        .O(\B_V_data_1_payload_A[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[3]_i_9 
       (.I0(add_ln33_2_reg_931[2]),
        .I1(mul_ln30_8_reg_926[2]),
        .I2(mul_ln30_7_reg_921[2]),
        .O(\B_V_data_1_payload_A[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_10 
       (.I0(add_ln33_2_reg_931[6]),
        .I1(mul_ln30_8_reg_926[6]),
        .I2(mul_ln30_7_reg_921[6]),
        .O(\B_V_data_1_payload_A[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_11 
       (.I0(add_ln33_2_reg_931[5]),
        .I1(mul_ln30_8_reg_926[5]),
        .I2(mul_ln30_7_reg_921[5]),
        .O(\B_V_data_1_payload_A[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_12 
       (.I0(add_ln33_2_reg_931[4]),
        .I1(mul_ln30_8_reg_926[4]),
        .I2(mul_ln30_7_reg_921[4]),
        .O(\B_V_data_1_payload_A[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_13 
       (.I0(add_ln33_2_reg_931[3]),
        .I1(mul_ln30_8_reg_926[3]),
        .I2(mul_ln30_7_reg_921[3]),
        .O(\B_V_data_1_payload_A[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(add_ln33_8_reg_936[6]),
        .I1(\B_V_data_1_payload_A[7]_i_10_n_0 ),
        .I2(add_ln33_2_reg_931[5]),
        .I3(mul_ln30_7_reg_921[5]),
        .I4(mul_ln30_8_reg_926[5]),
        .O(\B_V_data_1_payload_A[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_3 
       (.I0(add_ln33_8_reg_936[5]),
        .I1(\B_V_data_1_payload_A[7]_i_11_n_0 ),
        .I2(add_ln33_2_reg_931[4]),
        .I3(mul_ln30_7_reg_921[4]),
        .I4(mul_ln30_8_reg_926[4]),
        .O(\B_V_data_1_payload_A[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_4 
       (.I0(add_ln33_8_reg_936[4]),
        .I1(\B_V_data_1_payload_A[7]_i_12_n_0 ),
        .I2(add_ln33_2_reg_931[3]),
        .I3(mul_ln30_7_reg_921[3]),
        .I4(mul_ln30_8_reg_926[3]),
        .O(\B_V_data_1_payload_A[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(add_ln33_8_reg_936[3]),
        .I1(\B_V_data_1_payload_A[7]_i_13_n_0 ),
        .I2(add_ln33_2_reg_931[2]),
        .I3(mul_ln30_7_reg_921[2]),
        .I4(mul_ln30_8_reg_926[2]),
        .O(\B_V_data_1_payload_A[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_6 
       (.I0(\B_V_data_1_payload_A[7]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[11]_i_13_n_0 ),
        .I2(add_ln33_8_reg_936[7]),
        .I3(mul_ln30_8_reg_926[6]),
        .I4(mul_ln30_7_reg_921[6]),
        .I5(add_ln33_2_reg_931[6]),
        .O(\B_V_data_1_payload_A[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_7 
       (.I0(\B_V_data_1_payload_A[7]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_10_n_0 ),
        .I2(add_ln33_8_reg_936[6]),
        .I3(mul_ln30_8_reg_926[5]),
        .I4(mul_ln30_7_reg_921[5]),
        .I5(add_ln33_2_reg_931[5]),
        .O(\B_V_data_1_payload_A[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_8 
       (.I0(\B_V_data_1_payload_A[7]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_11_n_0 ),
        .I2(add_ln33_8_reg_936[5]),
        .I3(mul_ln30_8_reg_926[4]),
        .I4(mul_ln30_7_reg_921[4]),
        .I5(add_ln33_2_reg_931[4]),
        .O(\B_V_data_1_payload_A[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_9 
       (.I0(\B_V_data_1_payload_A[7]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_12_n_0 ),
        .I2(add_ln33_8_reg_936[4]),
        .I3(mul_ln30_8_reg_926[3]),
        .I4(mul_ln30_7_reg_921[3]),
        .I5(add_ln33_2_reg_931[3]),
        .O(\B_V_data_1_payload_A[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[11]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[11]_i_1_n_0 ,\B_V_data_1_payload_A_reg[11]_i_1_n_1 ,\B_V_data_1_payload_A_reg[11]_i_1_n_2 ,\B_V_data_1_payload_A_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[11]_i_2_n_0 ,\B_V_data_1_payload_A[11]_i_3_n_0 ,\B_V_data_1_payload_A[11]_i_4_n_0 ,\B_V_data_1_payload_A[11]_i_5_n_0 }),
        .O(y_TDATA[11:8]),
        .S({\B_V_data_1_payload_A[11]_i_6_n_0 ,\B_V_data_1_payload_A[11]_i_7_n_0 ,\B_V_data_1_payload_A[11]_i_8_n_0 ,\B_V_data_1_payload_A[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[11]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_1_n_0 ,\B_V_data_1_payload_A_reg[15]_i_1_n_1 ,\B_V_data_1_payload_A_reg[15]_i_1_n_2 ,\B_V_data_1_payload_A_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_2_n_0 ,\B_V_data_1_payload_A[15]_i_3_n_0 ,\B_V_data_1_payload_A[15]_i_4_n_0 ,\B_V_data_1_payload_A[15]_i_5_n_0 }),
        .O(y_TDATA[15:12]),
        .S({\B_V_data_1_payload_A[15]_i_6_n_0 ,\B_V_data_1_payload_A[15]_i_7_n_0 ,\B_V_data_1_payload_A[15]_i_8_n_0 ,\B_V_data_1_payload_A[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[19]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[19]_i_1_n_0 ,\B_V_data_1_payload_A_reg[19]_i_1_n_1 ,\B_V_data_1_payload_A_reg[19]_i_1_n_2 ,\B_V_data_1_payload_A_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[19]_i_2_n_0 ,\B_V_data_1_payload_A[19]_i_3_n_0 ,\B_V_data_1_payload_A[19]_i_4_n_0 ,\B_V_data_1_payload_A[19]_i_5_n_0 }),
        .O(y_TDATA[19:16]),
        .S({\B_V_data_1_payload_A[19]_i_6_n_0 ,\B_V_data_1_payload_A[19]_i_7_n_0 ,\B_V_data_1_payload_A[19]_i_8_n_0 ,\B_V_data_1_payload_A[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[23]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[19]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[23]_i_1_n_0 ,\B_V_data_1_payload_A_reg[23]_i_1_n_1 ,\B_V_data_1_payload_A_reg[23]_i_1_n_2 ,\B_V_data_1_payload_A_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[23]_i_2_n_0 ,\B_V_data_1_payload_A[23]_i_3_n_0 ,\B_V_data_1_payload_A[23]_i_4_n_0 ,\B_V_data_1_payload_A[23]_i_5_n_0 }),
        .O(y_TDATA[23:20]),
        .S({\B_V_data_1_payload_A[23]_i_6_n_0 ,\B_V_data_1_payload_A[23]_i_7_n_0 ,\B_V_data_1_payload_A[23]_i_8_n_0 ,\B_V_data_1_payload_A[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[27]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[23]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[27]_i_1_n_0 ,\B_V_data_1_payload_A_reg[27]_i_1_n_1 ,\B_V_data_1_payload_A_reg[27]_i_1_n_2 ,\B_V_data_1_payload_A_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[27]_i_2_n_0 ,\B_V_data_1_payload_A[27]_i_3_n_0 ,\B_V_data_1_payload_A[27]_i_4_n_0 ,\B_V_data_1_payload_A[27]_i_5_n_0 }),
        .O(y_TDATA[27:24]),
        .S({\B_V_data_1_payload_A[27]_i_6_n_0 ,\B_V_data_1_payload_A[27]_i_7_n_0 ,\B_V_data_1_payload_A[27]_i_8_n_0 ,\B_V_data_1_payload_A[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[27]_i_1_n_0 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [3],\B_V_data_1_payload_A_reg[31]_i_2_n_1 ,\B_V_data_1_payload_A_reg[31]_i_2_n_2 ,\B_V_data_1_payload_A_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\B_V_data_1_payload_A[31]_i_3_n_0 ,\B_V_data_1_payload_A[31]_i_4_n_0 ,\B_V_data_1_payload_A[31]_i_5_n_0 }),
        .O(y_TDATA[31:28]),
        .S({\B_V_data_1_payload_A[31]_i_6_n_0 ,\B_V_data_1_payload_A[31]_i_7_n_0 ,\B_V_data_1_payload_A[31]_i_8_n_0 ,\B_V_data_1_payload_A[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[3]_i_1_n_0 ,\B_V_data_1_payload_A_reg[3]_i_1_n_1 ,\B_V_data_1_payload_A_reg[3]_i_1_n_2 ,\B_V_data_1_payload_A_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[3]_i_2_n_0 ,\B_V_data_1_payload_A[3]_i_3_n_0 ,\B_V_data_1_payload_A[3]_i_4_n_0 ,add_ln33_8_reg_936[0]}),
        .O(y_TDATA[3:0]),
        .S({\B_V_data_1_payload_A[3]_i_5_n_0 ,\B_V_data_1_payload_A[3]_i_6_n_0 ,\B_V_data_1_payload_A[3]_i_7_n_0 ,\B_V_data_1_payload_A[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[7]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[3]_i_1_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[7]_i_1_n_0 ,\B_V_data_1_payload_A_reg[7]_i_1_n_1 ,\B_V_data_1_payload_A_reg[7]_i_1_n_2 ,\B_V_data_1_payload_A_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[7]_i_2_n_0 ,\B_V_data_1_payload_A[7]_i_3_n_0 ,\B_V_data_1_payload_A[7]_i_4_n_0 ,\B_V_data_1_payload_A[7]_i_5_n_0 }),
        .O(y_TDATA[7:4]),
        .S({\B_V_data_1_payload_A[7]_i_6_n_0 ,\B_V_data_1_payload_A[7]_i_7_n_0 ,\B_V_data_1_payload_A[7]_i_8_n_0 ,\B_V_data_1_payload_A[7]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h2FFFFFFFD0000000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(x_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[12]),
        .I4(y_TREADY_int_regslice),
        .I5(B_V_data_1_sel_wr),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(x_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[12]),
        .I4(y_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  FDRE \acc_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_31),
        .Q(acc_reg_871[0]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_21),
        .Q(acc_reg_871[10]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_20),
        .Q(acc_reg_871[11]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_19),
        .Q(acc_reg_871[12]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_18),
        .Q(acc_reg_871[13]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_17),
        .Q(acc_reg_871[14]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_16),
        .Q(acc_reg_871[15]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[16]),
        .Q(acc_reg_871[16]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[17]),
        .Q(acc_reg_871[17]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[18]),
        .Q(acc_reg_871[18]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[19]),
        .Q(acc_reg_871[19]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_30),
        .Q(acc_reg_871[1]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[20]),
        .Q(acc_reg_871[20]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[21]),
        .Q(acc_reg_871[21]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[22]),
        .Q(acc_reg_871[22]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[23]),
        .Q(acc_reg_871[23]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[24]),
        .Q(acc_reg_871[24]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[25]),
        .Q(acc_reg_871[25]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[26]),
        .Q(acc_reg_871[26]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[27]),
        .Q(acc_reg_871[27]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[28]),
        .Q(acc_reg_871[28]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[29]),
        .Q(acc_reg_871[29]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_29),
        .Q(acc_reg_871[2]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[30]),
        .Q(acc_reg_871[30]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg[31]),
        .Q(acc_reg_871[31]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_28),
        .Q(acc_reg_871[3]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_27),
        .Q(acc_reg_871[4]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_26),
        .Q(acc_reg_871[5]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_25),
        .Q(acc_reg_871[6]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_24),
        .Q(acc_reg_871[7]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_23),
        .Q(acc_reg_871[8]),
        .R(1'b0));
  FDRE \acc_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U1_n_22),
        .Q(acc_reg_871[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[11]_i_2 
       (.I0(mul_ln30_4_reg_901[10]),
        .I1(mul_ln30_6_reg_911[10]),
        .I2(mul_ln30_5_reg_906[10]),
        .O(\add_ln33_2_reg_931[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[11]_i_3 
       (.I0(mul_ln30_4_reg_901[9]),
        .I1(mul_ln30_6_reg_911[9]),
        .I2(mul_ln30_5_reg_906[9]),
        .O(\add_ln33_2_reg_931[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[11]_i_4 
       (.I0(mul_ln30_4_reg_901[8]),
        .I1(mul_ln30_6_reg_911[8]),
        .I2(mul_ln30_5_reg_906[8]),
        .O(\add_ln33_2_reg_931[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[11]_i_5 
       (.I0(mul_ln30_4_reg_901[7]),
        .I1(mul_ln30_6_reg_911[7]),
        .I2(mul_ln30_5_reg_906[7]),
        .O(\add_ln33_2_reg_931[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[11]_i_6 
       (.I0(mul_ln30_4_reg_901[11]),
        .I1(mul_ln30_6_reg_911[11]),
        .I2(mul_ln30_5_reg_906[11]),
        .I3(\add_ln33_2_reg_931[11]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[11]_i_7 
       (.I0(mul_ln30_4_reg_901[10]),
        .I1(mul_ln30_6_reg_911[10]),
        .I2(mul_ln30_5_reg_906[10]),
        .I3(\add_ln33_2_reg_931[11]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[11]_i_8 
       (.I0(mul_ln30_4_reg_901[9]),
        .I1(mul_ln30_6_reg_911[9]),
        .I2(mul_ln30_5_reg_906[9]),
        .I3(\add_ln33_2_reg_931[11]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[11]_i_9 
       (.I0(mul_ln30_4_reg_901[8]),
        .I1(mul_ln30_6_reg_911[8]),
        .I2(mul_ln30_5_reg_906[8]),
        .I3(\add_ln33_2_reg_931[11]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[15]_i_2 
       (.I0(mul_ln30_4_reg_901[14]),
        .I1(mul_ln30_6_reg_911[14]),
        .I2(mul_ln30_5_reg_906[14]),
        .O(\add_ln33_2_reg_931[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[15]_i_3 
       (.I0(mul_ln30_4_reg_901[13]),
        .I1(mul_ln30_6_reg_911[13]),
        .I2(mul_ln30_5_reg_906[13]),
        .O(\add_ln33_2_reg_931[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[15]_i_4 
       (.I0(mul_ln30_4_reg_901[12]),
        .I1(mul_ln30_6_reg_911[12]),
        .I2(mul_ln30_5_reg_906[12]),
        .O(\add_ln33_2_reg_931[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[15]_i_5 
       (.I0(mul_ln30_4_reg_901[11]),
        .I1(mul_ln30_6_reg_911[11]),
        .I2(mul_ln30_5_reg_906[11]),
        .O(\add_ln33_2_reg_931[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[15]_i_6 
       (.I0(mul_ln30_4_reg_901[15]),
        .I1(mul_ln30_6_reg_911[15]),
        .I2(mul_ln30_5_reg_906[15]),
        .I3(\add_ln33_2_reg_931[15]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[15]_i_7 
       (.I0(mul_ln30_4_reg_901[14]),
        .I1(mul_ln30_6_reg_911[14]),
        .I2(mul_ln30_5_reg_906[14]),
        .I3(\add_ln33_2_reg_931[15]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[15]_i_8 
       (.I0(mul_ln30_4_reg_901[13]),
        .I1(mul_ln30_6_reg_911[13]),
        .I2(mul_ln30_5_reg_906[13]),
        .I3(\add_ln33_2_reg_931[15]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[15]_i_9 
       (.I0(mul_ln30_4_reg_901[12]),
        .I1(mul_ln30_6_reg_911[12]),
        .I2(mul_ln30_5_reg_906[12]),
        .I3(\add_ln33_2_reg_931[15]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[19]_i_2 
       (.I0(mul_ln30_4_reg_901[18]),
        .I1(mul_ln30_6_reg_911[18]),
        .I2(mul_ln30_5_reg_906[18]),
        .O(\add_ln33_2_reg_931[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[19]_i_3 
       (.I0(mul_ln30_4_reg_901[17]),
        .I1(mul_ln30_6_reg_911[17]),
        .I2(mul_ln30_5_reg_906[17]),
        .O(\add_ln33_2_reg_931[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[19]_i_4 
       (.I0(mul_ln30_4_reg_901[16]),
        .I1(mul_ln30_6_reg_911[16]),
        .I2(mul_ln30_5_reg_906[16]),
        .O(\add_ln33_2_reg_931[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[19]_i_5 
       (.I0(mul_ln30_4_reg_901[15]),
        .I1(mul_ln30_6_reg_911[15]),
        .I2(mul_ln30_5_reg_906[15]),
        .O(\add_ln33_2_reg_931[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[19]_i_6 
       (.I0(mul_ln30_4_reg_901[19]),
        .I1(mul_ln30_6_reg_911[19]),
        .I2(mul_ln30_5_reg_906[19]),
        .I3(\add_ln33_2_reg_931[19]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[19]_i_7 
       (.I0(mul_ln30_4_reg_901[18]),
        .I1(mul_ln30_6_reg_911[18]),
        .I2(mul_ln30_5_reg_906[18]),
        .I3(\add_ln33_2_reg_931[19]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[19]_i_8 
       (.I0(mul_ln30_4_reg_901[17]),
        .I1(mul_ln30_6_reg_911[17]),
        .I2(mul_ln30_5_reg_906[17]),
        .I3(\add_ln33_2_reg_931[19]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[19]_i_9 
       (.I0(mul_ln30_4_reg_901[16]),
        .I1(mul_ln30_6_reg_911[16]),
        .I2(mul_ln30_5_reg_906[16]),
        .I3(\add_ln33_2_reg_931[19]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[23]_i_2 
       (.I0(mul_ln30_4_reg_901[22]),
        .I1(mul_ln30_6_reg_911[22]),
        .I2(mul_ln30_5_reg_906[22]),
        .O(\add_ln33_2_reg_931[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[23]_i_3 
       (.I0(mul_ln30_4_reg_901[21]),
        .I1(mul_ln30_6_reg_911[21]),
        .I2(mul_ln30_5_reg_906[21]),
        .O(\add_ln33_2_reg_931[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[23]_i_4 
       (.I0(mul_ln30_4_reg_901[20]),
        .I1(mul_ln30_6_reg_911[20]),
        .I2(mul_ln30_5_reg_906[20]),
        .O(\add_ln33_2_reg_931[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[23]_i_5 
       (.I0(mul_ln30_4_reg_901[19]),
        .I1(mul_ln30_6_reg_911[19]),
        .I2(mul_ln30_5_reg_906[19]),
        .O(\add_ln33_2_reg_931[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[23]_i_6 
       (.I0(mul_ln30_4_reg_901[23]),
        .I1(mul_ln30_6_reg_911[23]),
        .I2(mul_ln30_5_reg_906[23]),
        .I3(\add_ln33_2_reg_931[23]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[23]_i_7 
       (.I0(mul_ln30_4_reg_901[22]),
        .I1(mul_ln30_6_reg_911[22]),
        .I2(mul_ln30_5_reg_906[22]),
        .I3(\add_ln33_2_reg_931[23]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[23]_i_8 
       (.I0(mul_ln30_4_reg_901[21]),
        .I1(mul_ln30_6_reg_911[21]),
        .I2(mul_ln30_5_reg_906[21]),
        .I3(\add_ln33_2_reg_931[23]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[23]_i_9 
       (.I0(mul_ln30_4_reg_901[20]),
        .I1(mul_ln30_6_reg_911[20]),
        .I2(mul_ln30_5_reg_906[20]),
        .I3(\add_ln33_2_reg_931[23]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[27]_i_2 
       (.I0(mul_ln30_4_reg_901[26]),
        .I1(mul_ln30_6_reg_911[26]),
        .I2(mul_ln30_5_reg_906[26]),
        .O(\add_ln33_2_reg_931[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[27]_i_3 
       (.I0(mul_ln30_4_reg_901[25]),
        .I1(mul_ln30_6_reg_911[25]),
        .I2(mul_ln30_5_reg_906[25]),
        .O(\add_ln33_2_reg_931[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[27]_i_4 
       (.I0(mul_ln30_4_reg_901[24]),
        .I1(mul_ln30_6_reg_911[24]),
        .I2(mul_ln30_5_reg_906[24]),
        .O(\add_ln33_2_reg_931[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[27]_i_5 
       (.I0(mul_ln30_4_reg_901[23]),
        .I1(mul_ln30_6_reg_911[23]),
        .I2(mul_ln30_5_reg_906[23]),
        .O(\add_ln33_2_reg_931[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[27]_i_6 
       (.I0(mul_ln30_4_reg_901[27]),
        .I1(mul_ln30_6_reg_911[27]),
        .I2(mul_ln30_5_reg_906[27]),
        .I3(\add_ln33_2_reg_931[27]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[27]_i_7 
       (.I0(mul_ln30_4_reg_901[26]),
        .I1(mul_ln30_6_reg_911[26]),
        .I2(mul_ln30_5_reg_906[26]),
        .I3(\add_ln33_2_reg_931[27]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[27]_i_8 
       (.I0(mul_ln30_4_reg_901[25]),
        .I1(mul_ln30_6_reg_911[25]),
        .I2(mul_ln30_5_reg_906[25]),
        .I3(\add_ln33_2_reg_931[27]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[27]_i_9 
       (.I0(mul_ln30_4_reg_901[24]),
        .I1(mul_ln30_6_reg_911[24]),
        .I2(mul_ln30_5_reg_906[24]),
        .I3(\add_ln33_2_reg_931[27]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[31]_i_2 
       (.I0(mul_ln30_4_reg_901[29]),
        .I1(mul_ln30_6_reg_911[29]),
        .I2(mul_ln30_5_reg_906[29]),
        .O(\add_ln33_2_reg_931[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[31]_i_3 
       (.I0(mul_ln30_4_reg_901[28]),
        .I1(mul_ln30_6_reg_911[28]),
        .I2(mul_ln30_5_reg_906[28]),
        .O(\add_ln33_2_reg_931[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[31]_i_4 
       (.I0(mul_ln30_4_reg_901[27]),
        .I1(mul_ln30_6_reg_911[27]),
        .I2(mul_ln30_5_reg_906[27]),
        .O(\add_ln33_2_reg_931[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_2_reg_931[31]_i_5 
       (.I0(mul_ln30_5_reg_906[30]),
        .I1(mul_ln30_6_reg_911[30]),
        .I2(mul_ln30_4_reg_901[30]),
        .I3(mul_ln30_6_reg_911[31]),
        .I4(mul_ln30_4_reg_901[31]),
        .I5(mul_ln30_5_reg_906[31]),
        .O(\add_ln33_2_reg_931[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[31]_i_6 
       (.I0(\add_ln33_2_reg_931[31]_i_2_n_0 ),
        .I1(mul_ln30_6_reg_911[30]),
        .I2(mul_ln30_4_reg_901[30]),
        .I3(mul_ln30_5_reg_906[30]),
        .O(\add_ln33_2_reg_931[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[31]_i_7 
       (.I0(mul_ln30_4_reg_901[29]),
        .I1(mul_ln30_6_reg_911[29]),
        .I2(mul_ln30_5_reg_906[29]),
        .I3(\add_ln33_2_reg_931[31]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[31]_i_8 
       (.I0(mul_ln30_4_reg_901[28]),
        .I1(mul_ln30_6_reg_911[28]),
        .I2(mul_ln30_5_reg_906[28]),
        .I3(\add_ln33_2_reg_931[31]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[3]_i_2 
       (.I0(mul_ln30_4_reg_901[2]),
        .I1(mul_ln30_6_reg_911[2]),
        .I2(mul_ln30_5_reg_906[2]),
        .O(\add_ln33_2_reg_931[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[3]_i_3 
       (.I0(mul_ln30_4_reg_901[1]),
        .I1(mul_ln30_6_reg_911[1]),
        .I2(mul_ln30_5_reg_906[1]),
        .O(\add_ln33_2_reg_931[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[3]_i_4 
       (.I0(mul_ln30_4_reg_901[0]),
        .I1(mul_ln30_6_reg_911[0]),
        .I2(mul_ln30_5_reg_906[0]),
        .O(\add_ln33_2_reg_931[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[3]_i_5 
       (.I0(mul_ln30_4_reg_901[3]),
        .I1(mul_ln30_6_reg_911[3]),
        .I2(mul_ln30_5_reg_906[3]),
        .I3(\add_ln33_2_reg_931[3]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[3]_i_6 
       (.I0(mul_ln30_4_reg_901[2]),
        .I1(mul_ln30_6_reg_911[2]),
        .I2(mul_ln30_5_reg_906[2]),
        .I3(\add_ln33_2_reg_931[3]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[3]_i_7 
       (.I0(mul_ln30_4_reg_901[1]),
        .I1(mul_ln30_6_reg_911[1]),
        .I2(mul_ln30_5_reg_906[1]),
        .I3(\add_ln33_2_reg_931[3]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_2_reg_931[3]_i_8 
       (.I0(mul_ln30_4_reg_901[0]),
        .I1(mul_ln30_6_reg_911[0]),
        .I2(mul_ln30_5_reg_906[0]),
        .O(\add_ln33_2_reg_931[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[7]_i_2 
       (.I0(mul_ln30_4_reg_901[6]),
        .I1(mul_ln30_6_reg_911[6]),
        .I2(mul_ln30_5_reg_906[6]),
        .O(\add_ln33_2_reg_931[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[7]_i_3 
       (.I0(mul_ln30_4_reg_901[5]),
        .I1(mul_ln30_6_reg_911[5]),
        .I2(mul_ln30_5_reg_906[5]),
        .O(\add_ln33_2_reg_931[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[7]_i_4 
       (.I0(mul_ln30_4_reg_901[4]),
        .I1(mul_ln30_6_reg_911[4]),
        .I2(mul_ln30_5_reg_906[4]),
        .O(\add_ln33_2_reg_931[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_2_reg_931[7]_i_5 
       (.I0(mul_ln30_4_reg_901[3]),
        .I1(mul_ln30_6_reg_911[3]),
        .I2(mul_ln30_5_reg_906[3]),
        .O(\add_ln33_2_reg_931[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[7]_i_6 
       (.I0(mul_ln30_4_reg_901[7]),
        .I1(mul_ln30_6_reg_911[7]),
        .I2(mul_ln30_5_reg_906[7]),
        .I3(\add_ln33_2_reg_931[7]_i_2_n_0 ),
        .O(\add_ln33_2_reg_931[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[7]_i_7 
       (.I0(mul_ln30_4_reg_901[6]),
        .I1(mul_ln30_6_reg_911[6]),
        .I2(mul_ln30_5_reg_906[6]),
        .I3(\add_ln33_2_reg_931[7]_i_3_n_0 ),
        .O(\add_ln33_2_reg_931[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[7]_i_8 
       (.I0(mul_ln30_4_reg_901[5]),
        .I1(mul_ln30_6_reg_911[5]),
        .I2(mul_ln30_5_reg_906[5]),
        .I3(\add_ln33_2_reg_931[7]_i_4_n_0 ),
        .O(\add_ln33_2_reg_931[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_2_reg_931[7]_i_9 
       (.I0(mul_ln30_4_reg_901[4]),
        .I1(mul_ln30_6_reg_911[4]),
        .I2(mul_ln30_5_reg_906[4]),
        .I3(\add_ln33_2_reg_931[7]_i_5_n_0 ),
        .O(\add_ln33_2_reg_931[7]_i_9_n_0 ));
  FDRE \add_ln33_2_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[0]),
        .Q(add_ln33_2_reg_931[0]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[10]),
        .Q(add_ln33_2_reg_931[10]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[11]),
        .Q(add_ln33_2_reg_931[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[11]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[11]_i_1_n_0 ,\add_ln33_2_reg_931_reg[11]_i_1_n_1 ,\add_ln33_2_reg_931_reg[11]_i_1_n_2 ,\add_ln33_2_reg_931_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[11]_i_2_n_0 ,\add_ln33_2_reg_931[11]_i_3_n_0 ,\add_ln33_2_reg_931[11]_i_4_n_0 ,\add_ln33_2_reg_931[11]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[11:8]),
        .S({\add_ln33_2_reg_931[11]_i_6_n_0 ,\add_ln33_2_reg_931[11]_i_7_n_0 ,\add_ln33_2_reg_931[11]_i_8_n_0 ,\add_ln33_2_reg_931[11]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[12]),
        .Q(add_ln33_2_reg_931[12]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[13]),
        .Q(add_ln33_2_reg_931[13]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[14]),
        .Q(add_ln33_2_reg_931[14]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[15]),
        .Q(add_ln33_2_reg_931[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[15]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[15]_i_1_n_0 ,\add_ln33_2_reg_931_reg[15]_i_1_n_1 ,\add_ln33_2_reg_931_reg[15]_i_1_n_2 ,\add_ln33_2_reg_931_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[15]_i_2_n_0 ,\add_ln33_2_reg_931[15]_i_3_n_0 ,\add_ln33_2_reg_931[15]_i_4_n_0 ,\add_ln33_2_reg_931[15]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[15:12]),
        .S({\add_ln33_2_reg_931[15]_i_6_n_0 ,\add_ln33_2_reg_931[15]_i_7_n_0 ,\add_ln33_2_reg_931[15]_i_8_n_0 ,\add_ln33_2_reg_931[15]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[16]),
        .Q(add_ln33_2_reg_931[16]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[17]),
        .Q(add_ln33_2_reg_931[17]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[18]),
        .Q(add_ln33_2_reg_931[18]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[19]),
        .Q(add_ln33_2_reg_931[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[19]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[19]_i_1_n_0 ,\add_ln33_2_reg_931_reg[19]_i_1_n_1 ,\add_ln33_2_reg_931_reg[19]_i_1_n_2 ,\add_ln33_2_reg_931_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[19]_i_2_n_0 ,\add_ln33_2_reg_931[19]_i_3_n_0 ,\add_ln33_2_reg_931[19]_i_4_n_0 ,\add_ln33_2_reg_931[19]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[19:16]),
        .S({\add_ln33_2_reg_931[19]_i_6_n_0 ,\add_ln33_2_reg_931[19]_i_7_n_0 ,\add_ln33_2_reg_931[19]_i_8_n_0 ,\add_ln33_2_reg_931[19]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[1]),
        .Q(add_ln33_2_reg_931[1]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[20]),
        .Q(add_ln33_2_reg_931[20]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[21]),
        .Q(add_ln33_2_reg_931[21]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[22]),
        .Q(add_ln33_2_reg_931[22]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[23]),
        .Q(add_ln33_2_reg_931[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[23]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[23]_i_1_n_0 ,\add_ln33_2_reg_931_reg[23]_i_1_n_1 ,\add_ln33_2_reg_931_reg[23]_i_1_n_2 ,\add_ln33_2_reg_931_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[23]_i_2_n_0 ,\add_ln33_2_reg_931[23]_i_3_n_0 ,\add_ln33_2_reg_931[23]_i_4_n_0 ,\add_ln33_2_reg_931[23]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[23:20]),
        .S({\add_ln33_2_reg_931[23]_i_6_n_0 ,\add_ln33_2_reg_931[23]_i_7_n_0 ,\add_ln33_2_reg_931[23]_i_8_n_0 ,\add_ln33_2_reg_931[23]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[24]),
        .Q(add_ln33_2_reg_931[24]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[25]),
        .Q(add_ln33_2_reg_931[25]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[26]),
        .Q(add_ln33_2_reg_931[26]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[27]),
        .Q(add_ln33_2_reg_931[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[27]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[27]_i_1_n_0 ,\add_ln33_2_reg_931_reg[27]_i_1_n_1 ,\add_ln33_2_reg_931_reg[27]_i_1_n_2 ,\add_ln33_2_reg_931_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[27]_i_2_n_0 ,\add_ln33_2_reg_931[27]_i_3_n_0 ,\add_ln33_2_reg_931[27]_i_4_n_0 ,\add_ln33_2_reg_931[27]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[27:24]),
        .S({\add_ln33_2_reg_931[27]_i_6_n_0 ,\add_ln33_2_reg_931[27]_i_7_n_0 ,\add_ln33_2_reg_931[27]_i_8_n_0 ,\add_ln33_2_reg_931[27]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[28]),
        .Q(add_ln33_2_reg_931[28]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[29]),
        .Q(add_ln33_2_reg_931[29]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[2]),
        .Q(add_ln33_2_reg_931[2]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[30]),
        .Q(add_ln33_2_reg_931[30]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[31]),
        .Q(add_ln33_2_reg_931[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[31]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_2_reg_931_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_2_reg_931_reg[31]_i_1_n_1 ,\add_ln33_2_reg_931_reg[31]_i_1_n_2 ,\add_ln33_2_reg_931_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_2_reg_931[31]_i_2_n_0 ,\add_ln33_2_reg_931[31]_i_3_n_0 ,\add_ln33_2_reg_931[31]_i_4_n_0 }),
        .O(add_ln33_2_fu_617_p2[31:28]),
        .S({\add_ln33_2_reg_931[31]_i_5_n_0 ,\add_ln33_2_reg_931[31]_i_6_n_0 ,\add_ln33_2_reg_931[31]_i_7_n_0 ,\add_ln33_2_reg_931[31]_i_8_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[3]),
        .Q(add_ln33_2_reg_931[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_2_reg_931_reg[3]_i_1_n_0 ,\add_ln33_2_reg_931_reg[3]_i_1_n_1 ,\add_ln33_2_reg_931_reg[3]_i_1_n_2 ,\add_ln33_2_reg_931_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[3]_i_2_n_0 ,\add_ln33_2_reg_931[3]_i_3_n_0 ,\add_ln33_2_reg_931[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_2_fu_617_p2[3:0]),
        .S({\add_ln33_2_reg_931[3]_i_5_n_0 ,\add_ln33_2_reg_931[3]_i_6_n_0 ,\add_ln33_2_reg_931[3]_i_7_n_0 ,\add_ln33_2_reg_931[3]_i_8_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[4]),
        .Q(add_ln33_2_reg_931[4]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[5]),
        .Q(add_ln33_2_reg_931[5]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[6]),
        .Q(add_ln33_2_reg_931[6]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[7]),
        .Q(add_ln33_2_reg_931[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_2_reg_931_reg[7]_i_1 
       (.CI(\add_ln33_2_reg_931_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_2_reg_931_reg[7]_i_1_n_0 ,\add_ln33_2_reg_931_reg[7]_i_1_n_1 ,\add_ln33_2_reg_931_reg[7]_i_1_n_2 ,\add_ln33_2_reg_931_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_2_reg_931[7]_i_2_n_0 ,\add_ln33_2_reg_931[7]_i_3_n_0 ,\add_ln33_2_reg_931[7]_i_4_n_0 ,\add_ln33_2_reg_931[7]_i_5_n_0 }),
        .O(add_ln33_2_fu_617_p2[7:4]),
        .S({\add_ln33_2_reg_931[7]_i_6_n_0 ,\add_ln33_2_reg_931[7]_i_7_n_0 ,\add_ln33_2_reg_931[7]_i_8_n_0 ,\add_ln33_2_reg_931[7]_i_9_n_0 }));
  FDRE \add_ln33_2_reg_931_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[8]),
        .Q(add_ln33_2_reg_931[8]),
        .R(1'b0));
  FDRE \add_ln33_2_reg_931_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_2_fu_617_p2[9]),
        .Q(add_ln33_2_reg_931[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[11]_i_2 
       (.I0(mul_ln33_reg_881[10]),
        .I1(mul_ln30_reg_876[10]),
        .I2(acc_reg_871[10]),
        .O(\add_ln33_7_reg_916[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[11]_i_3 
       (.I0(mul_ln33_reg_881[9]),
        .I1(mul_ln30_reg_876[9]),
        .I2(acc_reg_871[9]),
        .O(\add_ln33_7_reg_916[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[11]_i_4 
       (.I0(mul_ln33_reg_881[8]),
        .I1(mul_ln30_reg_876[8]),
        .I2(acc_reg_871[8]),
        .O(\add_ln33_7_reg_916[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[11]_i_5 
       (.I0(mul_ln33_reg_881[7]),
        .I1(mul_ln30_reg_876[7]),
        .I2(acc_reg_871[7]),
        .O(\add_ln33_7_reg_916[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[11]_i_6 
       (.I0(mul_ln33_reg_881[11]),
        .I1(mul_ln30_reg_876[11]),
        .I2(acc_reg_871[11]),
        .I3(\add_ln33_7_reg_916[11]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[11]_i_7 
       (.I0(mul_ln33_reg_881[10]),
        .I1(mul_ln30_reg_876[10]),
        .I2(acc_reg_871[10]),
        .I3(\add_ln33_7_reg_916[11]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[11]_i_8 
       (.I0(mul_ln33_reg_881[9]),
        .I1(mul_ln30_reg_876[9]),
        .I2(acc_reg_871[9]),
        .I3(\add_ln33_7_reg_916[11]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[11]_i_9 
       (.I0(mul_ln33_reg_881[8]),
        .I1(mul_ln30_reg_876[8]),
        .I2(acc_reg_871[8]),
        .I3(\add_ln33_7_reg_916[11]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[15]_i_2 
       (.I0(mul_ln33_reg_881[14]),
        .I1(mul_ln30_reg_876[14]),
        .I2(acc_reg_871[14]),
        .O(\add_ln33_7_reg_916[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[15]_i_3 
       (.I0(mul_ln33_reg_881[13]),
        .I1(mul_ln30_reg_876[13]),
        .I2(acc_reg_871[13]),
        .O(\add_ln33_7_reg_916[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[15]_i_4 
       (.I0(mul_ln33_reg_881[12]),
        .I1(mul_ln30_reg_876[12]),
        .I2(acc_reg_871[12]),
        .O(\add_ln33_7_reg_916[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[15]_i_5 
       (.I0(mul_ln33_reg_881[11]),
        .I1(mul_ln30_reg_876[11]),
        .I2(acc_reg_871[11]),
        .O(\add_ln33_7_reg_916[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[15]_i_6 
       (.I0(mul_ln33_reg_881[15]),
        .I1(mul_ln30_reg_876[15]),
        .I2(acc_reg_871[15]),
        .I3(\add_ln33_7_reg_916[15]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[15]_i_7 
       (.I0(mul_ln33_reg_881[14]),
        .I1(mul_ln30_reg_876[14]),
        .I2(acc_reg_871[14]),
        .I3(\add_ln33_7_reg_916[15]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[15]_i_8 
       (.I0(mul_ln33_reg_881[13]),
        .I1(mul_ln30_reg_876[13]),
        .I2(acc_reg_871[13]),
        .I3(\add_ln33_7_reg_916[15]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[15]_i_9 
       (.I0(mul_ln33_reg_881[12]),
        .I1(mul_ln30_reg_876[12]),
        .I2(acc_reg_871[12]),
        .I3(\add_ln33_7_reg_916[15]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[19]_i_2 
       (.I0(mul_ln33_reg_881[18]),
        .I1(mul_ln30_reg_876[18]),
        .I2(acc_reg_871[18]),
        .O(\add_ln33_7_reg_916[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[19]_i_3 
       (.I0(mul_ln33_reg_881[17]),
        .I1(mul_ln30_reg_876[17]),
        .I2(acc_reg_871[17]),
        .O(\add_ln33_7_reg_916[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[19]_i_4 
       (.I0(mul_ln33_reg_881[16]),
        .I1(mul_ln30_reg_876[16]),
        .I2(acc_reg_871[16]),
        .O(\add_ln33_7_reg_916[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[19]_i_5 
       (.I0(mul_ln33_reg_881[15]),
        .I1(mul_ln30_reg_876[15]),
        .I2(acc_reg_871[15]),
        .O(\add_ln33_7_reg_916[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[19]_i_6 
       (.I0(mul_ln33_reg_881[19]),
        .I1(mul_ln30_reg_876[19]),
        .I2(acc_reg_871[19]),
        .I3(\add_ln33_7_reg_916[19]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[19]_i_7 
       (.I0(mul_ln33_reg_881[18]),
        .I1(mul_ln30_reg_876[18]),
        .I2(acc_reg_871[18]),
        .I3(\add_ln33_7_reg_916[19]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[19]_i_8 
       (.I0(mul_ln33_reg_881[17]),
        .I1(mul_ln30_reg_876[17]),
        .I2(acc_reg_871[17]),
        .I3(\add_ln33_7_reg_916[19]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[19]_i_9 
       (.I0(mul_ln33_reg_881[16]),
        .I1(mul_ln30_reg_876[16]),
        .I2(acc_reg_871[16]),
        .I3(\add_ln33_7_reg_916[19]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[23]_i_2 
       (.I0(mul_ln33_reg_881[22]),
        .I1(mul_ln30_reg_876[22]),
        .I2(acc_reg_871[22]),
        .O(\add_ln33_7_reg_916[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[23]_i_3 
       (.I0(mul_ln33_reg_881[21]),
        .I1(mul_ln30_reg_876[21]),
        .I2(acc_reg_871[21]),
        .O(\add_ln33_7_reg_916[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[23]_i_4 
       (.I0(mul_ln33_reg_881[20]),
        .I1(mul_ln30_reg_876[20]),
        .I2(acc_reg_871[20]),
        .O(\add_ln33_7_reg_916[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[23]_i_5 
       (.I0(mul_ln33_reg_881[19]),
        .I1(mul_ln30_reg_876[19]),
        .I2(acc_reg_871[19]),
        .O(\add_ln33_7_reg_916[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[23]_i_6 
       (.I0(mul_ln33_reg_881[23]),
        .I1(mul_ln30_reg_876[23]),
        .I2(acc_reg_871[23]),
        .I3(\add_ln33_7_reg_916[23]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[23]_i_7 
       (.I0(mul_ln33_reg_881[22]),
        .I1(mul_ln30_reg_876[22]),
        .I2(acc_reg_871[22]),
        .I3(\add_ln33_7_reg_916[23]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[23]_i_8 
       (.I0(mul_ln33_reg_881[21]),
        .I1(mul_ln30_reg_876[21]),
        .I2(acc_reg_871[21]),
        .I3(\add_ln33_7_reg_916[23]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[23]_i_9 
       (.I0(mul_ln33_reg_881[20]),
        .I1(mul_ln30_reg_876[20]),
        .I2(acc_reg_871[20]),
        .I3(\add_ln33_7_reg_916[23]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[27]_i_2 
       (.I0(mul_ln33_reg_881[26]),
        .I1(mul_ln30_reg_876[26]),
        .I2(acc_reg_871[26]),
        .O(\add_ln33_7_reg_916[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[27]_i_3 
       (.I0(mul_ln33_reg_881[25]),
        .I1(mul_ln30_reg_876[25]),
        .I2(acc_reg_871[25]),
        .O(\add_ln33_7_reg_916[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[27]_i_4 
       (.I0(mul_ln33_reg_881[24]),
        .I1(mul_ln30_reg_876[24]),
        .I2(acc_reg_871[24]),
        .O(\add_ln33_7_reg_916[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[27]_i_5 
       (.I0(mul_ln33_reg_881[23]),
        .I1(mul_ln30_reg_876[23]),
        .I2(acc_reg_871[23]),
        .O(\add_ln33_7_reg_916[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[27]_i_6 
       (.I0(mul_ln33_reg_881[27]),
        .I1(mul_ln30_reg_876[27]),
        .I2(acc_reg_871[27]),
        .I3(\add_ln33_7_reg_916[27]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[27]_i_7 
       (.I0(mul_ln33_reg_881[26]),
        .I1(mul_ln30_reg_876[26]),
        .I2(acc_reg_871[26]),
        .I3(\add_ln33_7_reg_916[27]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[27]_i_8 
       (.I0(mul_ln33_reg_881[25]),
        .I1(mul_ln30_reg_876[25]),
        .I2(acc_reg_871[25]),
        .I3(\add_ln33_7_reg_916[27]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[27]_i_9 
       (.I0(mul_ln33_reg_881[24]),
        .I1(mul_ln30_reg_876[24]),
        .I2(acc_reg_871[24]),
        .I3(\add_ln33_7_reg_916[27]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[31]_i_2 
       (.I0(mul_ln33_reg_881[29]),
        .I1(mul_ln30_reg_876[29]),
        .I2(acc_reg_871[29]),
        .O(\add_ln33_7_reg_916[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[31]_i_3 
       (.I0(mul_ln33_reg_881[28]),
        .I1(mul_ln30_reg_876[28]),
        .I2(acc_reg_871[28]),
        .O(\add_ln33_7_reg_916[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[31]_i_4 
       (.I0(mul_ln33_reg_881[27]),
        .I1(mul_ln30_reg_876[27]),
        .I2(acc_reg_871[27]),
        .O(\add_ln33_7_reg_916[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_7_reg_916[31]_i_5 
       (.I0(acc_reg_871[30]),
        .I1(mul_ln30_reg_876[30]),
        .I2(mul_ln33_reg_881[30]),
        .I3(mul_ln30_reg_876[31]),
        .I4(mul_ln33_reg_881[31]),
        .I5(acc_reg_871[31]),
        .O(\add_ln33_7_reg_916[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[31]_i_6 
       (.I0(\add_ln33_7_reg_916[31]_i_2_n_0 ),
        .I1(mul_ln30_reg_876[30]),
        .I2(mul_ln33_reg_881[30]),
        .I3(acc_reg_871[30]),
        .O(\add_ln33_7_reg_916[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[31]_i_7 
       (.I0(mul_ln33_reg_881[29]),
        .I1(mul_ln30_reg_876[29]),
        .I2(acc_reg_871[29]),
        .I3(\add_ln33_7_reg_916[31]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[31]_i_8 
       (.I0(mul_ln33_reg_881[28]),
        .I1(mul_ln30_reg_876[28]),
        .I2(acc_reg_871[28]),
        .I3(\add_ln33_7_reg_916[31]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[3]_i_2 
       (.I0(mul_ln33_reg_881[2]),
        .I1(mul_ln30_reg_876[2]),
        .I2(acc_reg_871[2]),
        .O(\add_ln33_7_reg_916[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[3]_i_3 
       (.I0(mul_ln33_reg_881[1]),
        .I1(mul_ln30_reg_876[1]),
        .I2(acc_reg_871[1]),
        .O(\add_ln33_7_reg_916[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[3]_i_4 
       (.I0(mul_ln33_reg_881[0]),
        .I1(mul_ln30_reg_876[0]),
        .I2(acc_reg_871[0]),
        .O(\add_ln33_7_reg_916[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[3]_i_5 
       (.I0(mul_ln33_reg_881[3]),
        .I1(mul_ln30_reg_876[3]),
        .I2(acc_reg_871[3]),
        .I3(\add_ln33_7_reg_916[3]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[3]_i_6 
       (.I0(mul_ln33_reg_881[2]),
        .I1(mul_ln30_reg_876[2]),
        .I2(acc_reg_871[2]),
        .I3(\add_ln33_7_reg_916[3]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[3]_i_7 
       (.I0(mul_ln33_reg_881[1]),
        .I1(mul_ln30_reg_876[1]),
        .I2(acc_reg_871[1]),
        .I3(\add_ln33_7_reg_916[3]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_7_reg_916[3]_i_8 
       (.I0(mul_ln33_reg_881[0]),
        .I1(mul_ln30_reg_876[0]),
        .I2(acc_reg_871[0]),
        .O(\add_ln33_7_reg_916[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[7]_i_2 
       (.I0(mul_ln33_reg_881[6]),
        .I1(mul_ln30_reg_876[6]),
        .I2(acc_reg_871[6]),
        .O(\add_ln33_7_reg_916[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[7]_i_3 
       (.I0(mul_ln33_reg_881[5]),
        .I1(mul_ln30_reg_876[5]),
        .I2(acc_reg_871[5]),
        .O(\add_ln33_7_reg_916[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[7]_i_4 
       (.I0(mul_ln33_reg_881[4]),
        .I1(mul_ln30_reg_876[4]),
        .I2(acc_reg_871[4]),
        .O(\add_ln33_7_reg_916[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_7_reg_916[7]_i_5 
       (.I0(mul_ln33_reg_881[3]),
        .I1(mul_ln30_reg_876[3]),
        .I2(acc_reg_871[3]),
        .O(\add_ln33_7_reg_916[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[7]_i_6 
       (.I0(mul_ln33_reg_881[7]),
        .I1(mul_ln30_reg_876[7]),
        .I2(acc_reg_871[7]),
        .I3(\add_ln33_7_reg_916[7]_i_2_n_0 ),
        .O(\add_ln33_7_reg_916[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[7]_i_7 
       (.I0(mul_ln33_reg_881[6]),
        .I1(mul_ln30_reg_876[6]),
        .I2(acc_reg_871[6]),
        .I3(\add_ln33_7_reg_916[7]_i_3_n_0 ),
        .O(\add_ln33_7_reg_916[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[7]_i_8 
       (.I0(mul_ln33_reg_881[5]),
        .I1(mul_ln30_reg_876[5]),
        .I2(acc_reg_871[5]),
        .I3(\add_ln33_7_reg_916[7]_i_4_n_0 ),
        .O(\add_ln33_7_reg_916[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_7_reg_916[7]_i_9 
       (.I0(mul_ln33_reg_881[4]),
        .I1(mul_ln30_reg_876[4]),
        .I2(acc_reg_871[4]),
        .I3(\add_ln33_7_reg_916[7]_i_5_n_0 ),
        .O(\add_ln33_7_reg_916[7]_i_9_n_0 ));
  FDRE \add_ln33_7_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[0]),
        .Q(add_ln33_7_reg_916[0]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[10]),
        .Q(add_ln33_7_reg_916[10]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[11]),
        .Q(add_ln33_7_reg_916[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[11]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[11]_i_1_n_0 ,\add_ln33_7_reg_916_reg[11]_i_1_n_1 ,\add_ln33_7_reg_916_reg[11]_i_1_n_2 ,\add_ln33_7_reg_916_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[11]_i_2_n_0 ,\add_ln33_7_reg_916[11]_i_3_n_0 ,\add_ln33_7_reg_916[11]_i_4_n_0 ,\add_ln33_7_reg_916[11]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[11:8]),
        .S({\add_ln33_7_reg_916[11]_i_6_n_0 ,\add_ln33_7_reg_916[11]_i_7_n_0 ,\add_ln33_7_reg_916[11]_i_8_n_0 ,\add_ln33_7_reg_916[11]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[12]),
        .Q(add_ln33_7_reg_916[12]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[13]),
        .Q(add_ln33_7_reg_916[13]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[14]),
        .Q(add_ln33_7_reg_916[14]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[15]),
        .Q(add_ln33_7_reg_916[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[15]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[15]_i_1_n_0 ,\add_ln33_7_reg_916_reg[15]_i_1_n_1 ,\add_ln33_7_reg_916_reg[15]_i_1_n_2 ,\add_ln33_7_reg_916_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[15]_i_2_n_0 ,\add_ln33_7_reg_916[15]_i_3_n_0 ,\add_ln33_7_reg_916[15]_i_4_n_0 ,\add_ln33_7_reg_916[15]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[15:12]),
        .S({\add_ln33_7_reg_916[15]_i_6_n_0 ,\add_ln33_7_reg_916[15]_i_7_n_0 ,\add_ln33_7_reg_916[15]_i_8_n_0 ,\add_ln33_7_reg_916[15]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[16]),
        .Q(add_ln33_7_reg_916[16]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[17]),
        .Q(add_ln33_7_reg_916[17]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[18]),
        .Q(add_ln33_7_reg_916[18]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[19]),
        .Q(add_ln33_7_reg_916[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[19]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[19]_i_1_n_0 ,\add_ln33_7_reg_916_reg[19]_i_1_n_1 ,\add_ln33_7_reg_916_reg[19]_i_1_n_2 ,\add_ln33_7_reg_916_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[19]_i_2_n_0 ,\add_ln33_7_reg_916[19]_i_3_n_0 ,\add_ln33_7_reg_916[19]_i_4_n_0 ,\add_ln33_7_reg_916[19]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[19:16]),
        .S({\add_ln33_7_reg_916[19]_i_6_n_0 ,\add_ln33_7_reg_916[19]_i_7_n_0 ,\add_ln33_7_reg_916[19]_i_8_n_0 ,\add_ln33_7_reg_916[19]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[1]),
        .Q(add_ln33_7_reg_916[1]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[20]),
        .Q(add_ln33_7_reg_916[20]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[21]),
        .Q(add_ln33_7_reg_916[21]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[22]),
        .Q(add_ln33_7_reg_916[22]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[23]),
        .Q(add_ln33_7_reg_916[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[23]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[23]_i_1_n_0 ,\add_ln33_7_reg_916_reg[23]_i_1_n_1 ,\add_ln33_7_reg_916_reg[23]_i_1_n_2 ,\add_ln33_7_reg_916_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[23]_i_2_n_0 ,\add_ln33_7_reg_916[23]_i_3_n_0 ,\add_ln33_7_reg_916[23]_i_4_n_0 ,\add_ln33_7_reg_916[23]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[23:20]),
        .S({\add_ln33_7_reg_916[23]_i_6_n_0 ,\add_ln33_7_reg_916[23]_i_7_n_0 ,\add_ln33_7_reg_916[23]_i_8_n_0 ,\add_ln33_7_reg_916[23]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[24]),
        .Q(add_ln33_7_reg_916[24]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[25]),
        .Q(add_ln33_7_reg_916[25]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[26]),
        .Q(add_ln33_7_reg_916[26]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[27]),
        .Q(add_ln33_7_reg_916[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[27]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[27]_i_1_n_0 ,\add_ln33_7_reg_916_reg[27]_i_1_n_1 ,\add_ln33_7_reg_916_reg[27]_i_1_n_2 ,\add_ln33_7_reg_916_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[27]_i_2_n_0 ,\add_ln33_7_reg_916[27]_i_3_n_0 ,\add_ln33_7_reg_916[27]_i_4_n_0 ,\add_ln33_7_reg_916[27]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[27:24]),
        .S({\add_ln33_7_reg_916[27]_i_6_n_0 ,\add_ln33_7_reg_916[27]_i_7_n_0 ,\add_ln33_7_reg_916[27]_i_8_n_0 ,\add_ln33_7_reg_916[27]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[28]),
        .Q(add_ln33_7_reg_916[28]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[29]),
        .Q(add_ln33_7_reg_916[29]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[2]),
        .Q(add_ln33_7_reg_916[2]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[30]),
        .Q(add_ln33_7_reg_916[30]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[31]),
        .Q(add_ln33_7_reg_916[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[31]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_7_reg_916_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_7_reg_916_reg[31]_i_1_n_1 ,\add_ln33_7_reg_916_reg[31]_i_1_n_2 ,\add_ln33_7_reg_916_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_7_reg_916[31]_i_2_n_0 ,\add_ln33_7_reg_916[31]_i_3_n_0 ,\add_ln33_7_reg_916[31]_i_4_n_0 }),
        .O(add_ln33_7_fu_608_p2[31:28]),
        .S({\add_ln33_7_reg_916[31]_i_5_n_0 ,\add_ln33_7_reg_916[31]_i_6_n_0 ,\add_ln33_7_reg_916[31]_i_7_n_0 ,\add_ln33_7_reg_916[31]_i_8_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[3]),
        .Q(add_ln33_7_reg_916[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_7_reg_916_reg[3]_i_1_n_0 ,\add_ln33_7_reg_916_reg[3]_i_1_n_1 ,\add_ln33_7_reg_916_reg[3]_i_1_n_2 ,\add_ln33_7_reg_916_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[3]_i_2_n_0 ,\add_ln33_7_reg_916[3]_i_3_n_0 ,\add_ln33_7_reg_916[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_7_fu_608_p2[3:0]),
        .S({\add_ln33_7_reg_916[3]_i_5_n_0 ,\add_ln33_7_reg_916[3]_i_6_n_0 ,\add_ln33_7_reg_916[3]_i_7_n_0 ,\add_ln33_7_reg_916[3]_i_8_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[4]),
        .Q(add_ln33_7_reg_916[4]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[5]),
        .Q(add_ln33_7_reg_916[5]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[6]),
        .Q(add_ln33_7_reg_916[6]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[7]),
        .Q(add_ln33_7_reg_916[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_7_reg_916_reg[7]_i_1 
       (.CI(\add_ln33_7_reg_916_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_7_reg_916_reg[7]_i_1_n_0 ,\add_ln33_7_reg_916_reg[7]_i_1_n_1 ,\add_ln33_7_reg_916_reg[7]_i_1_n_2 ,\add_ln33_7_reg_916_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_7_reg_916[7]_i_2_n_0 ,\add_ln33_7_reg_916[7]_i_3_n_0 ,\add_ln33_7_reg_916[7]_i_4_n_0 ,\add_ln33_7_reg_916[7]_i_5_n_0 }),
        .O(add_ln33_7_fu_608_p2[7:4]),
        .S({\add_ln33_7_reg_916[7]_i_6_n_0 ,\add_ln33_7_reg_916[7]_i_7_n_0 ,\add_ln33_7_reg_916[7]_i_8_n_0 ,\add_ln33_7_reg_916[7]_i_9_n_0 }));
  FDRE \add_ln33_7_reg_916_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[8]),
        .Q(add_ln33_7_reg_916[8]),
        .R(1'b0));
  FDRE \add_ln33_7_reg_916_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_7_fu_608_p2[9]),
        .Q(add_ln33_7_reg_916[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[11]_i_10 
       (.I0(mul_ln30_2_reg_891[10]),
        .I1(mul_ln30_1_reg_886[10]),
        .I2(mul_ln30_3_reg_896[10]),
        .O(\add_ln33_8_reg_936[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[11]_i_11 
       (.I0(mul_ln30_2_reg_891[9]),
        .I1(mul_ln30_1_reg_886[9]),
        .I2(mul_ln30_3_reg_896[9]),
        .O(\add_ln33_8_reg_936[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[11]_i_12 
       (.I0(mul_ln30_2_reg_891[8]),
        .I1(mul_ln30_1_reg_886[8]),
        .I2(mul_ln30_3_reg_896[8]),
        .O(\add_ln33_8_reg_936[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[11]_i_13 
       (.I0(mul_ln30_2_reg_891[7]),
        .I1(mul_ln30_1_reg_886[7]),
        .I2(mul_ln30_3_reg_896[7]),
        .O(\add_ln33_8_reg_936[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[11]_i_2 
       (.I0(add_ln33_7_reg_916[10]),
        .I1(\add_ln33_8_reg_936[11]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[9]),
        .I3(mul_ln30_3_reg_896[9]),
        .I4(mul_ln30_1_reg_886[9]),
        .O(\add_ln33_8_reg_936[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[11]_i_3 
       (.I0(add_ln33_7_reg_916[9]),
        .I1(\add_ln33_8_reg_936[11]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[8]),
        .I3(mul_ln30_3_reg_896[8]),
        .I4(mul_ln30_1_reg_886[8]),
        .O(\add_ln33_8_reg_936[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[11]_i_4 
       (.I0(add_ln33_7_reg_916[8]),
        .I1(\add_ln33_8_reg_936[11]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[7]),
        .I3(mul_ln30_3_reg_896[7]),
        .I4(mul_ln30_1_reg_886[7]),
        .O(\add_ln33_8_reg_936[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[11]_i_5 
       (.I0(add_ln33_7_reg_916[7]),
        .I1(\add_ln33_8_reg_936[11]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[6]),
        .I3(mul_ln30_3_reg_896[6]),
        .I4(mul_ln30_1_reg_886[6]),
        .O(\add_ln33_8_reg_936[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[11]_i_6 
       (.I0(\add_ln33_8_reg_936[11]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[15]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[11]),
        .I3(mul_ln30_1_reg_886[10]),
        .I4(mul_ln30_3_reg_896[10]),
        .I5(mul_ln30_2_reg_891[10]),
        .O(\add_ln33_8_reg_936[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[11]_i_7 
       (.I0(\add_ln33_8_reg_936[11]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[11]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[10]),
        .I3(mul_ln30_1_reg_886[9]),
        .I4(mul_ln30_3_reg_896[9]),
        .I5(mul_ln30_2_reg_891[9]),
        .O(\add_ln33_8_reg_936[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[11]_i_8 
       (.I0(\add_ln33_8_reg_936[11]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[11]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[9]),
        .I3(mul_ln30_1_reg_886[8]),
        .I4(mul_ln30_3_reg_896[8]),
        .I5(mul_ln30_2_reg_891[8]),
        .O(\add_ln33_8_reg_936[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[11]_i_9 
       (.I0(\add_ln33_8_reg_936[11]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[11]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[8]),
        .I3(mul_ln30_1_reg_886[7]),
        .I4(mul_ln30_3_reg_896[7]),
        .I5(mul_ln30_2_reg_891[7]),
        .O(\add_ln33_8_reg_936[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[15]_i_10 
       (.I0(mul_ln30_2_reg_891[14]),
        .I1(mul_ln30_1_reg_886[14]),
        .I2(mul_ln30_3_reg_896[14]),
        .O(\add_ln33_8_reg_936[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[15]_i_11 
       (.I0(mul_ln30_2_reg_891[13]),
        .I1(mul_ln30_1_reg_886[13]),
        .I2(mul_ln30_3_reg_896[13]),
        .O(\add_ln33_8_reg_936[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[15]_i_12 
       (.I0(mul_ln30_2_reg_891[12]),
        .I1(mul_ln30_1_reg_886[12]),
        .I2(mul_ln30_3_reg_896[12]),
        .O(\add_ln33_8_reg_936[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[15]_i_13 
       (.I0(mul_ln30_2_reg_891[11]),
        .I1(mul_ln30_1_reg_886[11]),
        .I2(mul_ln30_3_reg_896[11]),
        .O(\add_ln33_8_reg_936[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[15]_i_2 
       (.I0(add_ln33_7_reg_916[14]),
        .I1(\add_ln33_8_reg_936[15]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[13]),
        .I3(mul_ln30_3_reg_896[13]),
        .I4(mul_ln30_1_reg_886[13]),
        .O(\add_ln33_8_reg_936[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[15]_i_3 
       (.I0(add_ln33_7_reg_916[13]),
        .I1(\add_ln33_8_reg_936[15]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[12]),
        .I3(mul_ln30_3_reg_896[12]),
        .I4(mul_ln30_1_reg_886[12]),
        .O(\add_ln33_8_reg_936[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[15]_i_4 
       (.I0(add_ln33_7_reg_916[12]),
        .I1(\add_ln33_8_reg_936[15]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[11]),
        .I3(mul_ln30_3_reg_896[11]),
        .I4(mul_ln30_1_reg_886[11]),
        .O(\add_ln33_8_reg_936[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[15]_i_5 
       (.I0(add_ln33_7_reg_916[11]),
        .I1(\add_ln33_8_reg_936[15]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[10]),
        .I3(mul_ln30_3_reg_896[10]),
        .I4(mul_ln30_1_reg_886[10]),
        .O(\add_ln33_8_reg_936[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[15]_i_6 
       (.I0(\add_ln33_8_reg_936[15]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[19]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[15]),
        .I3(mul_ln30_1_reg_886[14]),
        .I4(mul_ln30_3_reg_896[14]),
        .I5(mul_ln30_2_reg_891[14]),
        .O(\add_ln33_8_reg_936[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[15]_i_7 
       (.I0(\add_ln33_8_reg_936[15]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[15]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[14]),
        .I3(mul_ln30_1_reg_886[13]),
        .I4(mul_ln30_3_reg_896[13]),
        .I5(mul_ln30_2_reg_891[13]),
        .O(\add_ln33_8_reg_936[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[15]_i_8 
       (.I0(\add_ln33_8_reg_936[15]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[15]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[13]),
        .I3(mul_ln30_1_reg_886[12]),
        .I4(mul_ln30_3_reg_896[12]),
        .I5(mul_ln30_2_reg_891[12]),
        .O(\add_ln33_8_reg_936[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[15]_i_9 
       (.I0(\add_ln33_8_reg_936[15]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[15]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[12]),
        .I3(mul_ln30_1_reg_886[11]),
        .I4(mul_ln30_3_reg_896[11]),
        .I5(mul_ln30_2_reg_891[11]),
        .O(\add_ln33_8_reg_936[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[19]_i_10 
       (.I0(mul_ln30_2_reg_891[18]),
        .I1(mul_ln30_1_reg_886[18]),
        .I2(mul_ln30_3_reg_896[18]),
        .O(\add_ln33_8_reg_936[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[19]_i_11 
       (.I0(mul_ln30_2_reg_891[17]),
        .I1(mul_ln30_1_reg_886[17]),
        .I2(mul_ln30_3_reg_896[17]),
        .O(\add_ln33_8_reg_936[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[19]_i_12 
       (.I0(mul_ln30_2_reg_891[16]),
        .I1(mul_ln30_1_reg_886[16]),
        .I2(mul_ln30_3_reg_896[16]),
        .O(\add_ln33_8_reg_936[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[19]_i_13 
       (.I0(mul_ln30_2_reg_891[15]),
        .I1(mul_ln30_1_reg_886[15]),
        .I2(mul_ln30_3_reg_896[15]),
        .O(\add_ln33_8_reg_936[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[19]_i_2 
       (.I0(add_ln33_7_reg_916[18]),
        .I1(\add_ln33_8_reg_936[19]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[17]),
        .I3(mul_ln30_3_reg_896[17]),
        .I4(mul_ln30_1_reg_886[17]),
        .O(\add_ln33_8_reg_936[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[19]_i_3 
       (.I0(add_ln33_7_reg_916[17]),
        .I1(\add_ln33_8_reg_936[19]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[16]),
        .I3(mul_ln30_3_reg_896[16]),
        .I4(mul_ln30_1_reg_886[16]),
        .O(\add_ln33_8_reg_936[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[19]_i_4 
       (.I0(add_ln33_7_reg_916[16]),
        .I1(\add_ln33_8_reg_936[19]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[15]),
        .I3(mul_ln30_3_reg_896[15]),
        .I4(mul_ln30_1_reg_886[15]),
        .O(\add_ln33_8_reg_936[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[19]_i_5 
       (.I0(add_ln33_7_reg_916[15]),
        .I1(\add_ln33_8_reg_936[19]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[14]),
        .I3(mul_ln30_3_reg_896[14]),
        .I4(mul_ln30_1_reg_886[14]),
        .O(\add_ln33_8_reg_936[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[19]_i_6 
       (.I0(\add_ln33_8_reg_936[19]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[23]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[19]),
        .I3(mul_ln30_1_reg_886[18]),
        .I4(mul_ln30_3_reg_896[18]),
        .I5(mul_ln30_2_reg_891[18]),
        .O(\add_ln33_8_reg_936[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[19]_i_7 
       (.I0(\add_ln33_8_reg_936[19]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[19]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[18]),
        .I3(mul_ln30_1_reg_886[17]),
        .I4(mul_ln30_3_reg_896[17]),
        .I5(mul_ln30_2_reg_891[17]),
        .O(\add_ln33_8_reg_936[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[19]_i_8 
       (.I0(\add_ln33_8_reg_936[19]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[19]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[17]),
        .I3(mul_ln30_1_reg_886[16]),
        .I4(mul_ln30_3_reg_896[16]),
        .I5(mul_ln30_2_reg_891[16]),
        .O(\add_ln33_8_reg_936[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[19]_i_9 
       (.I0(\add_ln33_8_reg_936[19]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[19]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[16]),
        .I3(mul_ln30_1_reg_886[15]),
        .I4(mul_ln30_3_reg_896[15]),
        .I5(mul_ln30_2_reg_891[15]),
        .O(\add_ln33_8_reg_936[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[23]_i_10 
       (.I0(mul_ln30_2_reg_891[22]),
        .I1(mul_ln30_1_reg_886[22]),
        .I2(mul_ln30_3_reg_896[22]),
        .O(\add_ln33_8_reg_936[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[23]_i_11 
       (.I0(mul_ln30_2_reg_891[21]),
        .I1(mul_ln30_1_reg_886[21]),
        .I2(mul_ln30_3_reg_896[21]),
        .O(\add_ln33_8_reg_936[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[23]_i_12 
       (.I0(mul_ln30_2_reg_891[20]),
        .I1(mul_ln30_1_reg_886[20]),
        .I2(mul_ln30_3_reg_896[20]),
        .O(\add_ln33_8_reg_936[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[23]_i_13 
       (.I0(mul_ln30_2_reg_891[19]),
        .I1(mul_ln30_1_reg_886[19]),
        .I2(mul_ln30_3_reg_896[19]),
        .O(\add_ln33_8_reg_936[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[23]_i_2 
       (.I0(add_ln33_7_reg_916[22]),
        .I1(\add_ln33_8_reg_936[23]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[21]),
        .I3(mul_ln30_3_reg_896[21]),
        .I4(mul_ln30_1_reg_886[21]),
        .O(\add_ln33_8_reg_936[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[23]_i_3 
       (.I0(add_ln33_7_reg_916[21]),
        .I1(\add_ln33_8_reg_936[23]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[20]),
        .I3(mul_ln30_3_reg_896[20]),
        .I4(mul_ln30_1_reg_886[20]),
        .O(\add_ln33_8_reg_936[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[23]_i_4 
       (.I0(add_ln33_7_reg_916[20]),
        .I1(\add_ln33_8_reg_936[23]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[19]),
        .I3(mul_ln30_3_reg_896[19]),
        .I4(mul_ln30_1_reg_886[19]),
        .O(\add_ln33_8_reg_936[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[23]_i_5 
       (.I0(add_ln33_7_reg_916[19]),
        .I1(\add_ln33_8_reg_936[23]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[18]),
        .I3(mul_ln30_3_reg_896[18]),
        .I4(mul_ln30_1_reg_886[18]),
        .O(\add_ln33_8_reg_936[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[23]_i_6 
       (.I0(\add_ln33_8_reg_936[23]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[27]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[23]),
        .I3(mul_ln30_1_reg_886[22]),
        .I4(mul_ln30_3_reg_896[22]),
        .I5(mul_ln30_2_reg_891[22]),
        .O(\add_ln33_8_reg_936[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[23]_i_7 
       (.I0(\add_ln33_8_reg_936[23]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[23]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[22]),
        .I3(mul_ln30_1_reg_886[21]),
        .I4(mul_ln30_3_reg_896[21]),
        .I5(mul_ln30_2_reg_891[21]),
        .O(\add_ln33_8_reg_936[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[23]_i_8 
       (.I0(\add_ln33_8_reg_936[23]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[23]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[21]),
        .I3(mul_ln30_1_reg_886[20]),
        .I4(mul_ln30_3_reg_896[20]),
        .I5(mul_ln30_2_reg_891[20]),
        .O(\add_ln33_8_reg_936[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[23]_i_9 
       (.I0(\add_ln33_8_reg_936[23]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[23]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[20]),
        .I3(mul_ln30_1_reg_886[19]),
        .I4(mul_ln30_3_reg_896[19]),
        .I5(mul_ln30_2_reg_891[19]),
        .O(\add_ln33_8_reg_936[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[27]_i_10 
       (.I0(mul_ln30_2_reg_891[26]),
        .I1(mul_ln30_1_reg_886[26]),
        .I2(mul_ln30_3_reg_896[26]),
        .O(\add_ln33_8_reg_936[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[27]_i_11 
       (.I0(mul_ln30_2_reg_891[25]),
        .I1(mul_ln30_1_reg_886[25]),
        .I2(mul_ln30_3_reg_896[25]),
        .O(\add_ln33_8_reg_936[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[27]_i_12 
       (.I0(mul_ln30_2_reg_891[24]),
        .I1(mul_ln30_1_reg_886[24]),
        .I2(mul_ln30_3_reg_896[24]),
        .O(\add_ln33_8_reg_936[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[27]_i_13 
       (.I0(mul_ln30_2_reg_891[23]),
        .I1(mul_ln30_1_reg_886[23]),
        .I2(mul_ln30_3_reg_896[23]),
        .O(\add_ln33_8_reg_936[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[27]_i_2 
       (.I0(add_ln33_7_reg_916[26]),
        .I1(\add_ln33_8_reg_936[27]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[25]),
        .I3(mul_ln30_3_reg_896[25]),
        .I4(mul_ln30_1_reg_886[25]),
        .O(\add_ln33_8_reg_936[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[27]_i_3 
       (.I0(add_ln33_7_reg_916[25]),
        .I1(\add_ln33_8_reg_936[27]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[24]),
        .I3(mul_ln30_3_reg_896[24]),
        .I4(mul_ln30_1_reg_886[24]),
        .O(\add_ln33_8_reg_936[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[27]_i_4 
       (.I0(add_ln33_7_reg_916[24]),
        .I1(\add_ln33_8_reg_936[27]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[23]),
        .I3(mul_ln30_3_reg_896[23]),
        .I4(mul_ln30_1_reg_886[23]),
        .O(\add_ln33_8_reg_936[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[27]_i_5 
       (.I0(add_ln33_7_reg_916[23]),
        .I1(\add_ln33_8_reg_936[27]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[22]),
        .I3(mul_ln30_3_reg_896[22]),
        .I4(mul_ln30_1_reg_886[22]),
        .O(\add_ln33_8_reg_936[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[27]_i_6 
       (.I0(\add_ln33_8_reg_936[27]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[31]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[27]),
        .I3(mul_ln30_1_reg_886[26]),
        .I4(mul_ln30_3_reg_896[26]),
        .I5(mul_ln30_2_reg_891[26]),
        .O(\add_ln33_8_reg_936[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[27]_i_7 
       (.I0(\add_ln33_8_reg_936[27]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[27]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[26]),
        .I3(mul_ln30_1_reg_886[25]),
        .I4(mul_ln30_3_reg_896[25]),
        .I5(mul_ln30_2_reg_891[25]),
        .O(\add_ln33_8_reg_936[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[27]_i_8 
       (.I0(\add_ln33_8_reg_936[27]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[27]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[25]),
        .I3(mul_ln30_1_reg_886[24]),
        .I4(mul_ln30_3_reg_896[24]),
        .I5(mul_ln30_2_reg_891[24]),
        .O(\add_ln33_8_reg_936[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[27]_i_9 
       (.I0(\add_ln33_8_reg_936[27]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[27]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[24]),
        .I3(mul_ln30_1_reg_886[23]),
        .I4(mul_ln30_3_reg_896[23]),
        .I5(mul_ln30_2_reg_891[23]),
        .O(\add_ln33_8_reg_936[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[31]_i_10 
       (.I0(mul_ln30_2_reg_891[28]),
        .I1(mul_ln30_1_reg_886[28]),
        .I2(mul_ln30_3_reg_896[28]),
        .O(\add_ln33_8_reg_936[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[31]_i_11 
       (.I0(mul_ln30_2_reg_891[27]),
        .I1(mul_ln30_1_reg_886[27]),
        .I2(mul_ln30_3_reg_896[27]),
        .O(\add_ln33_8_reg_936[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_8_reg_936[31]_i_12 
       (.I0(mul_ln30_1_reg_886[29]),
        .I1(mul_ln30_3_reg_896[29]),
        .I2(mul_ln30_2_reg_891[29]),
        .O(\add_ln33_8_reg_936[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_8_reg_936[31]_i_13 
       (.I0(mul_ln30_3_reg_896[31]),
        .I1(mul_ln30_1_reg_886[31]),
        .I2(mul_ln30_2_reg_891[31]),
        .I3(add_ln33_7_reg_916[31]),
        .O(\add_ln33_8_reg_936[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[31]_i_14 
       (.I0(mul_ln30_2_reg_891[30]),
        .I1(mul_ln30_1_reg_886[30]),
        .I2(mul_ln30_3_reg_896[30]),
        .O(\add_ln33_8_reg_936[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[31]_i_2 
       (.I0(add_ln33_7_reg_916[29]),
        .I1(\add_ln33_8_reg_936[31]_i_9_n_0 ),
        .I2(mul_ln30_2_reg_891[28]),
        .I3(mul_ln30_3_reg_896[28]),
        .I4(mul_ln30_1_reg_886[28]),
        .O(\add_ln33_8_reg_936[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[31]_i_3 
       (.I0(add_ln33_7_reg_916[28]),
        .I1(\add_ln33_8_reg_936[31]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[27]),
        .I3(mul_ln30_3_reg_896[27]),
        .I4(mul_ln30_1_reg_886[27]),
        .O(\add_ln33_8_reg_936[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[31]_i_4 
       (.I0(add_ln33_7_reg_916[27]),
        .I1(\add_ln33_8_reg_936[31]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[26]),
        .I3(mul_ln30_3_reg_896[26]),
        .I4(mul_ln30_1_reg_886[26]),
        .O(\add_ln33_8_reg_936[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln33_8_reg_936[31]_i_5 
       (.I0(\add_ln33_8_reg_936[31]_i_12_n_0 ),
        .I1(add_ln33_7_reg_916[30]),
        .I2(\add_ln33_8_reg_936[31]_i_13_n_0 ),
        .I3(mul_ln30_1_reg_886[30]),
        .I4(mul_ln30_3_reg_896[30]),
        .I5(mul_ln30_2_reg_891[30]),
        .O(\add_ln33_8_reg_936[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[31]_i_6 
       (.I0(\add_ln33_8_reg_936[31]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[31]_i_14_n_0 ),
        .I2(add_ln33_7_reg_916[30]),
        .I3(mul_ln30_1_reg_886[29]),
        .I4(mul_ln30_3_reg_896[29]),
        .I5(mul_ln30_2_reg_891[29]),
        .O(\add_ln33_8_reg_936[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[31]_i_7 
       (.I0(\add_ln33_8_reg_936[31]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[31]_i_9_n_0 ),
        .I2(add_ln33_7_reg_916[29]),
        .I3(mul_ln30_1_reg_886[28]),
        .I4(mul_ln30_3_reg_896[28]),
        .I5(mul_ln30_2_reg_891[28]),
        .O(\add_ln33_8_reg_936[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[31]_i_8 
       (.I0(\add_ln33_8_reg_936[31]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[31]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[28]),
        .I3(mul_ln30_1_reg_886[27]),
        .I4(mul_ln30_3_reg_896[27]),
        .I5(mul_ln30_2_reg_891[27]),
        .O(\add_ln33_8_reg_936[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[31]_i_9 
       (.I0(mul_ln30_2_reg_891[29]),
        .I1(mul_ln30_1_reg_886[29]),
        .I2(mul_ln30_3_reg_896[29]),
        .O(\add_ln33_8_reg_936[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[3]_i_2 
       (.I0(add_ln33_7_reg_916[2]),
        .I1(\add_ln33_8_reg_936[3]_i_9_n_0 ),
        .I2(mul_ln30_2_reg_891[1]),
        .I3(mul_ln30_3_reg_896[1]),
        .I4(mul_ln30_1_reg_886[1]),
        .O(\add_ln33_8_reg_936[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln33_8_reg_936[3]_i_3 
       (.I0(mul_ln30_2_reg_891[1]),
        .I1(mul_ln30_3_reg_896[1]),
        .I2(mul_ln30_1_reg_886[1]),
        .I3(add_ln33_7_reg_916[2]),
        .I4(\add_ln33_8_reg_936[3]_i_9_n_0 ),
        .O(\add_ln33_8_reg_936[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_8_reg_936[3]_i_4 
       (.I0(mul_ln30_3_reg_896[1]),
        .I1(mul_ln30_1_reg_886[1]),
        .I2(mul_ln30_2_reg_891[1]),
        .I3(add_ln33_7_reg_916[1]),
        .O(\add_ln33_8_reg_936[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[3]_i_5 
       (.I0(\add_ln33_8_reg_936[3]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[7]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[3]),
        .I3(mul_ln30_1_reg_886[2]),
        .I4(mul_ln30_3_reg_896[2]),
        .I5(mul_ln30_2_reg_891[2]),
        .O(\add_ln33_8_reg_936[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln33_8_reg_936[3]_i_6 
       (.I0(\add_ln33_8_reg_936[3]_i_9_n_0 ),
        .I1(add_ln33_7_reg_916[2]),
        .I2(mul_ln30_2_reg_891[1]),
        .I3(mul_ln30_1_reg_886[1]),
        .I4(mul_ln30_3_reg_896[1]),
        .I5(add_ln33_7_reg_916[1]),
        .O(\add_ln33_8_reg_936[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln33_8_reg_936[3]_i_7 
       (.I0(\add_ln33_8_reg_936[3]_i_4_n_0 ),
        .I1(mul_ln30_2_reg_891[0]),
        .I2(mul_ln30_3_reg_896[0]),
        .I3(mul_ln30_1_reg_886[0]),
        .O(\add_ln33_8_reg_936[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_8_reg_936[3]_i_8 
       (.I0(mul_ln30_3_reg_896[0]),
        .I1(mul_ln30_1_reg_886[0]),
        .I2(mul_ln30_2_reg_891[0]),
        .I3(add_ln33_7_reg_916[0]),
        .O(\add_ln33_8_reg_936[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[3]_i_9 
       (.I0(mul_ln30_2_reg_891[2]),
        .I1(mul_ln30_1_reg_886[2]),
        .I2(mul_ln30_3_reg_896[2]),
        .O(\add_ln33_8_reg_936[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[7]_i_10 
       (.I0(mul_ln30_2_reg_891[6]),
        .I1(mul_ln30_1_reg_886[6]),
        .I2(mul_ln30_3_reg_896[6]),
        .O(\add_ln33_8_reg_936[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[7]_i_11 
       (.I0(mul_ln30_2_reg_891[5]),
        .I1(mul_ln30_1_reg_886[5]),
        .I2(mul_ln30_3_reg_896[5]),
        .O(\add_ln33_8_reg_936[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[7]_i_12 
       (.I0(mul_ln30_2_reg_891[4]),
        .I1(mul_ln30_1_reg_886[4]),
        .I2(mul_ln30_3_reg_896[4]),
        .O(\add_ln33_8_reg_936[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_8_reg_936[7]_i_13 
       (.I0(mul_ln30_2_reg_891[3]),
        .I1(mul_ln30_1_reg_886[3]),
        .I2(mul_ln30_3_reg_896[3]),
        .O(\add_ln33_8_reg_936[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[7]_i_2 
       (.I0(add_ln33_7_reg_916[6]),
        .I1(\add_ln33_8_reg_936[7]_i_10_n_0 ),
        .I2(mul_ln30_2_reg_891[5]),
        .I3(mul_ln30_3_reg_896[5]),
        .I4(mul_ln30_1_reg_886[5]),
        .O(\add_ln33_8_reg_936[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[7]_i_3 
       (.I0(add_ln33_7_reg_916[5]),
        .I1(\add_ln33_8_reg_936[7]_i_11_n_0 ),
        .I2(mul_ln30_2_reg_891[4]),
        .I3(mul_ln30_3_reg_896[4]),
        .I4(mul_ln30_1_reg_886[4]),
        .O(\add_ln33_8_reg_936[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[7]_i_4 
       (.I0(add_ln33_7_reg_916[4]),
        .I1(\add_ln33_8_reg_936[7]_i_12_n_0 ),
        .I2(mul_ln30_2_reg_891[3]),
        .I3(mul_ln30_3_reg_896[3]),
        .I4(mul_ln30_1_reg_886[3]),
        .O(\add_ln33_8_reg_936[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_8_reg_936[7]_i_5 
       (.I0(add_ln33_7_reg_916[3]),
        .I1(\add_ln33_8_reg_936[7]_i_13_n_0 ),
        .I2(mul_ln30_2_reg_891[2]),
        .I3(mul_ln30_3_reg_896[2]),
        .I4(mul_ln30_1_reg_886[2]),
        .O(\add_ln33_8_reg_936[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[7]_i_6 
       (.I0(\add_ln33_8_reg_936[7]_i_2_n_0 ),
        .I1(\add_ln33_8_reg_936[11]_i_13_n_0 ),
        .I2(add_ln33_7_reg_916[7]),
        .I3(mul_ln30_1_reg_886[6]),
        .I4(mul_ln30_3_reg_896[6]),
        .I5(mul_ln30_2_reg_891[6]),
        .O(\add_ln33_8_reg_936[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[7]_i_7 
       (.I0(\add_ln33_8_reg_936[7]_i_3_n_0 ),
        .I1(\add_ln33_8_reg_936[7]_i_10_n_0 ),
        .I2(add_ln33_7_reg_916[6]),
        .I3(mul_ln30_1_reg_886[5]),
        .I4(mul_ln30_3_reg_896[5]),
        .I5(mul_ln30_2_reg_891[5]),
        .O(\add_ln33_8_reg_936[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[7]_i_8 
       (.I0(\add_ln33_8_reg_936[7]_i_4_n_0 ),
        .I1(\add_ln33_8_reg_936[7]_i_11_n_0 ),
        .I2(add_ln33_7_reg_916[5]),
        .I3(mul_ln30_1_reg_886[4]),
        .I4(mul_ln30_3_reg_896[4]),
        .I5(mul_ln30_2_reg_891[4]),
        .O(\add_ln33_8_reg_936[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_8_reg_936[7]_i_9 
       (.I0(\add_ln33_8_reg_936[7]_i_5_n_0 ),
        .I1(\add_ln33_8_reg_936[7]_i_12_n_0 ),
        .I2(add_ln33_7_reg_916[4]),
        .I3(mul_ln30_1_reg_886[3]),
        .I4(mul_ln30_3_reg_896[3]),
        .I5(mul_ln30_2_reg_891[3]),
        .O(\add_ln33_8_reg_936[7]_i_9_n_0 ));
  FDRE \add_ln33_8_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[0]),
        .Q(add_ln33_8_reg_936[0]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[10]),
        .Q(add_ln33_8_reg_936[10]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[11]),
        .Q(add_ln33_8_reg_936[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[11]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[11]_i_1_n_0 ,\add_ln33_8_reg_936_reg[11]_i_1_n_1 ,\add_ln33_8_reg_936_reg[11]_i_1_n_2 ,\add_ln33_8_reg_936_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[11]_i_2_n_0 ,\add_ln33_8_reg_936[11]_i_3_n_0 ,\add_ln33_8_reg_936[11]_i_4_n_0 ,\add_ln33_8_reg_936[11]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[11:8]),
        .S({\add_ln33_8_reg_936[11]_i_6_n_0 ,\add_ln33_8_reg_936[11]_i_7_n_0 ,\add_ln33_8_reg_936[11]_i_8_n_0 ,\add_ln33_8_reg_936[11]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[12]),
        .Q(add_ln33_8_reg_936[12]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[13]),
        .Q(add_ln33_8_reg_936[13]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[14]),
        .Q(add_ln33_8_reg_936[14]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[15]),
        .Q(add_ln33_8_reg_936[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[15]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[15]_i_1_n_0 ,\add_ln33_8_reg_936_reg[15]_i_1_n_1 ,\add_ln33_8_reg_936_reg[15]_i_1_n_2 ,\add_ln33_8_reg_936_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[15]_i_2_n_0 ,\add_ln33_8_reg_936[15]_i_3_n_0 ,\add_ln33_8_reg_936[15]_i_4_n_0 ,\add_ln33_8_reg_936[15]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[15:12]),
        .S({\add_ln33_8_reg_936[15]_i_6_n_0 ,\add_ln33_8_reg_936[15]_i_7_n_0 ,\add_ln33_8_reg_936[15]_i_8_n_0 ,\add_ln33_8_reg_936[15]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[16]),
        .Q(add_ln33_8_reg_936[16]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[17]),
        .Q(add_ln33_8_reg_936[17]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[18]),
        .Q(add_ln33_8_reg_936[18]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[19]),
        .Q(add_ln33_8_reg_936[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[19]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[19]_i_1_n_0 ,\add_ln33_8_reg_936_reg[19]_i_1_n_1 ,\add_ln33_8_reg_936_reg[19]_i_1_n_2 ,\add_ln33_8_reg_936_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[19]_i_2_n_0 ,\add_ln33_8_reg_936[19]_i_3_n_0 ,\add_ln33_8_reg_936[19]_i_4_n_0 ,\add_ln33_8_reg_936[19]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[19:16]),
        .S({\add_ln33_8_reg_936[19]_i_6_n_0 ,\add_ln33_8_reg_936[19]_i_7_n_0 ,\add_ln33_8_reg_936[19]_i_8_n_0 ,\add_ln33_8_reg_936[19]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[1]),
        .Q(add_ln33_8_reg_936[1]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[20]),
        .Q(add_ln33_8_reg_936[20]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[21]),
        .Q(add_ln33_8_reg_936[21]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[22]),
        .Q(add_ln33_8_reg_936[22]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[23]),
        .Q(add_ln33_8_reg_936[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[23]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[23]_i_1_n_0 ,\add_ln33_8_reg_936_reg[23]_i_1_n_1 ,\add_ln33_8_reg_936_reg[23]_i_1_n_2 ,\add_ln33_8_reg_936_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[23]_i_2_n_0 ,\add_ln33_8_reg_936[23]_i_3_n_0 ,\add_ln33_8_reg_936[23]_i_4_n_0 ,\add_ln33_8_reg_936[23]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[23:20]),
        .S({\add_ln33_8_reg_936[23]_i_6_n_0 ,\add_ln33_8_reg_936[23]_i_7_n_0 ,\add_ln33_8_reg_936[23]_i_8_n_0 ,\add_ln33_8_reg_936[23]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[24]),
        .Q(add_ln33_8_reg_936[24]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[25]),
        .Q(add_ln33_8_reg_936[25]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[26]),
        .Q(add_ln33_8_reg_936[26]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[27]),
        .Q(add_ln33_8_reg_936[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[27]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[27]_i_1_n_0 ,\add_ln33_8_reg_936_reg[27]_i_1_n_1 ,\add_ln33_8_reg_936_reg[27]_i_1_n_2 ,\add_ln33_8_reg_936_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[27]_i_2_n_0 ,\add_ln33_8_reg_936[27]_i_3_n_0 ,\add_ln33_8_reg_936[27]_i_4_n_0 ,\add_ln33_8_reg_936[27]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[27:24]),
        .S({\add_ln33_8_reg_936[27]_i_6_n_0 ,\add_ln33_8_reg_936[27]_i_7_n_0 ,\add_ln33_8_reg_936[27]_i_8_n_0 ,\add_ln33_8_reg_936[27]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[28]),
        .Q(add_ln33_8_reg_936[28]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[29]),
        .Q(add_ln33_8_reg_936[29]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[2]),
        .Q(add_ln33_8_reg_936[2]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[30]),
        .Q(add_ln33_8_reg_936[30]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[31]),
        .Q(add_ln33_8_reg_936[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[31]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_8_reg_936_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_8_reg_936_reg[31]_i_1_n_1 ,\add_ln33_8_reg_936_reg[31]_i_1_n_2 ,\add_ln33_8_reg_936_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_8_reg_936[31]_i_2_n_0 ,\add_ln33_8_reg_936[31]_i_3_n_0 ,\add_ln33_8_reg_936[31]_i_4_n_0 }),
        .O(add_ln33_8_fu_631_p2[31:28]),
        .S({\add_ln33_8_reg_936[31]_i_5_n_0 ,\add_ln33_8_reg_936[31]_i_6_n_0 ,\add_ln33_8_reg_936[31]_i_7_n_0 ,\add_ln33_8_reg_936[31]_i_8_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[3]),
        .Q(add_ln33_8_reg_936[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_8_reg_936_reg[3]_i_1_n_0 ,\add_ln33_8_reg_936_reg[3]_i_1_n_1 ,\add_ln33_8_reg_936_reg[3]_i_1_n_2 ,\add_ln33_8_reg_936_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[3]_i_2_n_0 ,\add_ln33_8_reg_936[3]_i_3_n_0 ,\add_ln33_8_reg_936[3]_i_4_n_0 ,add_ln33_7_reg_916[0]}),
        .O(add_ln33_8_fu_631_p2[3:0]),
        .S({\add_ln33_8_reg_936[3]_i_5_n_0 ,\add_ln33_8_reg_936[3]_i_6_n_0 ,\add_ln33_8_reg_936[3]_i_7_n_0 ,\add_ln33_8_reg_936[3]_i_8_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[4]),
        .Q(add_ln33_8_reg_936[4]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[5]),
        .Q(add_ln33_8_reg_936[5]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[6]),
        .Q(add_ln33_8_reg_936[6]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[7]),
        .Q(add_ln33_8_reg_936[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_8_reg_936_reg[7]_i_1 
       (.CI(\add_ln33_8_reg_936_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_8_reg_936_reg[7]_i_1_n_0 ,\add_ln33_8_reg_936_reg[7]_i_1_n_1 ,\add_ln33_8_reg_936_reg[7]_i_1_n_2 ,\add_ln33_8_reg_936_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_8_reg_936[7]_i_2_n_0 ,\add_ln33_8_reg_936[7]_i_3_n_0 ,\add_ln33_8_reg_936[7]_i_4_n_0 ,\add_ln33_8_reg_936[7]_i_5_n_0 }),
        .O(add_ln33_8_fu_631_p2[7:4]),
        .S({\add_ln33_8_reg_936[7]_i_6_n_0 ,\add_ln33_8_reg_936[7]_i_7_n_0 ,\add_ln33_8_reg_936[7]_i_8_n_0 ,\add_ln33_8_reg_936[7]_i_9_n_0 }));
  FDRE \add_ln33_8_reg_936_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[8]),
        .Q(add_ln33_8_reg_936[8]),
        .R(1'b0));
  FDRE \add_ln33_8_reg_936_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln33_8_fu_631_p2[9]),
        .Q(add_ln33_8_reg_936[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A200A200A200A2)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(x_TVALID_int_regslice),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(Q[12]),
        .I5(y_TREADY_int_regslice),
        .O(\ap_CS_fsm[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hC008C088)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001),
        .I4(x_TLAST_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/ap_loop_exit_ready_pp0_iter3_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_exit_ready_pp0_iter5_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .O(ap_loop_exit_ready_pp0_iter5_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter5_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\empty_18_fu_124_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\empty_18_fu_124_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\empty_18_fu_124_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\empty_18_fu_124_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\empty_18_fu_124_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\empty_18_fu_124_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\empty_18_fu_124_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\empty_18_fu_124_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\empty_18_fu_124_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\empty_18_fu_124_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\empty_18_fu_124_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\empty_18_fu_124_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\empty_18_fu_124_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\empty_18_fu_124_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\empty_18_fu_124_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\empty_18_fu_124_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\empty_18_fu_124_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\empty_18_fu_124_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\empty_18_fu_124_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\empty_18_fu_124_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\empty_18_fu_124_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\empty_18_fu_124_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\empty_18_fu_124_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\empty_18_fu_124_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\empty_18_fu_124_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\empty_18_fu_124_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\empty_18_fu_124_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\empty_18_fu_124_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\empty_18_fu_124_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\empty_18_fu_124_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\empty_18_fu_124_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \empty_18_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\empty_18_fu_124_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(\empty_19_fu_128_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\empty_19_fu_128_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\empty_19_fu_128_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\empty_19_fu_128_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\empty_19_fu_128_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\empty_19_fu_128_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\empty_19_fu_128_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\empty_19_fu_128_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\empty_19_fu_128_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\empty_19_fu_128_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\empty_19_fu_128_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(\empty_19_fu_128_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\empty_19_fu_128_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\empty_19_fu_128_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\empty_19_fu_128_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\empty_19_fu_128_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\empty_19_fu_128_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\empty_19_fu_128_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\empty_19_fu_128_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\empty_19_fu_128_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\empty_19_fu_128_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\empty_19_fu_128_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(\empty_19_fu_128_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\empty_19_fu_128_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\empty_19_fu_128_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(\empty_19_fu_128_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(\empty_19_fu_128_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(\empty_19_fu_128_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(\empty_19_fu_128_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(\empty_19_fu_128_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\empty_19_fu_128_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \empty_19_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\empty_19_fu_128_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(empty_20_fu_132[0]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(empty_20_fu_132[10]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(empty_20_fu_132[11]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(empty_20_fu_132[12]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(empty_20_fu_132[13]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(empty_20_fu_132[14]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(empty_20_fu_132[15]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(empty_20_fu_132[16]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(empty_20_fu_132[17]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(empty_20_fu_132[18]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(empty_20_fu_132[19]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(empty_20_fu_132[1]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(empty_20_fu_132[20]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(empty_20_fu_132[21]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(empty_20_fu_132[22]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(empty_20_fu_132[23]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(empty_20_fu_132[24]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(empty_20_fu_132[25]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(empty_20_fu_132[26]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(empty_20_fu_132[27]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(empty_20_fu_132[28]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(empty_20_fu_132[29]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(empty_20_fu_132[2]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(empty_20_fu_132[30]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(empty_20_fu_132[31]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(empty_20_fu_132[3]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(empty_20_fu_132[4]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(empty_20_fu_132[5]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(empty_20_fu_132[6]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(empty_20_fu_132[7]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(empty_20_fu_132[8]),
        .R(1'b0));
  FDRE \empty_20_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(empty_20_fu_132[9]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(empty_21_fu_136[0]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(empty_21_fu_136[10]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(empty_21_fu_136[11]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(empty_21_fu_136[12]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(empty_21_fu_136[13]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(empty_21_fu_136[14]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(empty_21_fu_136[15]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(empty_21_fu_136[16]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(empty_21_fu_136[17]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(empty_21_fu_136[18]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(empty_21_fu_136[19]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(empty_21_fu_136[1]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(empty_21_fu_136[20]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(empty_21_fu_136[21]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(empty_21_fu_136[22]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(empty_21_fu_136[23]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(empty_21_fu_136[24]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(empty_21_fu_136[25]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(empty_21_fu_136[26]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(empty_21_fu_136[27]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(empty_21_fu_136[28]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(empty_21_fu_136[29]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(empty_21_fu_136[2]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(empty_21_fu_136[30]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(empty_21_fu_136[31]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(empty_21_fu_136[3]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(empty_21_fu_136[4]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(empty_21_fu_136[5]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(empty_21_fu_136[6]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(empty_21_fu_136[7]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(empty_21_fu_136[8]),
        .R(1'b0));
  FDRE \empty_21_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(empty_21_fu_136[9]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_192),
        .Q(empty_22_fu_140[0]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_182),
        .Q(empty_22_fu_140[10]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_181),
        .Q(empty_22_fu_140[11]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(empty_22_fu_140[12]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_179),
        .Q(empty_22_fu_140[13]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_178),
        .Q(empty_22_fu_140[14]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_177),
        .Q(empty_22_fu_140[15]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(empty_22_fu_140[16]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(empty_22_fu_140[17]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(empty_22_fu_140[18]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(empty_22_fu_140[19]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_191),
        .Q(empty_22_fu_140[1]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(empty_22_fu_140[20]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(empty_22_fu_140[21]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(empty_22_fu_140[22]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(empty_22_fu_140[23]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(empty_22_fu_140[24]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(empty_22_fu_140[25]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(empty_22_fu_140[26]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(empty_22_fu_140[27]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(empty_22_fu_140[28]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(empty_22_fu_140[29]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_190),
        .Q(empty_22_fu_140[2]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_162),
        .Q(empty_22_fu_140[30]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(empty_22_fu_140[31]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_189),
        .Q(empty_22_fu_140[3]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_188),
        .Q(empty_22_fu_140[4]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_187),
        .Q(empty_22_fu_140[5]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_186),
        .Q(empty_22_fu_140[6]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_185),
        .Q(empty_22_fu_140[7]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_184),
        .Q(empty_22_fu_140[8]),
        .R(1'b0));
  FDRE \empty_22_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_183),
        .Q(empty_22_fu_140[9]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_224),
        .Q(empty_23_fu_144[0]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_214),
        .Q(empty_23_fu_144[10]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_213),
        .Q(empty_23_fu_144[11]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_212),
        .Q(empty_23_fu_144[12]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_211),
        .Q(empty_23_fu_144[13]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_210),
        .Q(empty_23_fu_144[14]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_209),
        .Q(empty_23_fu_144[15]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_208),
        .Q(empty_23_fu_144[16]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_207),
        .Q(empty_23_fu_144[17]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_206),
        .Q(empty_23_fu_144[18]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_205),
        .Q(empty_23_fu_144[19]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_223),
        .Q(empty_23_fu_144[1]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_204),
        .Q(empty_23_fu_144[20]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_203),
        .Q(empty_23_fu_144[21]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_202),
        .Q(empty_23_fu_144[22]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_201),
        .Q(empty_23_fu_144[23]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_200),
        .Q(empty_23_fu_144[24]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_199),
        .Q(empty_23_fu_144[25]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_198),
        .Q(empty_23_fu_144[26]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_197),
        .Q(empty_23_fu_144[27]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_196),
        .Q(empty_23_fu_144[28]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_195),
        .Q(empty_23_fu_144[29]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_222),
        .Q(empty_23_fu_144[2]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_194),
        .Q(empty_23_fu_144[30]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_193),
        .Q(empty_23_fu_144[31]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_221),
        .Q(empty_23_fu_144[3]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_220),
        .Q(empty_23_fu_144[4]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_219),
        .Q(empty_23_fu_144[5]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_218),
        .Q(empty_23_fu_144[6]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_217),
        .Q(empty_23_fu_144[7]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_216),
        .Q(empty_23_fu_144[8]),
        .R(1'b0));
  FDRE \empty_23_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_215),
        .Q(empty_23_fu_144[9]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_256),
        .Q(empty_24_fu_148[0]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_246),
        .Q(empty_24_fu_148[10]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_245),
        .Q(empty_24_fu_148[11]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_244),
        .Q(empty_24_fu_148[12]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_243),
        .Q(empty_24_fu_148[13]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_242),
        .Q(empty_24_fu_148[14]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_241),
        .Q(empty_24_fu_148[15]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_240),
        .Q(empty_24_fu_148[16]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_239),
        .Q(empty_24_fu_148[17]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_238),
        .Q(empty_24_fu_148[18]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(empty_24_fu_148[19]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_255),
        .Q(empty_24_fu_148[1]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(empty_24_fu_148[20]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(empty_24_fu_148[21]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(empty_24_fu_148[22]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_233),
        .Q(empty_24_fu_148[23]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_232),
        .Q(empty_24_fu_148[24]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_231),
        .Q(empty_24_fu_148[25]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_230),
        .Q(empty_24_fu_148[26]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_229),
        .Q(empty_24_fu_148[27]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_228),
        .Q(empty_24_fu_148[28]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_227),
        .Q(empty_24_fu_148[29]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_254),
        .Q(empty_24_fu_148[2]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_226),
        .Q(empty_24_fu_148[30]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_225),
        .Q(empty_24_fu_148[31]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_253),
        .Q(empty_24_fu_148[3]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_252),
        .Q(empty_24_fu_148[4]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_251),
        .Q(empty_24_fu_148[5]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_250),
        .Q(empty_24_fu_148[6]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_249),
        .Q(empty_24_fu_148[7]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_248),
        .Q(empty_24_fu_148[8]),
        .R(1'b0));
  FDRE \empty_24_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_247),
        .Q(empty_24_fu_148[9]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_288),
        .Q(empty_25_fu_152[0]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_278),
        .Q(empty_25_fu_152[10]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_277),
        .Q(empty_25_fu_152[11]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_276),
        .Q(empty_25_fu_152[12]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_275),
        .Q(empty_25_fu_152[13]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_274),
        .Q(empty_25_fu_152[14]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_273),
        .Q(empty_25_fu_152[15]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_272),
        .Q(empty_25_fu_152[16]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_271),
        .Q(empty_25_fu_152[17]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_270),
        .Q(empty_25_fu_152[18]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_269),
        .Q(empty_25_fu_152[19]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_287),
        .Q(empty_25_fu_152[1]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_268),
        .Q(empty_25_fu_152[20]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_267),
        .Q(empty_25_fu_152[21]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_266),
        .Q(empty_25_fu_152[22]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_265),
        .Q(empty_25_fu_152[23]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_264),
        .Q(empty_25_fu_152[24]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_263),
        .Q(empty_25_fu_152[25]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_262),
        .Q(empty_25_fu_152[26]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_261),
        .Q(empty_25_fu_152[27]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_260),
        .Q(empty_25_fu_152[28]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_259),
        .Q(empty_25_fu_152[29]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_286),
        .Q(empty_25_fu_152[2]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_258),
        .Q(empty_25_fu_152[30]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_257),
        .Q(empty_25_fu_152[31]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_285),
        .Q(empty_25_fu_152[3]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_284),
        .Q(empty_25_fu_152[4]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_283),
        .Q(empty_25_fu_152[5]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_282),
        .Q(empty_25_fu_152[6]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_281),
        .Q(empty_25_fu_152[7]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_280),
        .Q(empty_25_fu_152[8]),
        .R(1'b0));
  FDRE \empty_25_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(flow_control_loop_pipe_sequential_init_U_n_279),
        .Q(empty_25_fu_152[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A({flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .B({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state_reg[1] (ap_block_pp0_stage0_11001),
        .D({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .E(E),
        .Q({\empty_18_fu_124_reg_n_0_[31] ,\empty_18_fu_124_reg_n_0_[30] ,\empty_18_fu_124_reg_n_0_[29] ,\empty_18_fu_124_reg_n_0_[28] ,\empty_18_fu_124_reg_n_0_[27] ,\empty_18_fu_124_reg_n_0_[26] ,\empty_18_fu_124_reg_n_0_[25] ,\empty_18_fu_124_reg_n_0_[24] ,\empty_18_fu_124_reg_n_0_[23] ,\empty_18_fu_124_reg_n_0_[22] ,\empty_18_fu_124_reg_n_0_[21] ,\empty_18_fu_124_reg_n_0_[20] ,\empty_18_fu_124_reg_n_0_[19] ,\empty_18_fu_124_reg_n_0_[18] ,\empty_18_fu_124_reg_n_0_[17] ,\empty_18_fu_124_reg_n_0_[16] ,\empty_18_fu_124_reg_n_0_[15] ,\empty_18_fu_124_reg_n_0_[14] ,\empty_18_fu_124_reg_n_0_[13] ,\empty_18_fu_124_reg_n_0_[12] ,\empty_18_fu_124_reg_n_0_[11] ,\empty_18_fu_124_reg_n_0_[10] ,\empty_18_fu_124_reg_n_0_[9] ,\empty_18_fu_124_reg_n_0_[8] ,\empty_18_fu_124_reg_n_0_[7] ,\empty_18_fu_124_reg_n_0_[6] ,\empty_18_fu_124_reg_n_0_[5] ,\empty_18_fu_124_reg_n_0_[4] ,\empty_18_fu_124_reg_n_0_[3] ,\empty_18_fu_124_reg_n_0_[2] ,\empty_18_fu_124_reg_n_0_[1] ,\empty_18_fu_124_reg_n_0_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[21] (Q[13:11]),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm[21]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_292),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_init_int_reg_0(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .dout_reg(ap_enable_reg_pp0_iter1),
        .\empty_25_fu_152_reg[31] (\empty_25_fu_152_reg[31]_0 ),
        .\empty_25_fu_152_reg[31]_0 (tmp1_data_V_fu_156),
        .grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .\shift_reg_1_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_257,flow_control_loop_pipe_sequential_init_U_n_258,flow_control_loop_pipe_sequential_init_U_n_259,flow_control_loop_pipe_sequential_init_U_n_260,flow_control_loop_pipe_sequential_init_U_n_261,flow_control_loop_pipe_sequential_init_U_n_262,flow_control_loop_pipe_sequential_init_U_n_263,flow_control_loop_pipe_sequential_init_U_n_264,flow_control_loop_pipe_sequential_init_U_n_265,flow_control_loop_pipe_sequential_init_U_n_266,flow_control_loop_pipe_sequential_init_U_n_267,flow_control_loop_pipe_sequential_init_U_n_268,flow_control_loop_pipe_sequential_init_U_n_269,flow_control_loop_pipe_sequential_init_U_n_270,flow_control_loop_pipe_sequential_init_U_n_271,flow_control_loop_pipe_sequential_init_U_n_272,flow_control_loop_pipe_sequential_init_U_n_273,flow_control_loop_pipe_sequential_init_U_n_274,flow_control_loop_pipe_sequential_init_U_n_275,flow_control_loop_pipe_sequential_init_U_n_276,flow_control_loop_pipe_sequential_init_U_n_277,flow_control_loop_pipe_sequential_init_U_n_278,flow_control_loop_pipe_sequential_init_U_n_279,flow_control_loop_pipe_sequential_init_U_n_280,flow_control_loop_pipe_sequential_init_U_n_281,flow_control_loop_pipe_sequential_init_U_n_282,flow_control_loop_pipe_sequential_init_U_n_283,flow_control_loop_pipe_sequential_init_U_n_284,flow_control_loop_pipe_sequential_init_U_n_285,flow_control_loop_pipe_sequential_init_U_n_286,flow_control_loop_pipe_sequential_init_U_n_287,flow_control_loop_pipe_sequential_init_U_n_288}),
        .\shift_reg_2_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228,flow_control_loop_pipe_sequential_init_U_n_229,flow_control_loop_pipe_sequential_init_U_n_230,flow_control_loop_pipe_sequential_init_U_n_231,flow_control_loop_pipe_sequential_init_U_n_232,flow_control_loop_pipe_sequential_init_U_n_233,flow_control_loop_pipe_sequential_init_U_n_234,flow_control_loop_pipe_sequential_init_U_n_235,flow_control_loop_pipe_sequential_init_U_n_236,flow_control_loop_pipe_sequential_init_U_n_237,flow_control_loop_pipe_sequential_init_U_n_238,flow_control_loop_pipe_sequential_init_U_n_239,flow_control_loop_pipe_sequential_init_U_n_240,flow_control_loop_pipe_sequential_init_U_n_241,flow_control_loop_pipe_sequential_init_U_n_242,flow_control_loop_pipe_sequential_init_U_n_243,flow_control_loop_pipe_sequential_init_U_n_244,flow_control_loop_pipe_sequential_init_U_n_245,flow_control_loop_pipe_sequential_init_U_n_246,flow_control_loop_pipe_sequential_init_U_n_247,flow_control_loop_pipe_sequential_init_U_n_248,flow_control_loop_pipe_sequential_init_U_n_249,flow_control_loop_pipe_sequential_init_U_n_250,flow_control_loop_pipe_sequential_init_U_n_251,flow_control_loop_pipe_sequential_init_U_n_252,flow_control_loop_pipe_sequential_init_U_n_253,flow_control_loop_pipe_sequential_init_U_n_254,flow_control_loop_pipe_sequential_init_U_n_255,flow_control_loop_pipe_sequential_init_U_n_256}),
        .\shift_reg_3_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_193,flow_control_loop_pipe_sequential_init_U_n_194,flow_control_loop_pipe_sequential_init_U_n_195,flow_control_loop_pipe_sequential_init_U_n_196,flow_control_loop_pipe_sequential_init_U_n_197,flow_control_loop_pipe_sequential_init_U_n_198,flow_control_loop_pipe_sequential_init_U_n_199,flow_control_loop_pipe_sequential_init_U_n_200,flow_control_loop_pipe_sequential_init_U_n_201,flow_control_loop_pipe_sequential_init_U_n_202,flow_control_loop_pipe_sequential_init_U_n_203,flow_control_loop_pipe_sequential_init_U_n_204,flow_control_loop_pipe_sequential_init_U_n_205,flow_control_loop_pipe_sequential_init_U_n_206,flow_control_loop_pipe_sequential_init_U_n_207,flow_control_loop_pipe_sequential_init_U_n_208,flow_control_loop_pipe_sequential_init_U_n_209,flow_control_loop_pipe_sequential_init_U_n_210,flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214,flow_control_loop_pipe_sequential_init_U_n_215,flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217,flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223,flow_control_loop_pipe_sequential_init_U_n_224}),
        .\shift_reg_4_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178,flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185,flow_control_loop_pipe_sequential_init_U_n_186,flow_control_loop_pipe_sequential_init_U_n_187,flow_control_loop_pipe_sequential_init_U_n_188,flow_control_loop_pipe_sequential_init_U_n_189,flow_control_loop_pipe_sequential_init_U_n_190,flow_control_loop_pipe_sequential_init_U_n_191,flow_control_loop_pipe_sequential_init_U_n_192}),
        .\shift_reg_5_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160}),
        .\shift_reg_6_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128}),
        .\shift_reg_7_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96}),
        .tmp_product(tmp_product),
        .tmp_product_0(tmp_product_0),
        .tmp_product_1({\empty_19_fu_128_reg_n_0_[31] ,\empty_19_fu_128_reg_n_0_[30] ,\empty_19_fu_128_reg_n_0_[29] ,\empty_19_fu_128_reg_n_0_[28] ,\empty_19_fu_128_reg_n_0_[27] ,\empty_19_fu_128_reg_n_0_[26] ,\empty_19_fu_128_reg_n_0_[25] ,\empty_19_fu_128_reg_n_0_[24] ,\empty_19_fu_128_reg_n_0_[23] ,\empty_19_fu_128_reg_n_0_[22] ,\empty_19_fu_128_reg_n_0_[21] ,\empty_19_fu_128_reg_n_0_[20] ,\empty_19_fu_128_reg_n_0_[19] ,\empty_19_fu_128_reg_n_0_[18] ,\empty_19_fu_128_reg_n_0_[17] ,\empty_19_fu_128_reg_n_0_[16] ,\empty_19_fu_128_reg_n_0_[15] ,\empty_19_fu_128_reg_n_0_[14] ,\empty_19_fu_128_reg_n_0_[13] ,\empty_19_fu_128_reg_n_0_[12] ,\empty_19_fu_128_reg_n_0_[11] ,\empty_19_fu_128_reg_n_0_[10] ,\empty_19_fu_128_reg_n_0_[9] ,\empty_19_fu_128_reg_n_0_[8] ,\empty_19_fu_128_reg_n_0_[7] ,\empty_19_fu_128_reg_n_0_[6] ,\empty_19_fu_128_reg_n_0_[5] ,\empty_19_fu_128_reg_n_0_[4] ,\empty_19_fu_128_reg_n_0_[3] ,\empty_19_fu_128_reg_n_0_[2] ,\empty_19_fu_128_reg_n_0_[1] ,\empty_19_fu_128_reg_n_0_[0] }),
        .tmp_product_10(tmp_product_5),
        .tmp_product_11(empty_24_fu_148),
        .tmp_product_12(tmp_product_6),
        .tmp_product_13(empty_25_fu_152),
        .tmp_product_2(tmp_product_1),
        .tmp_product_3(empty_20_fu_132),
        .tmp_product_4(tmp_product_2),
        .tmp_product_5(empty_21_fu_136),
        .tmp_product_6(tmp_product_3),
        .tmp_product_7(empty_22_fu_140),
        .tmp_product_8(tmp_product_4),
        .tmp_product_9(empty_23_fu_144),
        .x_TVALID_int_regslice(x_TVALID_int_regslice),
        .y_TREADY_int_regslice(y_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U1
       (.A({flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .B({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .D({dout_reg,mul_32s_32s_32_2_1_U1_n_16,mul_32s_32s_32_2_1_U1_n_17,mul_32s_32s_32_2_1_U1_n_18,mul_32s_32s_32_2_1_U1_n_19,mul_32s_32s_32_2_1_U1_n_20,mul_32s_32s_32_2_1_U1_n_21,mul_32s_32s_32_2_1_U1_n_22,mul_32s_32s_32_2_1_U1_n_23,mul_32s_32s_32_2_1_U1_n_24,mul_32s_32s_32_2_1_U1_n_25,mul_32s_32s_32_2_1_U1_n_26,mul_32s_32s_32_2_1_U1_n_27,mul_32s_32s_32_2_1_U1_n_28,mul_32s_32s_32_2_1_U1_n_29,mul_32s_32s_32_2_1_U1_n_30,mul_32s_32s_32_2_1_U1_n_31}),
        .E(flow_control_loop_pipe_sequential_init_U_n_292),
        .Q(Q[10]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U10
       (.D({dout_reg_0,mul_32s_32s_32_2_1_U10_n_17,mul_32s_32s_32_2_1_U10_n_18,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31,mul_32s_32s_32_2_1_U10_n_32}),
        .Q({Q[12],Q[2]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .dout(dout),
        .\dout_reg[0]__0_0 (ap_enable_reg_pp0_iter1),
        .tmp_product_0(empty_25_fu_152),
        .tmp_product__0_0(ap_enable_reg_pp0_iter1_reg_0),
        .x_TVALID_int_regslice(x_TVALID_int_regslice),
        .y_TREADY_int_regslice(y_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U11
       (.D({dout_reg_1,mul_32s_32s_32_2_1_U11_n_16,mul_32s_32s_32_2_1_U11_n_17,mul_32s_32s_32_2_1_U11_n_18,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31}),
        .Q(Q[1]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .tmp_product_0(tmp1_data_V_fu_156));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U2
       (.D({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .E(flow_control_loop_pipe_sequential_init_U_n_292),
        .Q(Q[9]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0({dout_reg_2,mul_32s_32s_32_2_1_U2_n_16,mul_32s_32s_32_2_1_U2_n_17,mul_32s_32s_32_2_1_U2_n_18,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21,mul_32s_32s_32_2_1_U2_n_22,mul_32s_32s_32_2_1_U2_n_23,mul_32s_32s_32_2_1_U2_n_24,mul_32s_32s_32_2_1_U2_n_25,mul_32s_32s_32_2_1_U2_n_26,mul_32s_32s_32_2_1_U2_n_27,mul_32s_32s_32_2_1_U2_n_28,mul_32s_32s_32_2_1_U2_n_29,mul_32s_32s_32_2_1_U2_n_30,mul_32s_32s_32_2_1_U2_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_14 mul_32s_32s_32_2_1_U3
       (.D({dout_reg_3,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19,mul_32s_32s_32_2_1_U3_n_20,mul_32s_32s_32_2_1_U3_n_21,mul_32s_32s_32_2_1_U3_n_22,mul_32s_32s_32_2_1_U3_n_23,mul_32s_32s_32_2_1_U3_n_24,mul_32s_32s_32_2_1_U3_n_25,mul_32s_32s_32_2_1_U3_n_26,mul_32s_32s_32_2_1_U3_n_27,mul_32s_32s_32_2_1_U3_n_28,mul_32s_32s_32_2_1_U3_n_29,mul_32s_32s_32_2_1_U3_n_30,mul_32s_32s_32_2_1_U3_n_31}),
        .Q(Q[0]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .x_TDATA_int_regslice(x_TDATA_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_15 mul_32s_32s_32_2_1_U4
       (.D({dout_reg_4,mul_32s_32s_32_2_1_U4_n_16,mul_32s_32s_32_2_1_U4_n_17,mul_32s_32s_32_2_1_U4_n_18,mul_32s_32s_32_2_1_U4_n_19,mul_32s_32s_32_2_1_U4_n_20,mul_32s_32s_32_2_1_U4_n_21,mul_32s_32s_32_2_1_U4_n_22,mul_32s_32s_32_2_1_U4_n_23,mul_32s_32s_32_2_1_U4_n_24,mul_32s_32s_32_2_1_U4_n_25,mul_32s_32s_32_2_1_U4_n_26,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31}),
        .E(flow_control_loop_pipe_sequential_init_U_n_292),
        .Q(Q[8]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96}),
        .tmp_product__0_0(ap_enable_reg_pp0_iter1_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_16 mul_32s_32s_32_2_1_U5
       (.D({dout_reg_5,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31,mul_32s_32s_32_2_1_U5_n_32}),
        .Q({Q[12],Q[7]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .dout(dout),
        .dout_reg_0(flow_control_loop_pipe_sequential_init_U_n_292),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128}),
        .tmp_product__0_0(ap_enable_reg_pp0_iter1),
        .x_TVALID_int_regslice(x_TVALID_int_regslice),
        .y_TREADY_int_regslice(y_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_17 mul_32s_32s_32_2_1_U6
       (.D({dout_reg_6,mul_32s_32s_32_2_1_U6_n_16,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31}),
        .Q(Q[6]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0(flow_control_loop_pipe_sequential_init_U_n_292),
        .dout_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_18 mul_32s_32s_32_2_1_U7
       (.D({dout_reg_7,mul_32s_32s_32_2_1_U7_n_16,mul_32s_32s_32_2_1_U7_n_17,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31}),
        .Q(Q[5]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0(flow_control_loop_pipe_sequential_init_U_n_292),
        .dout_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178,flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185,flow_control_loop_pipe_sequential_init_U_n_186,flow_control_loop_pipe_sequential_init_U_n_187,flow_control_loop_pipe_sequential_init_U_n_188,flow_control_loop_pipe_sequential_init_U_n_189,flow_control_loop_pipe_sequential_init_U_n_190,flow_control_loop_pipe_sequential_init_U_n_191,flow_control_loop_pipe_sequential_init_U_n_192}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_19 mul_32s_32s_32_2_1_U8
       (.D({dout_reg_8,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31}),
        .Q(Q[4]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0(flow_control_loop_pipe_sequential_init_U_n_292),
        .dout_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_193,flow_control_loop_pipe_sequential_init_U_n_194,flow_control_loop_pipe_sequential_init_U_n_195,flow_control_loop_pipe_sequential_init_U_n_196,flow_control_loop_pipe_sequential_init_U_n_197,flow_control_loop_pipe_sequential_init_U_n_198,flow_control_loop_pipe_sequential_init_U_n_199,flow_control_loop_pipe_sequential_init_U_n_200,flow_control_loop_pipe_sequential_init_U_n_201,flow_control_loop_pipe_sequential_init_U_n_202,flow_control_loop_pipe_sequential_init_U_n_203,flow_control_loop_pipe_sequential_init_U_n_204,flow_control_loop_pipe_sequential_init_U_n_205,flow_control_loop_pipe_sequential_init_U_n_206,flow_control_loop_pipe_sequential_init_U_n_207,flow_control_loop_pipe_sequential_init_U_n_208,flow_control_loop_pipe_sequential_init_U_n_209,flow_control_loop_pipe_sequential_init_U_n_210,flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214,flow_control_loop_pipe_sequential_init_U_n_215,flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217,flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223,flow_control_loop_pipe_sequential_init_U_n_224}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_20 mul_32s_32s_32_2_1_U9
       (.D({dout_reg_9,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17,mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31}),
        .Q(Q[3]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dout(dout),
        .dout_reg_0(flow_control_loop_pipe_sequential_init_U_n_292),
        .tmp_product_0({flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228,flow_control_loop_pipe_sequential_init_U_n_229,flow_control_loop_pipe_sequential_init_U_n_230,flow_control_loop_pipe_sequential_init_U_n_231,flow_control_loop_pipe_sequential_init_U_n_232,flow_control_loop_pipe_sequential_init_U_n_233,flow_control_loop_pipe_sequential_init_U_n_234,flow_control_loop_pipe_sequential_init_U_n_235,flow_control_loop_pipe_sequential_init_U_n_236,flow_control_loop_pipe_sequential_init_U_n_237,flow_control_loop_pipe_sequential_init_U_n_238,flow_control_loop_pipe_sequential_init_U_n_239,flow_control_loop_pipe_sequential_init_U_n_240,flow_control_loop_pipe_sequential_init_U_n_241,flow_control_loop_pipe_sequential_init_U_n_242,flow_control_loop_pipe_sequential_init_U_n_243,flow_control_loop_pipe_sequential_init_U_n_244,flow_control_loop_pipe_sequential_init_U_n_245,flow_control_loop_pipe_sequential_init_U_n_246,flow_control_loop_pipe_sequential_init_U_n_247,flow_control_loop_pipe_sequential_init_U_n_248,flow_control_loop_pipe_sequential_init_U_n_249,flow_control_loop_pipe_sequential_init_U_n_250,flow_control_loop_pipe_sequential_init_U_n_251,flow_control_loop_pipe_sequential_init_U_n_252,flow_control_loop_pipe_sequential_init_U_n_253,flow_control_loop_pipe_sequential_init_U_n_254,flow_control_loop_pipe_sequential_init_U_n_255,flow_control_loop_pipe_sequential_init_U_n_256}),
        .tmp_product__0_0(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \mul_ln30_1_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(mul_ln30_1_reg_886[0]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_21),
        .Q(mul_ln30_1_reg_886[10]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_20),
        .Q(mul_ln30_1_reg_886[11]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_19),
        .Q(mul_ln30_1_reg_886[12]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_18),
        .Q(mul_ln30_1_reg_886[13]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_17),
        .Q(mul_ln30_1_reg_886[14]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_16),
        .Q(mul_ln30_1_reg_886[15]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[16]),
        .Q(mul_ln30_1_reg_886[16]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[17]),
        .Q(mul_ln30_1_reg_886[17]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[18]),
        .Q(mul_ln30_1_reg_886[18]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[19]),
        .Q(mul_ln30_1_reg_886[19]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(mul_ln30_1_reg_886[1]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[20]),
        .Q(mul_ln30_1_reg_886[20]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[21]),
        .Q(mul_ln30_1_reg_886[21]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[22]),
        .Q(mul_ln30_1_reg_886[22]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[23]),
        .Q(mul_ln30_1_reg_886[23]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[24]),
        .Q(mul_ln30_1_reg_886[24]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[25]),
        .Q(mul_ln30_1_reg_886[25]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[26]),
        .Q(mul_ln30_1_reg_886[26]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[27]),
        .Q(mul_ln30_1_reg_886[27]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[28]),
        .Q(mul_ln30_1_reg_886[28]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[29]),
        .Q(mul_ln30_1_reg_886[29]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(mul_ln30_1_reg_886[2]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[30]),
        .Q(mul_ln30_1_reg_886[30]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_4[31]),
        .Q(mul_ln30_1_reg_886[31]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(mul_ln30_1_reg_886[3]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(mul_ln30_1_reg_886[4]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_26),
        .Q(mul_ln30_1_reg_886[5]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_25),
        .Q(mul_ln30_1_reg_886[6]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_24),
        .Q(mul_ln30_1_reg_886[7]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_23),
        .Q(mul_ln30_1_reg_886[8]),
        .R(1'b0));
  FDRE \mul_ln30_1_reg_886_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U4_n_22),
        .Q(mul_ln30_1_reg_886[9]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_32),
        .Q(mul_ln30_2_reg_891[0]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(mul_ln30_2_reg_891[10]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(mul_ln30_2_reg_891[11]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(mul_ln30_2_reg_891[12]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(mul_ln30_2_reg_891[13]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(mul_ln30_2_reg_891[14]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(mul_ln30_2_reg_891[15]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[16]),
        .Q(mul_ln30_2_reg_891[16]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[17]),
        .Q(mul_ln30_2_reg_891[17]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[18]),
        .Q(mul_ln30_2_reg_891[18]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[19]),
        .Q(mul_ln30_2_reg_891[19]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(mul_ln30_2_reg_891[1]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[20]),
        .Q(mul_ln30_2_reg_891[20]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[21]),
        .Q(mul_ln30_2_reg_891[21]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[22]),
        .Q(mul_ln30_2_reg_891[22]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[23]),
        .Q(mul_ln30_2_reg_891[23]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[24]),
        .Q(mul_ln30_2_reg_891[24]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[25]),
        .Q(mul_ln30_2_reg_891[25]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[26]),
        .Q(mul_ln30_2_reg_891[26]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[27]),
        .Q(mul_ln30_2_reg_891[27]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[28]),
        .Q(mul_ln30_2_reg_891[28]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[29]),
        .Q(mul_ln30_2_reg_891[29]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(mul_ln30_2_reg_891[2]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[30]),
        .Q(mul_ln30_2_reg_891[30]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_5[31]),
        .Q(mul_ln30_2_reg_891[31]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(mul_ln30_2_reg_891[3]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(mul_ln30_2_reg_891[4]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(mul_ln30_2_reg_891[5]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(mul_ln30_2_reg_891[6]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(mul_ln30_2_reg_891[7]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(mul_ln30_2_reg_891[8]),
        .R(1'b0));
  FDRE \mul_ln30_2_reg_891_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(mul_ln30_2_reg_891[9]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(mul_ln30_3_reg_896[0]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(mul_ln30_3_reg_896[10]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(mul_ln30_3_reg_896[11]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(mul_ln30_3_reg_896[12]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(mul_ln30_3_reg_896[13]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(mul_ln30_3_reg_896[14]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_16),
        .Q(mul_ln30_3_reg_896[15]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[16]),
        .Q(mul_ln30_3_reg_896[16]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[17]),
        .Q(mul_ln30_3_reg_896[17]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[18]),
        .Q(mul_ln30_3_reg_896[18]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[19]),
        .Q(mul_ln30_3_reg_896[19]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(mul_ln30_3_reg_896[1]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[20]),
        .Q(mul_ln30_3_reg_896[20]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[21]),
        .Q(mul_ln30_3_reg_896[21]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[22]),
        .Q(mul_ln30_3_reg_896[22]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[23]),
        .Q(mul_ln30_3_reg_896[23]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[24]),
        .Q(mul_ln30_3_reg_896[24]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[25]),
        .Q(mul_ln30_3_reg_896[25]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[26]),
        .Q(mul_ln30_3_reg_896[26]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[27]),
        .Q(mul_ln30_3_reg_896[27]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[28]),
        .Q(mul_ln30_3_reg_896[28]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[29]),
        .Q(mul_ln30_3_reg_896[29]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(mul_ln30_3_reg_896[2]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[30]),
        .Q(mul_ln30_3_reg_896[30]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_6[31]),
        .Q(mul_ln30_3_reg_896[31]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(mul_ln30_3_reg_896[3]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(mul_ln30_3_reg_896[4]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(mul_ln30_3_reg_896[5]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(mul_ln30_3_reg_896[6]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(mul_ln30_3_reg_896[7]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(mul_ln30_3_reg_896[8]),
        .R(1'b0));
  FDRE \mul_ln30_3_reg_896_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(mul_ln30_3_reg_896[9]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(mul_ln30_4_reg_901[0]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(mul_ln30_4_reg_901[10]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(mul_ln30_4_reg_901[11]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(mul_ln30_4_reg_901[12]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(mul_ln30_4_reg_901[13]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_17),
        .Q(mul_ln30_4_reg_901[14]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_16),
        .Q(mul_ln30_4_reg_901[15]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[16]),
        .Q(mul_ln30_4_reg_901[16]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[17]),
        .Q(mul_ln30_4_reg_901[17]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[18]),
        .Q(mul_ln30_4_reg_901[18]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[19]),
        .Q(mul_ln30_4_reg_901[19]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(mul_ln30_4_reg_901[1]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[20]),
        .Q(mul_ln30_4_reg_901[20]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[21]),
        .Q(mul_ln30_4_reg_901[21]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[22]),
        .Q(mul_ln30_4_reg_901[22]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[23]),
        .Q(mul_ln30_4_reg_901[23]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[24]),
        .Q(mul_ln30_4_reg_901[24]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[25]),
        .Q(mul_ln30_4_reg_901[25]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[26]),
        .Q(mul_ln30_4_reg_901[26]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[27]),
        .Q(mul_ln30_4_reg_901[27]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[28]),
        .Q(mul_ln30_4_reg_901[28]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[29]),
        .Q(mul_ln30_4_reg_901[29]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(mul_ln30_4_reg_901[2]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[30]),
        .Q(mul_ln30_4_reg_901[30]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_7[31]),
        .Q(mul_ln30_4_reg_901[31]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(mul_ln30_4_reg_901[3]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(mul_ln30_4_reg_901[4]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(mul_ln30_4_reg_901[5]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(mul_ln30_4_reg_901[6]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(mul_ln30_4_reg_901[7]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(mul_ln30_4_reg_901[8]),
        .R(1'b0));
  FDRE \mul_ln30_4_reg_901_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(mul_ln30_4_reg_901[9]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(mul_ln30_5_reg_906[0]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(mul_ln30_5_reg_906[10]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(mul_ln30_5_reg_906[11]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(mul_ln30_5_reg_906[12]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(mul_ln30_5_reg_906[13]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(mul_ln30_5_reg_906[14]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(mul_ln30_5_reg_906[15]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[16]),
        .Q(mul_ln30_5_reg_906[16]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[17]),
        .Q(mul_ln30_5_reg_906[17]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[18]),
        .Q(mul_ln30_5_reg_906[18]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[19]),
        .Q(mul_ln30_5_reg_906[19]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(mul_ln30_5_reg_906[1]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[20]),
        .Q(mul_ln30_5_reg_906[20]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[21]),
        .Q(mul_ln30_5_reg_906[21]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[22]),
        .Q(mul_ln30_5_reg_906[22]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[23]),
        .Q(mul_ln30_5_reg_906[23]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[24]),
        .Q(mul_ln30_5_reg_906[24]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[25]),
        .Q(mul_ln30_5_reg_906[25]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[26]),
        .Q(mul_ln30_5_reg_906[26]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[27]),
        .Q(mul_ln30_5_reg_906[27]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[28]),
        .Q(mul_ln30_5_reg_906[28]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[29]),
        .Q(mul_ln30_5_reg_906[29]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(mul_ln30_5_reg_906[2]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[30]),
        .Q(mul_ln30_5_reg_906[30]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_8[31]),
        .Q(mul_ln30_5_reg_906[31]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(mul_ln30_5_reg_906[3]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(mul_ln30_5_reg_906[4]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(mul_ln30_5_reg_906[5]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(mul_ln30_5_reg_906[6]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(mul_ln30_5_reg_906[7]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(mul_ln30_5_reg_906[8]),
        .R(1'b0));
  FDRE \mul_ln30_5_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(mul_ln30_5_reg_906[9]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_31),
        .Q(mul_ln30_6_reg_911[0]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_21),
        .Q(mul_ln30_6_reg_911[10]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_20),
        .Q(mul_ln30_6_reg_911[11]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_19),
        .Q(mul_ln30_6_reg_911[12]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_18),
        .Q(mul_ln30_6_reg_911[13]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_17),
        .Q(mul_ln30_6_reg_911[14]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_16),
        .Q(mul_ln30_6_reg_911[15]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[16]),
        .Q(mul_ln30_6_reg_911[16]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[17]),
        .Q(mul_ln30_6_reg_911[17]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[18]),
        .Q(mul_ln30_6_reg_911[18]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[19]),
        .Q(mul_ln30_6_reg_911[19]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_30),
        .Q(mul_ln30_6_reg_911[1]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[20]),
        .Q(mul_ln30_6_reg_911[20]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[21]),
        .Q(mul_ln30_6_reg_911[21]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[22]),
        .Q(mul_ln30_6_reg_911[22]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[23]),
        .Q(mul_ln30_6_reg_911[23]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[24]),
        .Q(mul_ln30_6_reg_911[24]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[25]),
        .Q(mul_ln30_6_reg_911[25]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[26]),
        .Q(mul_ln30_6_reg_911[26]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[27]),
        .Q(mul_ln30_6_reg_911[27]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[28]),
        .Q(mul_ln30_6_reg_911[28]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[29]),
        .Q(mul_ln30_6_reg_911[29]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_29),
        .Q(mul_ln30_6_reg_911[2]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[30]),
        .Q(mul_ln30_6_reg_911[30]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_9[31]),
        .Q(mul_ln30_6_reg_911[31]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_28),
        .Q(mul_ln30_6_reg_911[3]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_27),
        .Q(mul_ln30_6_reg_911[4]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_26),
        .Q(mul_ln30_6_reg_911[5]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_25),
        .Q(mul_ln30_6_reg_911[6]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_24),
        .Q(mul_ln30_6_reg_911[7]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_23),
        .Q(mul_ln30_6_reg_911[8]),
        .R(1'b0));
  FDRE \mul_ln30_6_reg_911_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U9_n_22),
        .Q(mul_ln30_6_reg_911[9]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_32),
        .Q(mul_ln30_7_reg_921[0]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln30_7_reg_921[10]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln30_7_reg_921[11]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln30_7_reg_921[12]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln30_7_reg_921[13]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(mul_ln30_7_reg_921[14]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_17),
        .Q(mul_ln30_7_reg_921[15]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[16]),
        .Q(mul_ln30_7_reg_921[16]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[17]),
        .Q(mul_ln30_7_reg_921[17]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[18]),
        .Q(mul_ln30_7_reg_921[18]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[19]),
        .Q(mul_ln30_7_reg_921[19]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln30_7_reg_921[1]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[20]),
        .Q(mul_ln30_7_reg_921[20]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[21]),
        .Q(mul_ln30_7_reg_921[21]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[22]),
        .Q(mul_ln30_7_reg_921[22]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[23]),
        .Q(mul_ln30_7_reg_921[23]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[24]),
        .Q(mul_ln30_7_reg_921[24]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[25]),
        .Q(mul_ln30_7_reg_921[25]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[26]),
        .Q(mul_ln30_7_reg_921[26]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[27]),
        .Q(mul_ln30_7_reg_921[27]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[28]),
        .Q(mul_ln30_7_reg_921[28]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[29]),
        .Q(mul_ln30_7_reg_921[29]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln30_7_reg_921[2]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[30]),
        .Q(mul_ln30_7_reg_921[30]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_0[31]),
        .Q(mul_ln30_7_reg_921[31]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln30_7_reg_921[3]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln30_7_reg_921[4]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln30_7_reg_921[5]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln30_7_reg_921[6]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln30_7_reg_921[7]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln30_7_reg_921[8]),
        .R(1'b0));
  FDRE \mul_ln30_7_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln30_7_reg_921[9]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln30_8_reg_926[0]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln30_8_reg_926[10]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln30_8_reg_926[11]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln30_8_reg_926[12]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln30_8_reg_926[13]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_17),
        .Q(mul_ln30_8_reg_926[14]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_16),
        .Q(mul_ln30_8_reg_926[15]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[16]),
        .Q(mul_ln30_8_reg_926[16]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[17]),
        .Q(mul_ln30_8_reg_926[17]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[18]),
        .Q(mul_ln30_8_reg_926[18]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[19]),
        .Q(mul_ln30_8_reg_926[19]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln30_8_reg_926[1]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[20]),
        .Q(mul_ln30_8_reg_926[20]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[21]),
        .Q(mul_ln30_8_reg_926[21]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[22]),
        .Q(mul_ln30_8_reg_926[22]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[23]),
        .Q(mul_ln30_8_reg_926[23]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[24]),
        .Q(mul_ln30_8_reg_926[24]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[25]),
        .Q(mul_ln30_8_reg_926[25]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[26]),
        .Q(mul_ln30_8_reg_926[26]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[27]),
        .Q(mul_ln30_8_reg_926[27]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[28]),
        .Q(mul_ln30_8_reg_926[28]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[29]),
        .Q(mul_ln30_8_reg_926[29]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln30_8_reg_926[2]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[30]),
        .Q(mul_ln30_8_reg_926[30]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_1[31]),
        .Q(mul_ln30_8_reg_926[31]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln30_8_reg_926[3]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln30_8_reg_926[4]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln30_8_reg_926[5]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln30_8_reg_926[6]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln30_8_reg_926[7]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln30_8_reg_926[8]),
        .R(1'b0));
  FDRE \mul_ln30_8_reg_926_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln30_8_reg_926[9]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_31),
        .Q(mul_ln30_reg_876[0]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(mul_ln30_reg_876[10]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(mul_ln30_reg_876[11]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(mul_ln30_reg_876[12]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_18),
        .Q(mul_ln30_reg_876[13]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_17),
        .Q(mul_ln30_reg_876[14]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_16),
        .Q(mul_ln30_reg_876[15]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[16]),
        .Q(mul_ln30_reg_876[16]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[17]),
        .Q(mul_ln30_reg_876[17]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[18]),
        .Q(mul_ln30_reg_876[18]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[19]),
        .Q(mul_ln30_reg_876[19]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_30),
        .Q(mul_ln30_reg_876[1]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[20]),
        .Q(mul_ln30_reg_876[20]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[21]),
        .Q(mul_ln30_reg_876[21]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[22]),
        .Q(mul_ln30_reg_876[22]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[23]),
        .Q(mul_ln30_reg_876[23]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[24]),
        .Q(mul_ln30_reg_876[24]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[25]),
        .Q(mul_ln30_reg_876[25]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[26]),
        .Q(mul_ln30_reg_876[26]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[27]),
        .Q(mul_ln30_reg_876[27]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[28]),
        .Q(mul_ln30_reg_876[28]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[29]),
        .Q(mul_ln30_reg_876[29]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_29),
        .Q(mul_ln30_reg_876[2]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[30]),
        .Q(mul_ln30_reg_876[30]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_2[31]),
        .Q(mul_ln30_reg_876[31]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_28),
        .Q(mul_ln30_reg_876[3]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_27),
        .Q(mul_ln30_reg_876[4]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_26),
        .Q(mul_ln30_reg_876[5]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_25),
        .Q(mul_ln30_reg_876[6]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_24),
        .Q(mul_ln30_reg_876[7]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_23),
        .Q(mul_ln30_reg_876[8]),
        .R(1'b0));
  FDRE \mul_ln30_reg_876_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U2_n_22),
        .Q(mul_ln30_reg_876[9]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_31),
        .Q(mul_ln33_reg_881[0]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_21),
        .Q(mul_ln33_reg_881[10]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_20),
        .Q(mul_ln33_reg_881[11]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(mul_ln33_reg_881[12]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(mul_ln33_reg_881[13]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(mul_ln33_reg_881[14]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(mul_ln33_reg_881[15]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[16]),
        .Q(mul_ln33_reg_881[16]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[17]),
        .Q(mul_ln33_reg_881[17]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[18]),
        .Q(mul_ln33_reg_881[18]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[19]),
        .Q(mul_ln33_reg_881[19]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_30),
        .Q(mul_ln33_reg_881[1]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[20]),
        .Q(mul_ln33_reg_881[20]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[21]),
        .Q(mul_ln33_reg_881[21]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[22]),
        .Q(mul_ln33_reg_881[22]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[23]),
        .Q(mul_ln33_reg_881[23]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[24]),
        .Q(mul_ln33_reg_881[24]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[25]),
        .Q(mul_ln33_reg_881[25]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[26]),
        .Q(mul_ln33_reg_881[26]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[27]),
        .Q(mul_ln33_reg_881[27]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[28]),
        .Q(mul_ln33_reg_881[28]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[29]),
        .Q(mul_ln33_reg_881[29]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_29),
        .Q(mul_ln33_reg_881[2]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[30]),
        .Q(mul_ln33_reg_881[30]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dout_reg_3[31]),
        .Q(mul_ln33_reg_881[31]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_28),
        .Q(mul_ln33_reg_881[3]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_27),
        .Q(mul_ln33_reg_881[4]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_26),
        .Q(mul_ln33_reg_881[5]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_25),
        .Q(mul_ln33_reg_881[6]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_24),
        .Q(mul_ln33_reg_881[7]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_23),
        .Q(mul_ln33_reg_881[8]),
        .R(1'b0));
  FDRE \mul_ln33_reg_881_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_32s_32_2_1_U3_n_22),
        .Q(mul_ln33_reg_881[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[0]),
        .Q(\p_load49_reg_823_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[10]),
        .Q(\p_load49_reg_823_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[11]),
        .Q(\p_load49_reg_823_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[12]),
        .Q(\p_load49_reg_823_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[13]),
        .Q(\p_load49_reg_823_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[14]),
        .Q(\p_load49_reg_823_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[15]),
        .Q(\p_load49_reg_823_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[16]),
        .Q(\p_load49_reg_823_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[17]),
        .Q(\p_load49_reg_823_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[18]),
        .Q(\p_load49_reg_823_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[19]),
        .Q(\p_load49_reg_823_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[1]),
        .Q(\p_load49_reg_823_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[20]),
        .Q(\p_load49_reg_823_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[21]),
        .Q(\p_load49_reg_823_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[22]),
        .Q(\p_load49_reg_823_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[23]),
        .Q(\p_load49_reg_823_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[24]),
        .Q(\p_load49_reg_823_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[25]),
        .Q(\p_load49_reg_823_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[26]),
        .Q(\p_load49_reg_823_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[27]),
        .Q(\p_load49_reg_823_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[28]),
        .Q(\p_load49_reg_823_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[29]),
        .Q(\p_load49_reg_823_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[2]),
        .Q(\p_load49_reg_823_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[30]),
        .Q(\p_load49_reg_823_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[31]),
        .Q(\p_load49_reg_823_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[3]),
        .Q(\p_load49_reg_823_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[4]),
        .Q(\p_load49_reg_823_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[5]),
        .Q(\p_load49_reg_823_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[6]),
        .Q(\p_load49_reg_823_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[7]),
        .Q(\p_load49_reg_823_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[8]),
        .Q(\p_load49_reg_823_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load49_reg_823_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load49_reg_823_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load49_reg_823[9]),
        .Q(\p_load49_reg_823_reg[31]_0 [9]));
  FDRE \p_load49_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[0]),
        .Q(p_load49_reg_823[0]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[10]),
        .Q(p_load49_reg_823[10]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[11]),
        .Q(p_load49_reg_823[11]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[12]),
        .Q(p_load49_reg_823[12]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[13]),
        .Q(p_load49_reg_823[13]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[14]),
        .Q(p_load49_reg_823[14]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[15]),
        .Q(p_load49_reg_823[15]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[16]),
        .Q(p_load49_reg_823[16]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[17]),
        .Q(p_load49_reg_823[17]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[18]),
        .Q(p_load49_reg_823[18]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[19]),
        .Q(p_load49_reg_823[19]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[1]),
        .Q(p_load49_reg_823[1]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[20]),
        .Q(p_load49_reg_823[20]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[21]),
        .Q(p_load49_reg_823[21]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[22]),
        .Q(p_load49_reg_823[22]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[23]),
        .Q(p_load49_reg_823[23]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[24]),
        .Q(p_load49_reg_823[24]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[25]),
        .Q(p_load49_reg_823[25]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[26]),
        .Q(p_load49_reg_823[26]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[27]),
        .Q(p_load49_reg_823[27]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[28]),
        .Q(p_load49_reg_823[28]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[29]),
        .Q(p_load49_reg_823[29]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[2]),
        .Q(p_load49_reg_823[2]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[30]),
        .Q(p_load49_reg_823[30]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[31]),
        .Q(p_load49_reg_823[31]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[3]),
        .Q(p_load49_reg_823[3]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[4]),
        .Q(p_load49_reg_823[4]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[5]),
        .Q(p_load49_reg_823[5]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[6]),
        .Q(p_load49_reg_823[6]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[7]),
        .Q(p_load49_reg_823[7]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[8]),
        .Q(p_load49_reg_823[8]),
        .R(1'b0));
  FDRE \p_load49_reg_823_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_25_fu_152[9]),
        .Q(p_load49_reg_823[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[0]),
        .Q(\p_load50_reg_817_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[10]),
        .Q(\p_load50_reg_817_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[11]),
        .Q(\p_load50_reg_817_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[12]),
        .Q(\p_load50_reg_817_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[13]),
        .Q(\p_load50_reg_817_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[14]),
        .Q(\p_load50_reg_817_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[15]),
        .Q(\p_load50_reg_817_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[16]),
        .Q(\p_load50_reg_817_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[17]),
        .Q(\p_load50_reg_817_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[18]),
        .Q(\p_load50_reg_817_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[19]),
        .Q(\p_load50_reg_817_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[1]),
        .Q(\p_load50_reg_817_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[20]),
        .Q(\p_load50_reg_817_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[21]),
        .Q(\p_load50_reg_817_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[22]),
        .Q(\p_load50_reg_817_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[23]),
        .Q(\p_load50_reg_817_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[24]),
        .Q(\p_load50_reg_817_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[25]),
        .Q(\p_load50_reg_817_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[26]),
        .Q(\p_load50_reg_817_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[27]),
        .Q(\p_load50_reg_817_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[28]),
        .Q(\p_load50_reg_817_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[29]),
        .Q(\p_load50_reg_817_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[2]),
        .Q(\p_load50_reg_817_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[30]),
        .Q(\p_load50_reg_817_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[31]),
        .Q(\p_load50_reg_817_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[3]),
        .Q(\p_load50_reg_817_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[4]),
        .Q(\p_load50_reg_817_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[5]),
        .Q(\p_load50_reg_817_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[6]),
        .Q(\p_load50_reg_817_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[7]),
        .Q(\p_load50_reg_817_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[8]),
        .Q(\p_load50_reg_817_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load50_reg_817_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load50_reg_817_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load50_reg_817[9]),
        .Q(\p_load50_reg_817_reg[31]_0 [9]));
  FDRE \p_load50_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[0]),
        .Q(p_load50_reg_817[0]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[10]),
        .Q(p_load50_reg_817[10]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[11]),
        .Q(p_load50_reg_817[11]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[12]),
        .Q(p_load50_reg_817[12]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[13]),
        .Q(p_load50_reg_817[13]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[14]),
        .Q(p_load50_reg_817[14]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[15]),
        .Q(p_load50_reg_817[15]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[16]),
        .Q(p_load50_reg_817[16]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[17]),
        .Q(p_load50_reg_817[17]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[18]),
        .Q(p_load50_reg_817[18]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[19]),
        .Q(p_load50_reg_817[19]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[1]),
        .Q(p_load50_reg_817[1]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[20]),
        .Q(p_load50_reg_817[20]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[21]),
        .Q(p_load50_reg_817[21]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[22]),
        .Q(p_load50_reg_817[22]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[23]),
        .Q(p_load50_reg_817[23]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[24]),
        .Q(p_load50_reg_817[24]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[25]),
        .Q(p_load50_reg_817[25]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[26]),
        .Q(p_load50_reg_817[26]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[27]),
        .Q(p_load50_reg_817[27]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[28]),
        .Q(p_load50_reg_817[28]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[29]),
        .Q(p_load50_reg_817[29]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[2]),
        .Q(p_load50_reg_817[2]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[30]),
        .Q(p_load50_reg_817[30]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[31]),
        .Q(p_load50_reg_817[31]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[3]),
        .Q(p_load50_reg_817[3]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[4]),
        .Q(p_load50_reg_817[4]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[5]),
        .Q(p_load50_reg_817[5]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[6]),
        .Q(p_load50_reg_817[6]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[7]),
        .Q(p_load50_reg_817[7]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[8]),
        .Q(p_load50_reg_817[8]),
        .R(1'b0));
  FDRE \p_load50_reg_817_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_24_fu_148[9]),
        .Q(p_load50_reg_817[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[0]),
        .Q(\p_load51_reg_811_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[10]),
        .Q(\p_load51_reg_811_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[11]),
        .Q(\p_load51_reg_811_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[12]),
        .Q(\p_load51_reg_811_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[13]),
        .Q(\p_load51_reg_811_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[14]),
        .Q(\p_load51_reg_811_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[15]),
        .Q(\p_load51_reg_811_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[16]),
        .Q(\p_load51_reg_811_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[17]),
        .Q(\p_load51_reg_811_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[18]),
        .Q(\p_load51_reg_811_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[19]),
        .Q(\p_load51_reg_811_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[1]),
        .Q(\p_load51_reg_811_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[20]),
        .Q(\p_load51_reg_811_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[21]),
        .Q(\p_load51_reg_811_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[22]),
        .Q(\p_load51_reg_811_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[23]),
        .Q(\p_load51_reg_811_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[24]),
        .Q(\p_load51_reg_811_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[25]),
        .Q(\p_load51_reg_811_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[26]),
        .Q(\p_load51_reg_811_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[27]),
        .Q(\p_load51_reg_811_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[28]),
        .Q(\p_load51_reg_811_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[29]),
        .Q(\p_load51_reg_811_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[2]),
        .Q(\p_load51_reg_811_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[30]),
        .Q(\p_load51_reg_811_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[31]),
        .Q(\p_load51_reg_811_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[3]),
        .Q(\p_load51_reg_811_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[4]),
        .Q(\p_load51_reg_811_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[5]),
        .Q(\p_load51_reg_811_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[6]),
        .Q(\p_load51_reg_811_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[7]),
        .Q(\p_load51_reg_811_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[8]),
        .Q(\p_load51_reg_811_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load51_reg_811_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load51_reg_811_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_811[9]),
        .Q(\p_load51_reg_811_reg[31]_0 [9]));
  FDRE \p_load51_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[0]),
        .Q(p_load51_reg_811[0]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[10]),
        .Q(p_load51_reg_811[10]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[11]),
        .Q(p_load51_reg_811[11]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[12]),
        .Q(p_load51_reg_811[12]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[13]),
        .Q(p_load51_reg_811[13]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[14]),
        .Q(p_load51_reg_811[14]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[15]),
        .Q(p_load51_reg_811[15]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[16]),
        .Q(p_load51_reg_811[16]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[17]),
        .Q(p_load51_reg_811[17]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[18]),
        .Q(p_load51_reg_811[18]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[19]),
        .Q(p_load51_reg_811[19]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[1]),
        .Q(p_load51_reg_811[1]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[20]),
        .Q(p_load51_reg_811[20]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[21]),
        .Q(p_load51_reg_811[21]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[22]),
        .Q(p_load51_reg_811[22]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[23]),
        .Q(p_load51_reg_811[23]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[24]),
        .Q(p_load51_reg_811[24]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[25]),
        .Q(p_load51_reg_811[25]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[26]),
        .Q(p_load51_reg_811[26]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[27]),
        .Q(p_load51_reg_811[27]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[28]),
        .Q(p_load51_reg_811[28]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[29]),
        .Q(p_load51_reg_811[29]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[2]),
        .Q(p_load51_reg_811[2]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[30]),
        .Q(p_load51_reg_811[30]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[31]),
        .Q(p_load51_reg_811[31]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[3]),
        .Q(p_load51_reg_811[3]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[4]),
        .Q(p_load51_reg_811[4]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[5]),
        .Q(p_load51_reg_811[5]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[6]),
        .Q(p_load51_reg_811[6]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[7]),
        .Q(p_load51_reg_811[7]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[8]),
        .Q(p_load51_reg_811[8]),
        .R(1'b0));
  FDRE \p_load51_reg_811_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_23_fu_144[9]),
        .Q(p_load51_reg_811[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[0]),
        .Q(\p_load52_reg_805_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[10]),
        .Q(\p_load52_reg_805_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[11]),
        .Q(\p_load52_reg_805_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[12]),
        .Q(\p_load52_reg_805_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[13]),
        .Q(\p_load52_reg_805_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[14]),
        .Q(\p_load52_reg_805_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[15]),
        .Q(\p_load52_reg_805_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[16]),
        .Q(\p_load52_reg_805_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[17]),
        .Q(\p_load52_reg_805_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[18]),
        .Q(\p_load52_reg_805_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[19]),
        .Q(\p_load52_reg_805_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[1]),
        .Q(\p_load52_reg_805_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[20]),
        .Q(\p_load52_reg_805_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[21]),
        .Q(\p_load52_reg_805_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[22]),
        .Q(\p_load52_reg_805_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[23]),
        .Q(\p_load52_reg_805_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[24]),
        .Q(\p_load52_reg_805_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[25]),
        .Q(\p_load52_reg_805_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[26]),
        .Q(\p_load52_reg_805_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[27]),
        .Q(\p_load52_reg_805_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[28]),
        .Q(\p_load52_reg_805_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[29]),
        .Q(\p_load52_reg_805_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[2]),
        .Q(\p_load52_reg_805_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[30]),
        .Q(\p_load52_reg_805_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[31]),
        .Q(\p_load52_reg_805_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[3]),
        .Q(\p_load52_reg_805_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[4]),
        .Q(\p_load52_reg_805_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[5]),
        .Q(\p_load52_reg_805_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[6]),
        .Q(\p_load52_reg_805_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[7]),
        .Q(\p_load52_reg_805_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[8]),
        .Q(\p_load52_reg_805_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load52_reg_805_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load52_reg_805_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_805[9]),
        .Q(\p_load52_reg_805_reg[31]_0 [9]));
  FDRE \p_load52_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[0]),
        .Q(p_load52_reg_805[0]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[10]),
        .Q(p_load52_reg_805[10]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[11]),
        .Q(p_load52_reg_805[11]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[12]),
        .Q(p_load52_reg_805[12]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[13]),
        .Q(p_load52_reg_805[13]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[14]),
        .Q(p_load52_reg_805[14]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[15]),
        .Q(p_load52_reg_805[15]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[16]),
        .Q(p_load52_reg_805[16]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[17]),
        .Q(p_load52_reg_805[17]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[18]),
        .Q(p_load52_reg_805[18]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[19]),
        .Q(p_load52_reg_805[19]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[1]),
        .Q(p_load52_reg_805[1]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[20]),
        .Q(p_load52_reg_805[20]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[21]),
        .Q(p_load52_reg_805[21]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[22]),
        .Q(p_load52_reg_805[22]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[23]),
        .Q(p_load52_reg_805[23]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[24]),
        .Q(p_load52_reg_805[24]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[25]),
        .Q(p_load52_reg_805[25]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[26]),
        .Q(p_load52_reg_805[26]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[27]),
        .Q(p_load52_reg_805[27]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[28]),
        .Q(p_load52_reg_805[28]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[29]),
        .Q(p_load52_reg_805[29]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[2]),
        .Q(p_load52_reg_805[2]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[30]),
        .Q(p_load52_reg_805[30]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[31]),
        .Q(p_load52_reg_805[31]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[3]),
        .Q(p_load52_reg_805[3]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[4]),
        .Q(p_load52_reg_805[4]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[5]),
        .Q(p_load52_reg_805[5]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[6]),
        .Q(p_load52_reg_805[6]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[7]),
        .Q(p_load52_reg_805[7]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[8]),
        .Q(p_load52_reg_805[8]),
        .R(1'b0));
  FDRE \p_load52_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_22_fu_140[9]),
        .Q(p_load52_reg_805[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[0]),
        .Q(\p_load53_reg_799_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[10]),
        .Q(\p_load53_reg_799_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[11]),
        .Q(\p_load53_reg_799_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[12]),
        .Q(\p_load53_reg_799_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[13]),
        .Q(\p_load53_reg_799_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[14]),
        .Q(\p_load53_reg_799_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[15]),
        .Q(\p_load53_reg_799_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[16]),
        .Q(\p_load53_reg_799_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[17]),
        .Q(\p_load53_reg_799_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[18]),
        .Q(\p_load53_reg_799_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[19]),
        .Q(\p_load53_reg_799_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[1]),
        .Q(\p_load53_reg_799_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[20]),
        .Q(\p_load53_reg_799_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[21]),
        .Q(\p_load53_reg_799_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[22]),
        .Q(\p_load53_reg_799_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[23]),
        .Q(\p_load53_reg_799_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[24]),
        .Q(\p_load53_reg_799_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[25]),
        .Q(\p_load53_reg_799_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[26]),
        .Q(\p_load53_reg_799_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[27]),
        .Q(\p_load53_reg_799_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[28]),
        .Q(\p_load53_reg_799_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[29]),
        .Q(\p_load53_reg_799_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[2]),
        .Q(\p_load53_reg_799_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[30]),
        .Q(\p_load53_reg_799_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[31]),
        .Q(\p_load53_reg_799_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[3]),
        .Q(\p_load53_reg_799_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[4]),
        .Q(\p_load53_reg_799_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[5]),
        .Q(\p_load53_reg_799_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[6]),
        .Q(\p_load53_reg_799_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[7]),
        .Q(\p_load53_reg_799_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[8]),
        .Q(\p_load53_reg_799_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load53_reg_799_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load53_reg_799_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_799[9]),
        .Q(\p_load53_reg_799_reg[31]_0 [9]));
  FDRE \p_load53_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[0]),
        .Q(p_load53_reg_799[0]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[10]),
        .Q(p_load53_reg_799[10]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[11]),
        .Q(p_load53_reg_799[11]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[12]),
        .Q(p_load53_reg_799[12]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[13]),
        .Q(p_load53_reg_799[13]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[14]),
        .Q(p_load53_reg_799[14]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[15]),
        .Q(p_load53_reg_799[15]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[16]),
        .Q(p_load53_reg_799[16]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[17]),
        .Q(p_load53_reg_799[17]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[18]),
        .Q(p_load53_reg_799[18]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[19]),
        .Q(p_load53_reg_799[19]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[1]),
        .Q(p_load53_reg_799[1]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[20]),
        .Q(p_load53_reg_799[20]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[21]),
        .Q(p_load53_reg_799[21]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[22]),
        .Q(p_load53_reg_799[22]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[23]),
        .Q(p_load53_reg_799[23]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[24]),
        .Q(p_load53_reg_799[24]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[25]),
        .Q(p_load53_reg_799[25]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[26]),
        .Q(p_load53_reg_799[26]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[27]),
        .Q(p_load53_reg_799[27]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[28]),
        .Q(p_load53_reg_799[28]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[29]),
        .Q(p_load53_reg_799[29]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[2]),
        .Q(p_load53_reg_799[2]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[30]),
        .Q(p_load53_reg_799[30]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[31]),
        .Q(p_load53_reg_799[31]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[3]),
        .Q(p_load53_reg_799[3]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[4]),
        .Q(p_load53_reg_799[4]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[5]),
        .Q(p_load53_reg_799[5]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[6]),
        .Q(p_load53_reg_799[6]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[7]),
        .Q(p_load53_reg_799[7]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[8]),
        .Q(p_load53_reg_799[8]),
        .R(1'b0));
  FDRE \p_load53_reg_799_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_21_fu_136[9]),
        .Q(p_load53_reg_799[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[0]),
        .Q(\p_load54_reg_793_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[10]),
        .Q(\p_load54_reg_793_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[11]),
        .Q(\p_load54_reg_793_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[12]),
        .Q(\p_load54_reg_793_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[13]),
        .Q(\p_load54_reg_793_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[14]),
        .Q(\p_load54_reg_793_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[15]),
        .Q(\p_load54_reg_793_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[16]),
        .Q(\p_load54_reg_793_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[17]),
        .Q(\p_load54_reg_793_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[18]),
        .Q(\p_load54_reg_793_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[19]),
        .Q(\p_load54_reg_793_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[1]),
        .Q(\p_load54_reg_793_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[20]),
        .Q(\p_load54_reg_793_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[21]),
        .Q(\p_load54_reg_793_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[22]),
        .Q(\p_load54_reg_793_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[23]),
        .Q(\p_load54_reg_793_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[24]),
        .Q(\p_load54_reg_793_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[25]),
        .Q(\p_load54_reg_793_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[26]),
        .Q(\p_load54_reg_793_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[27]),
        .Q(\p_load54_reg_793_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[28]),
        .Q(\p_load54_reg_793_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[29]),
        .Q(\p_load54_reg_793_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[2]),
        .Q(\p_load54_reg_793_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[30]),
        .Q(\p_load54_reg_793_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[31]),
        .Q(\p_load54_reg_793_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[3]),
        .Q(\p_load54_reg_793_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[4]),
        .Q(\p_load54_reg_793_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[5]),
        .Q(\p_load54_reg_793_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[6]),
        .Q(\p_load54_reg_793_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[7]),
        .Q(\p_load54_reg_793_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[8]),
        .Q(\p_load54_reg_793_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load54_reg_793_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load54_reg_793_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_793[9]),
        .Q(\p_load54_reg_793_reg[31]_0 [9]));
  FDRE \p_load54_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[0]),
        .Q(p_load54_reg_793[0]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[10]),
        .Q(p_load54_reg_793[10]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[11]),
        .Q(p_load54_reg_793[11]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[12]),
        .Q(p_load54_reg_793[12]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[13]),
        .Q(p_load54_reg_793[13]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[14]),
        .Q(p_load54_reg_793[14]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[15]),
        .Q(p_load54_reg_793[15]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[16]),
        .Q(p_load54_reg_793[16]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[17]),
        .Q(p_load54_reg_793[17]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[18]),
        .Q(p_load54_reg_793[18]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[19]),
        .Q(p_load54_reg_793[19]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[1]),
        .Q(p_load54_reg_793[1]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[20]),
        .Q(p_load54_reg_793[20]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[21]),
        .Q(p_load54_reg_793[21]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[22]),
        .Q(p_load54_reg_793[22]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[23]),
        .Q(p_load54_reg_793[23]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[24]),
        .Q(p_load54_reg_793[24]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[25]),
        .Q(p_load54_reg_793[25]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[26]),
        .Q(p_load54_reg_793[26]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[27]),
        .Q(p_load54_reg_793[27]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[28]),
        .Q(p_load54_reg_793[28]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[29]),
        .Q(p_load54_reg_793[29]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[2]),
        .Q(p_load54_reg_793[2]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[30]),
        .Q(p_load54_reg_793[30]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[31]),
        .Q(p_load54_reg_793[31]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[3]),
        .Q(p_load54_reg_793[3]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[4]),
        .Q(p_load54_reg_793[4]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[5]),
        .Q(p_load54_reg_793[5]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[6]),
        .Q(p_load54_reg_793[6]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[7]),
        .Q(p_load54_reg_793[7]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[8]),
        .Q(p_load54_reg_793[8]),
        .R(1'b0));
  FDRE \p_load54_reg_793_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(empty_20_fu_132[9]),
        .Q(p_load54_reg_793[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[0]),
        .Q(\p_load55_reg_787_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[10]),
        .Q(\p_load55_reg_787_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[11]),
        .Q(\p_load55_reg_787_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[12]),
        .Q(\p_load55_reg_787_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[13]),
        .Q(\p_load55_reg_787_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[14]),
        .Q(\p_load55_reg_787_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[15]),
        .Q(\p_load55_reg_787_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[16]),
        .Q(\p_load55_reg_787_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[17]),
        .Q(\p_load55_reg_787_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[18]),
        .Q(\p_load55_reg_787_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[19]),
        .Q(\p_load55_reg_787_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[1]),
        .Q(\p_load55_reg_787_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[20]),
        .Q(\p_load55_reg_787_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[21]),
        .Q(\p_load55_reg_787_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[22]),
        .Q(\p_load55_reg_787_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[23]),
        .Q(\p_load55_reg_787_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[24]),
        .Q(\p_load55_reg_787_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[25]),
        .Q(\p_load55_reg_787_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[26]),
        .Q(\p_load55_reg_787_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[27]),
        .Q(\p_load55_reg_787_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[28]),
        .Q(\p_load55_reg_787_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[29]),
        .Q(\p_load55_reg_787_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[2]),
        .Q(\p_load55_reg_787_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[30]),
        .Q(\p_load55_reg_787_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[31]),
        .Q(\p_load55_reg_787_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[3]),
        .Q(\p_load55_reg_787_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[4]),
        .Q(\p_load55_reg_787_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[5]),
        .Q(\p_load55_reg_787_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[6]),
        .Q(\p_load55_reg_787_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[7]),
        .Q(\p_load55_reg_787_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[8]),
        .Q(\p_load55_reg_787_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load55_reg_787_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load55_reg_787_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_787[9]),
        .Q(\p_load55_reg_787_reg[31]_0 [9]));
  FDRE \p_load55_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[0] ),
        .Q(p_load55_reg_787[0]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[10] ),
        .Q(p_load55_reg_787[10]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[11] ),
        .Q(p_load55_reg_787[11]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[12] ),
        .Q(p_load55_reg_787[12]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[13] ),
        .Q(p_load55_reg_787[13]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[14] ),
        .Q(p_load55_reg_787[14]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[15] ),
        .Q(p_load55_reg_787[15]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[16] ),
        .Q(p_load55_reg_787[16]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[17] ),
        .Q(p_load55_reg_787[17]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[18] ),
        .Q(p_load55_reg_787[18]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[19] ),
        .Q(p_load55_reg_787[19]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[1] ),
        .Q(p_load55_reg_787[1]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[20] ),
        .Q(p_load55_reg_787[20]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[21] ),
        .Q(p_load55_reg_787[21]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[22] ),
        .Q(p_load55_reg_787[22]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[23] ),
        .Q(p_load55_reg_787[23]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[24] ),
        .Q(p_load55_reg_787[24]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[25] ),
        .Q(p_load55_reg_787[25]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[26] ),
        .Q(p_load55_reg_787[26]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[27] ),
        .Q(p_load55_reg_787[27]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[28] ),
        .Q(p_load55_reg_787[28]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[29] ),
        .Q(p_load55_reg_787[29]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[2] ),
        .Q(p_load55_reg_787[2]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[30] ),
        .Q(p_load55_reg_787[30]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[31] ),
        .Q(p_load55_reg_787[31]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[3] ),
        .Q(p_load55_reg_787[3]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[4] ),
        .Q(p_load55_reg_787[4]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[5] ),
        .Q(p_load55_reg_787[5]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[6] ),
        .Q(p_load55_reg_787[6]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[7] ),
        .Q(p_load55_reg_787[7]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[8] ),
        .Q(p_load55_reg_787[8]),
        .R(1'b0));
  FDRE \p_load55_reg_787_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_19_fu_128_reg_n_0_[9] ),
        .Q(p_load55_reg_787[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[0]),
        .Q(\p_load56_reg_781_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[10]),
        .Q(\p_load56_reg_781_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[11]),
        .Q(\p_load56_reg_781_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[12]),
        .Q(\p_load56_reg_781_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[13]),
        .Q(\p_load56_reg_781_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[14]),
        .Q(\p_load56_reg_781_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[15]),
        .Q(\p_load56_reg_781_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[16]),
        .Q(\p_load56_reg_781_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[17]),
        .Q(\p_load56_reg_781_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[18]),
        .Q(\p_load56_reg_781_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[19]),
        .Q(\p_load56_reg_781_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[1]),
        .Q(\p_load56_reg_781_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[20]),
        .Q(\p_load56_reg_781_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[21]),
        .Q(\p_load56_reg_781_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[22]),
        .Q(\p_load56_reg_781_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[23]),
        .Q(\p_load56_reg_781_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[24]),
        .Q(\p_load56_reg_781_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[25]),
        .Q(\p_load56_reg_781_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[26]),
        .Q(\p_load56_reg_781_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[27]),
        .Q(\p_load56_reg_781_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[28]),
        .Q(\p_load56_reg_781_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[29]),
        .Q(\p_load56_reg_781_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[2]),
        .Q(\p_load56_reg_781_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[30]),
        .Q(\p_load56_reg_781_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[31]),
        .Q(\p_load56_reg_781_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[3]),
        .Q(\p_load56_reg_781_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[4]),
        .Q(\p_load56_reg_781_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[5]),
        .Q(\p_load56_reg_781_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[6]),
        .Q(\p_load56_reg_781_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[7]),
        .Q(\p_load56_reg_781_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[8]),
        .Q(\p_load56_reg_781_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/p_load56_reg_781_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_load56_reg_781_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_781[9]),
        .Q(\p_load56_reg_781_reg[31]_0 [9]));
  FDRE \p_load56_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[0] ),
        .Q(p_load56_reg_781[0]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[10] ),
        .Q(p_load56_reg_781[10]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[11] ),
        .Q(p_load56_reg_781[11]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[12] ),
        .Q(p_load56_reg_781[12]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[13] ),
        .Q(p_load56_reg_781[13]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[14] ),
        .Q(p_load56_reg_781[14]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[15] ),
        .Q(p_load56_reg_781[15]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[16] ),
        .Q(p_load56_reg_781[16]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[17] ),
        .Q(p_load56_reg_781[17]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[18] ),
        .Q(p_load56_reg_781[18]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[19] ),
        .Q(p_load56_reg_781[19]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[1] ),
        .Q(p_load56_reg_781[1]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[20] ),
        .Q(p_load56_reg_781[20]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[21] ),
        .Q(p_load56_reg_781[21]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[22] ),
        .Q(p_load56_reg_781[22]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[23] ),
        .Q(p_load56_reg_781[23]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[24] ),
        .Q(p_load56_reg_781[24]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[25] ),
        .Q(p_load56_reg_781[25]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[26] ),
        .Q(p_load56_reg_781[26]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[27] ),
        .Q(p_load56_reg_781[27]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[28] ),
        .Q(p_load56_reg_781[28]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[29] ),
        .Q(p_load56_reg_781[29]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[2] ),
        .Q(p_load56_reg_781[2]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[30] ),
        .Q(p_load56_reg_781[30]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[31] ),
        .Q(p_load56_reg_781[31]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[3] ),
        .Q(p_load56_reg_781[3]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[4] ),
        .Q(p_load56_reg_781[4]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[5] ),
        .Q(p_load56_reg_781[5]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[6] ),
        .Q(p_load56_reg_781[6]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[7] ),
        .Q(p_load56_reg_781[7]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[8] ),
        .Q(p_load56_reg_781[8]),
        .R(1'b0));
  FDRE \p_load56_reg_781_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(\empty_18_fu_124_reg_n_0_[9] ),
        .Q(p_load56_reg_781[9]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [0]),
        .Q(tmp1_data_V_fu_156[0]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [10]),
        .Q(tmp1_data_V_fu_156[10]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [11]),
        .Q(tmp1_data_V_fu_156[11]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [12]),
        .Q(tmp1_data_V_fu_156[12]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [13]),
        .Q(tmp1_data_V_fu_156[13]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [14]),
        .Q(tmp1_data_V_fu_156[14]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [15]),
        .Q(tmp1_data_V_fu_156[15]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [16]),
        .Q(tmp1_data_V_fu_156[16]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [17]),
        .Q(tmp1_data_V_fu_156[17]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [18]),
        .Q(tmp1_data_V_fu_156[18]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [19]),
        .Q(tmp1_data_V_fu_156[19]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [1]),
        .Q(tmp1_data_V_fu_156[1]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [20]),
        .Q(tmp1_data_V_fu_156[20]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [21]),
        .Q(tmp1_data_V_fu_156[21]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [22]),
        .Q(tmp1_data_V_fu_156[22]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [23]),
        .Q(tmp1_data_V_fu_156[23]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [24]),
        .Q(tmp1_data_V_fu_156[24]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [25]),
        .Q(tmp1_data_V_fu_156[25]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [26]),
        .Q(tmp1_data_V_fu_156[26]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [27]),
        .Q(tmp1_data_V_fu_156[27]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [28]),
        .Q(tmp1_data_V_fu_156[28]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [29]),
        .Q(tmp1_data_V_fu_156[29]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [2]),
        .Q(tmp1_data_V_fu_156[2]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [30]),
        .Q(tmp1_data_V_fu_156[30]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [31]),
        .Q(tmp1_data_V_fu_156[31]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [3]),
        .Q(tmp1_data_V_fu_156[3]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [4]),
        .Q(tmp1_data_V_fu_156[4]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [5]),
        .Q(tmp1_data_V_fu_156[5]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [6]),
        .Q(tmp1_data_V_fu_156[6]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [7]),
        .Q(tmp1_data_V_fu_156[7]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [8]),
        .Q(tmp1_data_V_fu_156[8]),
        .R(1'b0));
  FDRE \tmp1_data_V_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_292),
        .D(\tmp1_data_V_fu_156_reg[31]_0 [9]),
        .Q(tmp1_data_V_fu_156[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[0]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[10]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[11]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[12]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[13]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[14]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[15]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[16]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[17]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[18]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[19]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[1]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[20]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[21]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[22]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[23]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[24]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[25]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[26]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[27]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[28]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[29]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[2]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[30]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[31]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[3]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[4]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[5]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[6]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[7]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[8]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \tmp1_data_V_load_reg_829_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp1_data_V_load_reg_829[9]),
        .Q(\tmp1_data_V_load_reg_829_reg[31]_0 [9]));
  FDRE \tmp1_data_V_load_reg_829_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[0]),
        .Q(tmp1_data_V_load_reg_829[0]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[10]),
        .Q(tmp1_data_V_load_reg_829[10]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[11]),
        .Q(tmp1_data_V_load_reg_829[11]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[12]),
        .Q(tmp1_data_V_load_reg_829[12]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[13]),
        .Q(tmp1_data_V_load_reg_829[13]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[14]),
        .Q(tmp1_data_V_load_reg_829[14]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[15]),
        .Q(tmp1_data_V_load_reg_829[15]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[16]),
        .Q(tmp1_data_V_load_reg_829[16]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[17]),
        .Q(tmp1_data_V_load_reg_829[17]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[18]),
        .Q(tmp1_data_V_load_reg_829[18]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[19]),
        .Q(tmp1_data_V_load_reg_829[19]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[1]),
        .Q(tmp1_data_V_load_reg_829[1]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[20]),
        .Q(tmp1_data_V_load_reg_829[20]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[21]),
        .Q(tmp1_data_V_load_reg_829[21]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[22]),
        .Q(tmp1_data_V_load_reg_829[22]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[23]),
        .Q(tmp1_data_V_load_reg_829[23]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[24]),
        .Q(tmp1_data_V_load_reg_829[24]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[25]),
        .Q(tmp1_data_V_load_reg_829[25]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[26]),
        .Q(tmp1_data_V_load_reg_829[26]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[27]),
        .Q(tmp1_data_V_load_reg_829[27]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[28]),
        .Q(tmp1_data_V_load_reg_829[28]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[29]),
        .Q(tmp1_data_V_load_reg_829[29]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[2]),
        .Q(tmp1_data_V_load_reg_829[2]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[30]),
        .Q(tmp1_data_V_load_reg_829[30]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[31]),
        .Q(tmp1_data_V_load_reg_829[31]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[3]),
        .Q(tmp1_data_V_load_reg_829[3]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[4]),
        .Q(tmp1_data_V_load_reg_829[4]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[5]),
        .Q(tmp1_data_V_load_reg_829[5]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[6]),
        .Q(tmp1_data_V_load_reg_829[6]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[7]),
        .Q(tmp1_data_V_load_reg_829[7]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[8]),
        .Q(tmp1_data_V_load_reg_829[8]),
        .R(1'b0));
  FDRE \tmp1_data_V_load_reg_829_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(tmp1_data_V_fu_156[9]),
        .Q(tmp1_data_V_load_reg_829[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[0]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[10]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[11]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [11]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[12]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [12]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[13]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [13]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[14]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [14]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[15]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [15]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[16]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [16]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[17]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [17]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[18]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [18]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[19]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [19]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[1]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [1]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[20]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [20]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[21]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [21]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[22]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [22]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[23]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [23]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[24]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[24]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [24]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[25]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[25]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [25]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[26]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[26]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [26]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[27]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[27]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [27]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[28]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[28]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [28]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[29]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[29]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [29]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[2]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [2]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[30]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[30]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [30]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[31]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[31]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [31]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[3]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [3]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[4]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [4]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[5]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [5]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[6]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [6]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[7]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [7]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[8]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [8]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_data_V_1_reg_835_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \tmp_data_V_1_reg_835_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_data_V_1_reg_835[9]),
        .Q(\tmp_data_V_1_reg_835_reg[31]_0 [9]));
  FDRE \tmp_data_V_1_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[0]),
        .Q(tmp_data_V_1_reg_835[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[10]),
        .Q(tmp_data_V_1_reg_835[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[11]),
        .Q(tmp_data_V_1_reg_835[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[12]),
        .Q(tmp_data_V_1_reg_835[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[13]),
        .Q(tmp_data_V_1_reg_835[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[14]),
        .Q(tmp_data_V_1_reg_835[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[15]),
        .Q(tmp_data_V_1_reg_835[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[16]),
        .Q(tmp_data_V_1_reg_835[16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[17]),
        .Q(tmp_data_V_1_reg_835[17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[18]),
        .Q(tmp_data_V_1_reg_835[18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[19]),
        .Q(tmp_data_V_1_reg_835[19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[1]),
        .Q(tmp_data_V_1_reg_835[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[20]),
        .Q(tmp_data_V_1_reg_835[20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[21]),
        .Q(tmp_data_V_1_reg_835[21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[22]),
        .Q(tmp_data_V_1_reg_835[22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[23]),
        .Q(tmp_data_V_1_reg_835[23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[24]),
        .Q(tmp_data_V_1_reg_835[24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[25]),
        .Q(tmp_data_V_1_reg_835[25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[26]),
        .Q(tmp_data_V_1_reg_835[26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[27]),
        .Q(tmp_data_V_1_reg_835[27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[28]),
        .Q(tmp_data_V_1_reg_835[28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[29]),
        .Q(tmp_data_V_1_reg_835[29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[2]),
        .Q(tmp_data_V_1_reg_835[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[30]),
        .Q(tmp_data_V_1_reg_835[30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[31]),
        .Q(tmp_data_V_1_reg_835[31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[3]),
        .Q(tmp_data_V_1_reg_835[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[4]),
        .Q(tmp_data_V_1_reg_835[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[5]),
        .Q(tmp_data_V_1_reg_835[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[6]),
        .Q(tmp_data_V_1_reg_835[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[7]),
        .Q(tmp_data_V_1_reg_835[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[8]),
        .Q(tmp_data_V_1_reg_835[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(x_TDATA_int_regslice[9]),
        .Q(tmp_data_V_1_reg_835[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_dest_V_reg_866_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TDEST_int_regslice),
        .Q(\tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  FDRE \tmp_dest_V_reg_866_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_id_V_reg_861_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TID_int_regslice),
        .Q(\tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  FDRE \tmp_id_V_reg_861_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TKEEP_int_regslice[0]),
        .Q(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TKEEP_int_regslice[1]),
        .Q(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TKEEP_int_regslice[2]),
        .Q(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TKEEP_int_regslice[3]),
        .Q(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  FDRE \tmp_keep_V_reg_841_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_841_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_841_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_841_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_last_V_reg_856_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TLAST_int_regslice),
        .Q(\tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  FDRE \tmp_last_V_reg_856_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TSTRB_int_regslice[0]),
        .Q(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TSTRB_int_regslice[1]),
        .Q(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TSTRB_int_regslice[2]),
        .Q(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TSTRB_int_regslice[3]),
        .Q(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  FDRE \tmp_strb_V_reg_846_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 [0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_846_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3_n_0 ),
        .Q(\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 [1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_846_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3_n_0 ),
        .Q(\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 [2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(\tmp_strb_V_reg_846_pp0_iter4_reg_reg[3]__0_0 [3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_user_V_reg_851_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(x_TUSER_int_regslice),
        .Q(\tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  FDRE \tmp_user_V_reg_851_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init
   (A,
    ap_loop_init_int_reg_0,
    B,
    D,
    \shift_reg_7_reg[31] ,
    \shift_reg_6_reg[31] ,
    \shift_reg_5_reg[31] ,
    \shift_reg_4_reg[31] ,
    \shift_reg_3_reg[31] ,
    \shift_reg_2_reg[31] ,
    \shift_reg_1_reg[31] ,
    \B_V_data_1_state_reg[1] ,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    ap_clk,
    tmp_product,
    Q,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    tmp_product_4,
    tmp_product_5,
    tmp_product_6,
    tmp_product_7,
    tmp_product_8,
    tmp_product_9,
    tmp_product_10,
    tmp_product_11,
    tmp_product_12,
    tmp_product_13,
    \empty_25_fu_152_reg[31] ,
    \empty_25_fu_152_reg[31]_0 ,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter5_reg,
    y_TREADY_int_regslice,
    \ap_CS_fsm_reg[21] ,
    ap_enable_reg_pp0_iter5,
    x_TVALID_int_regslice,
    dout_reg,
    \ap_CS_fsm_reg[21]_0 ,
    E,
    B_V_data_1_payload_A,
    B_V_data_1_sel,
    B_V_data_1_payload_B);
  output [16:0]A;
  output ap_loop_init_int_reg_0;
  output [14:0]B;
  output [31:0]D;
  output [31:0]\shift_reg_7_reg[31] ;
  output [31:0]\shift_reg_6_reg[31] ;
  output [31:0]\shift_reg_5_reg[31] ;
  output [31:0]\shift_reg_4_reg[31] ;
  output [31:0]\shift_reg_3_reg[31] ;
  output [31:0]\shift_reg_2_reg[31] ;
  output [31:0]\shift_reg_1_reg[31] ;
  output \B_V_data_1_state_reg[1] ;
  output [1:0]ap_done_cache_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  input [0:0]SR;
  input ap_clk;
  input [31:0]tmp_product;
  input [31:0]Q;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [31:0]tmp_product_3;
  input [31:0]tmp_product_4;
  input [31:0]tmp_product_5;
  input [31:0]tmp_product_6;
  input [31:0]tmp_product_7;
  input [31:0]tmp_product_8;
  input [31:0]tmp_product_9;
  input [31:0]tmp_product_10;
  input [31:0]tmp_product_11;
  input [31:0]tmp_product_12;
  input [31:0]tmp_product_13;
  input [31:0]\empty_25_fu_152_reg[31] ;
  input [31:0]\empty_25_fu_152_reg[31]_0 ;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter5_reg;
  input y_TREADY_int_regslice;
  input [2:0]\ap_CS_fsm_reg[21] ;
  input ap_enable_reg_pp0_iter5;
  input x_TVALID_int_regslice;
  input dout_reg;
  input \ap_CS_fsm_reg[21]_0 ;
  input [0:0]E;
  input B_V_data_1_payload_A;
  input B_V_data_1_sel;
  input B_V_data_1_payload_B;

  wire [16:0]A;
  wire [14:0]B;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[1] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire dout_reg;
  wire [31:0]\empty_25_fu_152_reg[31] ;
  wire [31:0]\empty_25_fu_152_reg[31]_0 ;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  wire [31:0]\shift_reg_1_reg[31] ;
  wire [31:0]\shift_reg_2_reg[31] ;
  wire [31:0]\shift_reg_3_reg[31] ;
  wire [31:0]\shift_reg_4_reg[31] ;
  wire [31:0]\shift_reg_5_reg[31] ;
  wire [31:0]\shift_reg_6_reg[31] ;
  wire [31:0]\shift_reg_7_reg[31] ;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_10;
  wire [31:0]tmp_product_11;
  wire [31:0]tmp_product_12;
  wire [31:0]tmp_product_13;
  wire [31:0]tmp_product_2;
  wire [31:0]tmp_product_3;
  wire [31:0]tmp_product_4;
  wire [31:0]tmp_product_5;
  wire [31:0]tmp_product_6;
  wire [31:0]tmp_product_7;
  wire [31:0]tmp_product_8;
  wire [31:0]tmp_product_9;
  wire x_TVALID_int_regslice;
  wire y_TREADY_int_regslice;

  LUT6 #(
    .INIT(64'hFBFBAAFBAAAAAAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(\ap_CS_fsm_reg[21] [0]),
        .I1(ap_done_cache),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(\B_V_data_1_state_reg[1] ),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .I2(\ap_CS_fsm_reg[21]_0 ),
        .I3(\ap_CS_fsm_reg[21] [1]),
        .I4(E),
        .I5(\ap_CS_fsm_reg[21] [2]),
        .O(ap_done_cache_reg_0[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(\B_V_data_1_state_reg[1] ),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[0]_i_1 
       (.I0(tmp_product_4[0]),
        .I1(tmp_product_5[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[10]_i_1 
       (.I0(tmp_product_4[10]),
        .I1(tmp_product_5[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[11]_i_1 
       (.I0(tmp_product_4[11]),
        .I1(tmp_product_5[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[12]_i_1 
       (.I0(tmp_product_4[12]),
        .I1(tmp_product_5[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[13]_i_1 
       (.I0(tmp_product_4[13]),
        .I1(tmp_product_5[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[14]_i_1 
       (.I0(tmp_product_4[14]),
        .I1(tmp_product_5[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[15]_i_1 
       (.I0(tmp_product_4[15]),
        .I1(tmp_product_5[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[16]_i_1 
       (.I0(tmp_product_4[16]),
        .I1(tmp_product_5[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[17]_i_1 
       (.I0(tmp_product_4[17]),
        .I1(tmp_product_5[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[18]_i_1 
       (.I0(tmp_product_4[18]),
        .I1(tmp_product_5[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[19]_i_1 
       (.I0(tmp_product_4[19]),
        .I1(tmp_product_5[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[1]_i_1 
       (.I0(tmp_product_4[1]),
        .I1(tmp_product_5[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[20]_i_1 
       (.I0(tmp_product_4[20]),
        .I1(tmp_product_5[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[21]_i_1 
       (.I0(tmp_product_4[21]),
        .I1(tmp_product_5[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[22]_i_1 
       (.I0(tmp_product_4[22]),
        .I1(tmp_product_5[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[23]_i_1 
       (.I0(tmp_product_4[23]),
        .I1(tmp_product_5[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[24]_i_1 
       (.I0(tmp_product_4[24]),
        .I1(tmp_product_5[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[25]_i_1 
       (.I0(tmp_product_4[25]),
        .I1(tmp_product_5[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[26]_i_1 
       (.I0(tmp_product_4[26]),
        .I1(tmp_product_5[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[27]_i_1 
       (.I0(tmp_product_4[27]),
        .I1(tmp_product_5[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[28]_i_1 
       (.I0(tmp_product_4[28]),
        .I1(tmp_product_5[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[29]_i_1 
       (.I0(tmp_product_4[29]),
        .I1(tmp_product_5[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[2]_i_1 
       (.I0(tmp_product_4[2]),
        .I1(tmp_product_5[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[30]_i_1 
       (.I0(tmp_product_4[30]),
        .I1(tmp_product_5[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[31]_i_1 
       (.I0(tmp_product_4[31]),
        .I1(tmp_product_5[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[3]_i_1 
       (.I0(tmp_product_4[3]),
        .I1(tmp_product_5[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[4]_i_1 
       (.I0(tmp_product_4[4]),
        .I1(tmp_product_5[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[5]_i_1 
       (.I0(tmp_product_4[5]),
        .I1(tmp_product_5[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[6]_i_1 
       (.I0(tmp_product_4[6]),
        .I1(tmp_product_5[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[7]_i_1 
       (.I0(tmp_product_4[7]),
        .I1(tmp_product_5[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[8]_i_1 
       (.I0(tmp_product_4[8]),
        .I1(tmp_product_5[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_20_fu_132[9]_i_1 
       (.I0(tmp_product_4[9]),
        .I1(tmp_product_5[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_6_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[0]_i_1 
       (.I0(tmp_product_6[0]),
        .I1(tmp_product_7[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[10]_i_1 
       (.I0(tmp_product_6[10]),
        .I1(tmp_product_7[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[11]_i_1 
       (.I0(tmp_product_6[11]),
        .I1(tmp_product_7[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[12]_i_1 
       (.I0(tmp_product_6[12]),
        .I1(tmp_product_7[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[13]_i_1 
       (.I0(tmp_product_6[13]),
        .I1(tmp_product_7[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[14]_i_1 
       (.I0(tmp_product_6[14]),
        .I1(tmp_product_7[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[15]_i_1 
       (.I0(tmp_product_6[15]),
        .I1(tmp_product_7[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[16]_i_1 
       (.I0(tmp_product_6[16]),
        .I1(tmp_product_7[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[17]_i_1 
       (.I0(tmp_product_6[17]),
        .I1(tmp_product_7[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[18]_i_1 
       (.I0(tmp_product_6[18]),
        .I1(tmp_product_7[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[19]_i_1 
       (.I0(tmp_product_6[19]),
        .I1(tmp_product_7[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[1]_i_1 
       (.I0(tmp_product_6[1]),
        .I1(tmp_product_7[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[20]_i_1 
       (.I0(tmp_product_6[20]),
        .I1(tmp_product_7[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[21]_i_1 
       (.I0(tmp_product_6[21]),
        .I1(tmp_product_7[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[22]_i_1 
       (.I0(tmp_product_6[22]),
        .I1(tmp_product_7[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[23]_i_1 
       (.I0(tmp_product_6[23]),
        .I1(tmp_product_7[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[24]_i_1 
       (.I0(tmp_product_6[24]),
        .I1(tmp_product_7[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[25]_i_1 
       (.I0(tmp_product_6[25]),
        .I1(tmp_product_7[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[26]_i_1 
       (.I0(tmp_product_6[26]),
        .I1(tmp_product_7[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[27]_i_1 
       (.I0(tmp_product_6[27]),
        .I1(tmp_product_7[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[28]_i_1 
       (.I0(tmp_product_6[28]),
        .I1(tmp_product_7[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[29]_i_1 
       (.I0(tmp_product_6[29]),
        .I1(tmp_product_7[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[2]_i_1 
       (.I0(tmp_product_6[2]),
        .I1(tmp_product_7[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[30]_i_1 
       (.I0(tmp_product_6[30]),
        .I1(tmp_product_7[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[31]_i_1 
       (.I0(tmp_product_6[31]),
        .I1(tmp_product_7[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[3]_i_1 
       (.I0(tmp_product_6[3]),
        .I1(tmp_product_7[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[4]_i_1 
       (.I0(tmp_product_6[4]),
        .I1(tmp_product_7[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[5]_i_1 
       (.I0(tmp_product_6[5]),
        .I1(tmp_product_7[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[6]_i_1 
       (.I0(tmp_product_6[6]),
        .I1(tmp_product_7[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[7]_i_1 
       (.I0(tmp_product_6[7]),
        .I1(tmp_product_7[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[8]_i_1 
       (.I0(tmp_product_6[8]),
        .I1(tmp_product_7[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_21_fu_136[9]_i_1 
       (.I0(tmp_product_6[9]),
        .I1(tmp_product_7[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_5_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[0]_i_1 
       (.I0(tmp_product_10[0]),
        .I1(tmp_product_11[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[10]_i_1 
       (.I0(tmp_product_10[10]),
        .I1(tmp_product_11[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[11]_i_1 
       (.I0(tmp_product_10[11]),
        .I1(tmp_product_11[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[12]_i_1 
       (.I0(tmp_product_10[12]),
        .I1(tmp_product_11[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[13]_i_1 
       (.I0(tmp_product_10[13]),
        .I1(tmp_product_11[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[14]_i_1 
       (.I0(tmp_product_10[14]),
        .I1(tmp_product_11[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[15]_i_1 
       (.I0(tmp_product_10[15]),
        .I1(tmp_product_11[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[16]_i_1 
       (.I0(tmp_product_10[16]),
        .I1(tmp_product_11[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[17]_i_1 
       (.I0(tmp_product_10[17]),
        .I1(tmp_product_11[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[18]_i_1 
       (.I0(tmp_product_10[18]),
        .I1(tmp_product_11[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[19]_i_1 
       (.I0(tmp_product_10[19]),
        .I1(tmp_product_11[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[1]_i_1 
       (.I0(tmp_product_10[1]),
        .I1(tmp_product_11[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[20]_i_1 
       (.I0(tmp_product_10[20]),
        .I1(tmp_product_11[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[21]_i_1 
       (.I0(tmp_product_10[21]),
        .I1(tmp_product_11[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[22]_i_1 
       (.I0(tmp_product_10[22]),
        .I1(tmp_product_11[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[23]_i_1 
       (.I0(tmp_product_10[23]),
        .I1(tmp_product_11[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[24]_i_1 
       (.I0(tmp_product_10[24]),
        .I1(tmp_product_11[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[25]_i_1 
       (.I0(tmp_product_10[25]),
        .I1(tmp_product_11[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[26]_i_1 
       (.I0(tmp_product_10[26]),
        .I1(tmp_product_11[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[27]_i_1 
       (.I0(tmp_product_10[27]),
        .I1(tmp_product_11[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[28]_i_1 
       (.I0(tmp_product_10[28]),
        .I1(tmp_product_11[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[29]_i_1 
       (.I0(tmp_product_10[29]),
        .I1(tmp_product_11[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[2]_i_1 
       (.I0(tmp_product_10[2]),
        .I1(tmp_product_11[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[30]_i_1 
       (.I0(tmp_product_10[30]),
        .I1(tmp_product_11[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[31]_i_1 
       (.I0(tmp_product_10[31]),
        .I1(tmp_product_11[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[3]_i_1 
       (.I0(tmp_product_10[3]),
        .I1(tmp_product_11[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[4]_i_1 
       (.I0(tmp_product_10[4]),
        .I1(tmp_product_11[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[5]_i_1 
       (.I0(tmp_product_10[5]),
        .I1(tmp_product_11[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[6]_i_1 
       (.I0(tmp_product_10[6]),
        .I1(tmp_product_11[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[7]_i_1 
       (.I0(tmp_product_10[7]),
        .I1(tmp_product_11[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[8]_i_1 
       (.I0(tmp_product_10[8]),
        .I1(tmp_product_11[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_23_fu_144[9]_i_1 
       (.I0(tmp_product_10[9]),
        .I1(tmp_product_11[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_3_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[0]_i_1 
       (.I0(tmp_product_12[0]),
        .I1(tmp_product_13[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[10]_i_1 
       (.I0(tmp_product_12[10]),
        .I1(tmp_product_13[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[11]_i_1 
       (.I0(tmp_product_12[11]),
        .I1(tmp_product_13[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[12]_i_1 
       (.I0(tmp_product_12[12]),
        .I1(tmp_product_13[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[13]_i_1 
       (.I0(tmp_product_12[13]),
        .I1(tmp_product_13[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[14]_i_1 
       (.I0(tmp_product_12[14]),
        .I1(tmp_product_13[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[15]_i_1 
       (.I0(tmp_product_12[15]),
        .I1(tmp_product_13[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[16]_i_1 
       (.I0(tmp_product_12[16]),
        .I1(tmp_product_13[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[17]_i_1 
       (.I0(tmp_product_12[17]),
        .I1(tmp_product_13[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[18]_i_1 
       (.I0(tmp_product_12[18]),
        .I1(tmp_product_13[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[19]_i_1 
       (.I0(tmp_product_12[19]),
        .I1(tmp_product_13[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[1]_i_1 
       (.I0(tmp_product_12[1]),
        .I1(tmp_product_13[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[20]_i_1 
       (.I0(tmp_product_12[20]),
        .I1(tmp_product_13[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[21]_i_1 
       (.I0(tmp_product_12[21]),
        .I1(tmp_product_13[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[22]_i_1 
       (.I0(tmp_product_12[22]),
        .I1(tmp_product_13[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[23]_i_1 
       (.I0(tmp_product_12[23]),
        .I1(tmp_product_13[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[24]_i_1 
       (.I0(tmp_product_12[24]),
        .I1(tmp_product_13[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[25]_i_1 
       (.I0(tmp_product_12[25]),
        .I1(tmp_product_13[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[26]_i_1 
       (.I0(tmp_product_12[26]),
        .I1(tmp_product_13[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[27]_i_1 
       (.I0(tmp_product_12[27]),
        .I1(tmp_product_13[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[28]_i_1 
       (.I0(tmp_product_12[28]),
        .I1(tmp_product_13[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[29]_i_1 
       (.I0(tmp_product_12[29]),
        .I1(tmp_product_13[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[2]_i_1 
       (.I0(tmp_product_12[2]),
        .I1(tmp_product_13[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[30]_i_1 
       (.I0(tmp_product_12[30]),
        .I1(tmp_product_13[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[31]_i_1 
       (.I0(tmp_product_12[31]),
        .I1(tmp_product_13[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[3]_i_1 
       (.I0(tmp_product_12[3]),
        .I1(tmp_product_13[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[4]_i_1 
       (.I0(tmp_product_12[4]),
        .I1(tmp_product_13[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[5]_i_1 
       (.I0(tmp_product_12[5]),
        .I1(tmp_product_13[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[6]_i_1 
       (.I0(tmp_product_12[6]),
        .I1(tmp_product_13[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[7]_i_1 
       (.I0(tmp_product_12[7]),
        .I1(tmp_product_13[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[8]_i_1 
       (.I0(tmp_product_12[8]),
        .I1(tmp_product_13[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_24_fu_148[9]_i_1 
       (.I0(tmp_product_12[9]),
        .I1(tmp_product_13[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_2_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[0]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [0]),
        .I1(\empty_25_fu_152_reg[31]_0 [0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[10]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [10]),
        .I1(\empty_25_fu_152_reg[31]_0 [10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[11]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [11]),
        .I1(\empty_25_fu_152_reg[31]_0 [11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[12]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [12]),
        .I1(\empty_25_fu_152_reg[31]_0 [12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[13]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [13]),
        .I1(\empty_25_fu_152_reg[31]_0 [13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[14]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [14]),
        .I1(\empty_25_fu_152_reg[31]_0 [14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[15]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [15]),
        .I1(\empty_25_fu_152_reg[31]_0 [15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[16]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [16]),
        .I1(\empty_25_fu_152_reg[31]_0 [16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[17]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [17]),
        .I1(\empty_25_fu_152_reg[31]_0 [17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[18]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [18]),
        .I1(\empty_25_fu_152_reg[31]_0 [18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[19]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [19]),
        .I1(\empty_25_fu_152_reg[31]_0 [19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[1]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [1]),
        .I1(\empty_25_fu_152_reg[31]_0 [1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[20]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [20]),
        .I1(\empty_25_fu_152_reg[31]_0 [20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[21]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [21]),
        .I1(\empty_25_fu_152_reg[31]_0 [21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[22]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [22]),
        .I1(\empty_25_fu_152_reg[31]_0 [22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[23]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [23]),
        .I1(\empty_25_fu_152_reg[31]_0 [23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[24]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [24]),
        .I1(\empty_25_fu_152_reg[31]_0 [24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[25]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [25]),
        .I1(\empty_25_fu_152_reg[31]_0 [25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[26]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [26]),
        .I1(\empty_25_fu_152_reg[31]_0 [26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[27]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [27]),
        .I1(\empty_25_fu_152_reg[31]_0 [27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[28]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [28]),
        .I1(\empty_25_fu_152_reg[31]_0 [28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[29]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [29]),
        .I1(\empty_25_fu_152_reg[31]_0 [29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[2]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [2]),
        .I1(\empty_25_fu_152_reg[31]_0 [2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[30]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [30]),
        .I1(\empty_25_fu_152_reg[31]_0 [30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[31]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [31]),
        .I1(\empty_25_fu_152_reg[31]_0 [31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[3]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [3]),
        .I1(\empty_25_fu_152_reg[31]_0 [3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[4]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [4]),
        .I1(\empty_25_fu_152_reg[31]_0 [4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[5]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [5]),
        .I1(\empty_25_fu_152_reg[31]_0 [5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[6]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [6]),
        .I1(\empty_25_fu_152_reg[31]_0 [6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[7]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [7]),
        .I1(\empty_25_fu_152_reg[31]_0 [7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[8]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [8]),
        .I1(\empty_25_fu_152_reg[31]_0 [8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_25_fu_152[9]_i_1 
       (.I0(\empty_25_fu_152_reg[31] [9]),
        .I1(\empty_25_fu_152_reg[31]_0 [9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_1_reg[31] [9]));
  LUT6 #(
    .INIT(64'h00000000FFFF02A2)) 
    \tmp1_data_V_fu_156[31]_i_1 
       (.I0(dout_reg),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .I4(ap_loop_init_int_reg_0),
        .I5(\B_V_data_1_state_reg[1] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp1_data_V_fu_156[31]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \tmp1_data_V_fu_156[31]_i_4 
       (.I0(y_TREADY_int_regslice),
        .I1(\ap_CS_fsm_reg[21] [1]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(x_TVALID_int_regslice),
        .I4(dout_reg),
        .O(\B_V_data_1_state_reg[1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_1
       (.I0(tmp_product[16]),
        .I1(Q[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_10
       (.I0(tmp_product[7]),
        .I1(Q[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_10__0
       (.I0(tmp_product_0[7]),
        .I1(tmp_product_1[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_10__1
       (.I0(tmp_product_2[7]),
        .I1(tmp_product_3[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_10__2
       (.I0(tmp_product_8[7]),
        .I1(tmp_product_9[7]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_11
       (.I0(tmp_product[6]),
        .I1(Q[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_11__0
       (.I0(tmp_product_0[6]),
        .I1(tmp_product_1[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_11__1
       (.I0(tmp_product_2[6]),
        .I1(tmp_product_3[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_11__2
       (.I0(tmp_product_8[6]),
        .I1(tmp_product_9[6]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_12
       (.I0(tmp_product[5]),
        .I1(Q[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_12__0
       (.I0(tmp_product_0[5]),
        .I1(tmp_product_1[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_12__1
       (.I0(tmp_product_2[5]),
        .I1(tmp_product_3[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_12__2
       (.I0(tmp_product_8[5]),
        .I1(tmp_product_9[5]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_13
       (.I0(tmp_product[4]),
        .I1(Q[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_13__0
       (.I0(tmp_product_0[4]),
        .I1(tmp_product_1[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_13__1
       (.I0(tmp_product_2[4]),
        .I1(tmp_product_3[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_13__2
       (.I0(tmp_product_8[4]),
        .I1(tmp_product_9[4]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_14
       (.I0(tmp_product[3]),
        .I1(Q[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_14__0
       (.I0(tmp_product_0[3]),
        .I1(tmp_product_1[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_14__1
       (.I0(tmp_product_2[3]),
        .I1(tmp_product_3[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_14__2
       (.I0(tmp_product_8[3]),
        .I1(tmp_product_9[3]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_15
       (.I0(tmp_product[2]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_15__0
       (.I0(tmp_product_0[2]),
        .I1(tmp_product_1[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_15__1
       (.I0(tmp_product_2[2]),
        .I1(tmp_product_3[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_15__2
       (.I0(tmp_product_8[2]),
        .I1(tmp_product_9[2]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_16
       (.I0(tmp_product[1]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_16__0
       (.I0(tmp_product_0[1]),
        .I1(tmp_product_1[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_16__1
       (.I0(tmp_product_2[1]),
        .I1(tmp_product_3[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_16__2
       (.I0(tmp_product_8[1]),
        .I1(tmp_product_9[1]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_17
       (.I0(tmp_product[0]),
        .I1(Q[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_17__0
       (.I0(tmp_product_0[0]),
        .I1(tmp_product_1[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_17__1
       (.I0(tmp_product_2[0]),
        .I1(tmp_product_3[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_17__2
       (.I0(tmp_product_8[0]),
        .I1(tmp_product_9[0]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_1__0
       (.I0(tmp_product_0[16]),
        .I1(tmp_product_1[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_1__1
       (.I0(tmp_product_2[16]),
        .I1(tmp_product_3[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_1__2
       (.I0(tmp_product_8[16]),
        .I1(tmp_product_9[16]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_2
       (.I0(tmp_product[15]),
        .I1(Q[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_2__0
       (.I0(tmp_product_0[15]),
        .I1(tmp_product_1[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_2__1
       (.I0(tmp_product_2[15]),
        .I1(tmp_product_3[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_2__2
       (.I0(tmp_product_8[15]),
        .I1(tmp_product_9[15]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_3
       (.I0(tmp_product[14]),
        .I1(Q[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_3__0
       (.I0(tmp_product_0[14]),
        .I1(tmp_product_1[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_3__1
       (.I0(tmp_product_2[14]),
        .I1(tmp_product_3[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_3__2
       (.I0(tmp_product_8[14]),
        .I1(tmp_product_9[14]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_4
       (.I0(tmp_product[13]),
        .I1(Q[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_4__0
       (.I0(tmp_product_0[13]),
        .I1(tmp_product_1[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_4__1
       (.I0(tmp_product_2[13]),
        .I1(tmp_product_3[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_4__2
       (.I0(tmp_product_8[13]),
        .I1(tmp_product_9[13]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_5
       (.I0(tmp_product[12]),
        .I1(Q[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_5__0
       (.I0(tmp_product_0[12]),
        .I1(tmp_product_1[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_5__1
       (.I0(tmp_product_2[12]),
        .I1(tmp_product_3[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_5__2
       (.I0(tmp_product_8[12]),
        .I1(tmp_product_9[12]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_6
       (.I0(tmp_product[11]),
        .I1(Q[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_6__0
       (.I0(tmp_product_0[11]),
        .I1(tmp_product_1[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_6__1
       (.I0(tmp_product_2[11]),
        .I1(tmp_product_3[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_6__2
       (.I0(tmp_product_8[11]),
        .I1(tmp_product_9[11]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_7
       (.I0(tmp_product[10]),
        .I1(Q[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_7__0
       (.I0(tmp_product_0[10]),
        .I1(tmp_product_1[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_7__1
       (.I0(tmp_product_2[10]),
        .I1(tmp_product_3[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_7__2
       (.I0(tmp_product_8[10]),
        .I1(tmp_product_9[10]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_8
       (.I0(tmp_product[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_8__0
       (.I0(tmp_product_0[9]),
        .I1(tmp_product_1[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_8__1
       (.I0(tmp_product_2[9]),
        .I1(tmp_product_3[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_8__2
       (.I0(tmp_product_8[9]),
        .I1(tmp_product_9[9]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_9
       (.I0(tmp_product[8]),
        .I1(Q[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_9__0
       (.I0(tmp_product_0[8]),
        .I1(tmp_product_1[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_9__1
       (.I0(tmp_product_2[8]),
        .I1(tmp_product_3[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_9__2
       (.I0(tmp_product_8[8]),
        .I1(tmp_product_9[8]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_1
       (.I0(tmp_product[31]),
        .I1(Q[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_10
       (.I0(tmp_product[22]),
        .I1(Q[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_10__0
       (.I0(tmp_product_0[22]),
        .I1(tmp_product_1[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_10__1
       (.I0(tmp_product_2[22]),
        .I1(tmp_product_3[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_10__2
       (.I0(tmp_product_8[22]),
        .I1(tmp_product_9[22]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_11
       (.I0(tmp_product[21]),
        .I1(Q[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_11__0
       (.I0(tmp_product_0[21]),
        .I1(tmp_product_1[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_11__1
       (.I0(tmp_product_2[21]),
        .I1(tmp_product_3[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_11__2
       (.I0(tmp_product_8[21]),
        .I1(tmp_product_9[21]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_12
       (.I0(tmp_product[20]),
        .I1(Q[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_12__0
       (.I0(tmp_product_0[20]),
        .I1(tmp_product_1[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_12__1
       (.I0(tmp_product_2[20]),
        .I1(tmp_product_3[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_12__2
       (.I0(tmp_product_8[20]),
        .I1(tmp_product_9[20]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_13
       (.I0(tmp_product[19]),
        .I1(Q[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_13__0
       (.I0(tmp_product_0[19]),
        .I1(tmp_product_1[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_13__1
       (.I0(tmp_product_2[19]),
        .I1(tmp_product_3[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_13__2
       (.I0(tmp_product_8[19]),
        .I1(tmp_product_9[19]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14
       (.I0(tmp_product[18]),
        .I1(Q[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__0
       (.I0(tmp_product_0[18]),
        .I1(tmp_product_1[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__1
       (.I0(tmp_product_2[18]),
        .I1(tmp_product_3[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__2
       (.I0(tmp_product_8[18]),
        .I1(tmp_product_9[18]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15
       (.I0(tmp_product[17]),
        .I1(Q[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__0
       (.I0(tmp_product_0[17]),
        .I1(tmp_product_1[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__1
       (.I0(tmp_product_2[17]),
        .I1(tmp_product_3[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__2
       (.I0(tmp_product_8[17]),
        .I1(tmp_product_9[17]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_1__0
       (.I0(tmp_product_0[31]),
        .I1(tmp_product_1[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_1__1
       (.I0(tmp_product_2[31]),
        .I1(tmp_product_3[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_1__2
       (.I0(tmp_product_8[31]),
        .I1(tmp_product_9[31]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_2
       (.I0(tmp_product[30]),
        .I1(Q[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_2__0
       (.I0(tmp_product_0[30]),
        .I1(tmp_product_1[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_2__1
       (.I0(tmp_product_2[30]),
        .I1(tmp_product_3[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_2__2
       (.I0(tmp_product_8[30]),
        .I1(tmp_product_9[30]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_3
       (.I0(tmp_product[29]),
        .I1(Q[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_3__0
       (.I0(tmp_product_0[29]),
        .I1(tmp_product_1[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_3__1
       (.I0(tmp_product_2[29]),
        .I1(tmp_product_3[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_3__2
       (.I0(tmp_product_8[29]),
        .I1(tmp_product_9[29]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_4
       (.I0(tmp_product[28]),
        .I1(Q[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_4__0
       (.I0(tmp_product_0[28]),
        .I1(tmp_product_1[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_4__1
       (.I0(tmp_product_2[28]),
        .I1(tmp_product_3[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_4__2
       (.I0(tmp_product_8[28]),
        .I1(tmp_product_9[28]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_5
       (.I0(tmp_product[27]),
        .I1(Q[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_5__0
       (.I0(tmp_product_0[27]),
        .I1(tmp_product_1[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_5__1
       (.I0(tmp_product_2[27]),
        .I1(tmp_product_3[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_5__2
       (.I0(tmp_product_8[27]),
        .I1(tmp_product_9[27]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6
       (.I0(tmp_product[26]),
        .I1(Q[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__0
       (.I0(tmp_product_0[26]),
        .I1(tmp_product_1[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__1
       (.I0(tmp_product_2[26]),
        .I1(tmp_product_3[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__2
       (.I0(tmp_product_8[26]),
        .I1(tmp_product_9[26]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7
       (.I0(tmp_product[25]),
        .I1(Q[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__0
       (.I0(tmp_product_0[25]),
        .I1(tmp_product_1[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__1
       (.I0(tmp_product_2[25]),
        .I1(tmp_product_3[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__2
       (.I0(tmp_product_8[25]),
        .I1(tmp_product_9[25]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8
       (.I0(tmp_product[24]),
        .I1(Q[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__0
       (.I0(tmp_product_0[24]),
        .I1(tmp_product_1[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__1
       (.I0(tmp_product_2[24]),
        .I1(tmp_product_3[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__2
       (.I0(tmp_product_8[24]),
        .I1(tmp_product_9[24]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9
       (.I0(tmp_product[23]),
        .I1(Q[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__0
       (.I0(tmp_product_0[23]),
        .I1(tmp_product_1[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__1
       (.I0(tmp_product_2[23]),
        .I1(tmp_product_3[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_7_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__2
       (.I0(tmp_product_8[23]),
        .I1(tmp_product_9[23]),
        .I2(ap_loop_init_int_reg_0),
        .O(\shift_reg_4_reg[31] [23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi
   (D,
    m_axi_gmem_BREADY,
    SR,
    m_axi_gmem_ARADDR,
    ARLEN,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    dout,
    s_ready_t_reg,
    Q,
    m_axi_gmem_BVALID,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \dout_reg[61] ,
    ap_clk,
    \data_p2_reg[32] ,
    m_axi_gmem_RVALID);
  output [13:0]D;
  output m_axi_gmem_BREADY;
  output [0:0]SR;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [31:0]dout;
  output s_ready_t_reg;
  input [13:0]Q;
  input m_axi_gmem_BVALID;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [61:0]\dout_reg[61] ;
  input ap_clk;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem_RVALID;

  wire [63:2]ARADDR_Dummy;
  wire [3:0]ARLEN;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [13:0]D;
  wire [13:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[5:2],ARADDR_Dummy}),
        .Q(ARLEN),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write bus_write
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[61] (\dout_reg[61] ),
        .\mOutPtr_reg[0] (RVALID_Dummy),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy[31],ARLEN_Dummy[5:2],ARADDR_Dummy}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo
   (D,
    E,
    S,
    \dout_reg[67] ,
    \dout_reg[65] ,
    \dout_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    ap_rst_n,
    ARREADY_Dummy,
    tmp_valid_reg,
    \dout_reg[61] );
  output [1:0]D;
  output [0:0]E;
  output [0:0]S;
  output [64:0]\dout_reg[67] ;
  output [1:0]\dout_reg[65] ;
  output \dout_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input [61:0]\dout_reg[61] ;

  wire ARREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [1:0]\dout_reg[65] ;
  wire [64:0]\dout_reg[67] ;
  wire \dout_reg[67]_0 ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire gmem_ARREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q[1]),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[65]_0 (\dout_reg[65] ),
        .\dout_reg[67]_0 (\dout_reg[67] ),
        .\dout_reg[67]_1 (\dout_reg[67]_0 ),
        .\dout_reg[67]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[67]_3 (\raddr_reg_n_0_[1] ),
        .gmem_ARREADY(gmem_ARREADY),
        .pop(pop),
        .rreq_valid(rreq_valid),
        .sel(D[1]),
        .tmp_valid_reg(tmp_valid_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(gmem_ARREADY),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    dout_vld_i_1
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(D[1]),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_0),
        .I2(empty_n_i_2_n_0),
        .I3(gmem_ARREADY),
        .I4(Q[1]),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(Q[1]),
        .I2(gmem_ARREADY),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(Q[1]),
        .I5(gmem_ARREADY),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20FFDF00DF00DF00)) 
    \mOutPtr[3]_i_1 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_0),
        .I4(gmem_ARREADY),
        .I5(Q[1]),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(D[1]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(D[1]),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(D[1]),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(D[1]),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1
   (SR,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4] ,
    din,
    ap_clk,
    ap_rst_n,
    p_13_in,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \state[1]_i_2 ,
    \state[1]_i_2_0 ,
    fifo_rctl_ready,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 );
  output [0:0]SR;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[7]_0 ;
  output \sect_len_buf_reg[4] ;
  output [0:0]din;
  input ap_clk;
  input ap_rst_n;
  input p_13_in;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input [5:0]\state[1]_i_2 ;
  input [5:0]\state[1]_i_2_0 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire \raddr[3]_i_3_n_0 ;
  wire [3:0]raddr_reg;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire [5:0]\state[1]_i_2 ;
  wire [5:0]\state[1]_i_2_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (full_n_reg_n_0),
        .\dout_reg[0]_5 (\dout_reg[0]_1 ),
        .\dout_reg[0]_6 (\dout_reg[0]_2 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .pop(pop),
        .\sect_len_buf_reg[4] (\sect_len_buf_reg[4] ),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7] ),
        .\sect_len_buf_reg[7]_0 (\sect_len_buf_reg[7]_0 ),
        .\state[1]_i_2 (\state[1]_i_2 ),
        .\state[1]_i_2_0 (\state[1]_i_2_0 ));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__2
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(p_13_in),
        .I3(full_n_reg_n_0),
        .I4(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3 
       (.I0(p_13_in),
        .I1(full_n_reg_n_0),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1 
       (.I0(\raddr[3]_i_3_n_0 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_n_0),
        .I5(p_13_in),
        .O(\raddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_21
   (fifo_rctl_ready,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    rreq_handling_reg,
    ap_rst_n_1,
    p_13_in,
    \could_multi_bursts.sect_handling_reg_0 ,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \end_addr_reg[2] ,
    \start_addr_reg[3] ,
    \start_addr_reg[4] ,
    \start_addr_reg[5] ,
    \start_addr_reg[6] ,
    \start_addr_reg[7] ,
    \start_addr_reg[8] ,
    \start_addr_reg[9] ,
    \start_addr_reg[10] ,
    \start_addr_reg[11] ,
    D,
    E,
    full_n_reg_5,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    \could_multi_bursts.sect_handling_reg_1 ,
    Q,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[9]_0 ,
    sect_cnt0,
    \sect_cnt_reg[51] ,
    RBURST_READY_Dummy);
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_1;
  output p_13_in;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output \end_addr_reg[2] ;
  output \start_addr_reg[3] ;
  output \start_addr_reg[4] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[6] ;
  output \start_addr_reg[7] ;
  output \start_addr_reg[8] ;
  output \start_addr_reg[9] ;
  output \start_addr_reg[10] ;
  output \start_addr_reg[11] ;
  output [50:0]D;
  output [0:0]E;
  output full_n_reg_5;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input [0:0]Q;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [4:0]\sect_len_buf_reg[4] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [50:0]sect_cnt0;
  input [50:0]\sect_cnt_reg[51] ;
  input RBURST_READY_Dummy;

  wire [0:0]CO;
  wire [50:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire \end_addr_reg[2] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire need_rlast;
  wire p_12_in;
  wire p_13_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [50:0]\sect_cnt_reg[51] ;
  wire [4:0]\sect_len_buf_reg[4] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_reg[10] ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[3] ;
  wire \start_addr_reg[4] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[7] ;
  wire \start_addr_reg[8] ;
  wire \start_addr_reg[9] ;

  LUT4 #(
    .INIT(16'hD0FF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(Q),
        .O(rreq_handling_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFAFAFAFABAFABABA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(\could_multi_bursts.sect_handling_reg_2 ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(need_rlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(p_13_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(p_13_in),
        .I3(pop),
        .I4(fifo_rctl_ready),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__2 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(p_13_in),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__0 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(sect_cnt0[17]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(sect_cnt0[18]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(sect_cnt0[19]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(sect_cnt0[20]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(sect_cnt0[21]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(sect_cnt0[22]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(sect_cnt0[23]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(sect_cnt0[24]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(sect_cnt0[25]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(sect_cnt0[26]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(sect_cnt0[27]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(sect_cnt0[28]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(sect_cnt0[29]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(sect_cnt0[30]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(sect_cnt0[31]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(sect_cnt0[32]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(sect_cnt0[33]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(sect_cnt0[34]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(sect_cnt0[35]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(sect_cnt0[36]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(sect_cnt0[37]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(sect_cnt0[38]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(sect_cnt0[39]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(sect_cnt0[40]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(sect_cnt0[41]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(sect_cnt0[42]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(sect_cnt0[43]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(sect_cnt0[44]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(sect_cnt0[45]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(sect_cnt0[46]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(sect_cnt0[47]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(sect_cnt0[48]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(sect_cnt0[49]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(sect_cnt0[50]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[4] [0]),
        .I5(\sect_len_buf_reg[9]_0 [0]),
        .O(\end_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [1]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[4] [1]),
        .O(\start_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[4] [2]),
        .O(\start_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[4] [3]),
        .O(\start_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [4]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[4] [4]),
        .O(\start_addr_reg[11] ));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    \state[1]_i_2 
       (.I0(p_13_in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3
   (full_n_reg_0,
    D,
    ready_for_outstanding,
    dout,
    SR,
    ap_clk,
    Q,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    push,
    din);
  output full_n_reg_0;
  output [11:0]D;
  output ready_for_outstanding;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [11:0]Q;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push;
  input [33:0]din;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire pop;
  wire push;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q(Q[11:1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .mem_reg_0(empty_n_reg_n_0),
        .mem_reg_1({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .pop(pop),
        .push(push),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[3]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[3]_2 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_3 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_0_[7] ),
        .\raddr_reg_reg[6]_1 (\raddr_reg_n_0_[6] ),
        .ready_for_outstanding(ready_for_outstanding),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[2]),
        .I1(gmem_RVALID),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[3]),
        .I1(gmem_RVALID),
        .I2(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[4]),
        .I1(gmem_RVALID),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[5]),
        .I1(gmem_RVALID),
        .I2(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[6]),
        .I1(gmem_RVALID),
        .I2(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[7]),
        .I1(gmem_RVALID),
        .I2(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[8]),
        .I1(gmem_RVALID),
        .I2(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[9]),
        .I1(gmem_RVALID),
        .I2(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[10]),
        .I1(gmem_RVALID),
        .I2(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[11]),
        .I1(gmem_RVALID),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[0]),
        .I1(gmem_RVALID),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(gmem_RVALID),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__0
       (.I0(gmem_RVALID),
        .I1(gmem_RREADY),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(gmem_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA95555AAA9)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr[5]_i_2_n_0 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h78C378F0)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr[8]_i_3_n_0 ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00808888)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gmem_RVALID),
        .I3(gmem_RREADY),
        .I4(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load
   (RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    D,
    \tmp_len_reg[31]_0 ,
    dout,
    SR,
    ap_clk,
    Q,
    ap_rst_n,
    \mOutPtr_reg[0] ,
    ARREADY_Dummy,
    \dout_reg[61] ,
    push,
    din);
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output [13:0]D;
  output [66:0]\tmp_len_reg[31]_0 ;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [13:0]Q;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0] ;
  input ARREADY_Dummy;
  input [61:0]\dout_reg[61] ;
  input push;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [13:0]D;
  wire [13:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [0:0]\mOutPtr_reg[0] ;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [3:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [66:0]\tmp_len_reg[31]_0 ;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_len0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.D(D[13:2]),
        .Q(Q[13:2]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push(push),
        .ready_for_outstanding(ready_for_outstanding));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D[1:0]),
        .E(next_rreq),
        .Q(Q[1:0]),
        .S(fifo_rreq_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[65] ({fifo_rreq_n_69,fifo_rreq_n_70}),
        .\dout_reg[67] ({rreq_len[3],rreq_len[1:0],fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .\dout_reg[67]_0 (fifo_rreq_n_71),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rreq_len[1:0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b1,fifo_rreq_n_69,fifo_rreq_n_70,1'b1}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({NLW_tmp_len0_carry__0_CO_UNCONNECTED[3:1],tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rreq_len[3]}),
        .O({NLW_tmp_len0_carry__0_O_UNCONNECTED[3:2],tmp_len0[31],tmp_len0[5]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_3}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_71),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0
   (gmem_RREADY,
    pop,
    rnext,
    ready_for_outstanding,
    dout,
    Q,
    gmem_RVALID,
    ap_rst_n,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[3]_1 ,
    \raddr_reg_reg[3]_2 ,
    \raddr_reg_reg[3]_3 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[6]_1 ,
    mem_reg_0,
    ap_clk,
    SR,
    mem_reg_1,
    din,
    push);
  output gmem_RREADY;
  output pop;
  output [7:0]rnext;
  output ready_for_outstanding;
  output [31:0]dout;
  input [10:0]Q;
  input gmem_RVALID;
  input ap_rst_n;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[3]_1 ;
  input \raddr_reg_reg[3]_2 ;
  input \raddr_reg_reg[3]_3 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[6]_1 ;
  input mem_reg_0;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_1;
  input [33:0]din;
  input push;

  wire [10:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_3_n_0;
  wire dout_vld_i_4_n_0;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_33;
  wire pop;
  wire push;
  wire [7:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[3]_1 ;
  wire \raddr_reg_reg[3]_2 ;
  wire \raddr_reg_reg[3]_3 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[6]_1 ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    dout_vld_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem_RVALID),
        .I3(Q[10]),
        .I4(dout_vld_i_3_n_0),
        .I5(dout_vld_i_4_n_0),
        .O(gmem_RREADY));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dout_vld_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(gmem_RVALID),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(dout_vld_i_3_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dout_vld_i_4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(gmem_RVALID),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(dout_vld_i_4_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({burst_ready,mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    mem_reg_i_4
       (.I0(mem_reg_0),
        .I1(gmem_RREADY),
        .I2(gmem_RVALID),
        .O(pop));
  LUT6 #(
    .INIT(64'h4A5A5A5A5A5A5A5A)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[3]_3 ),
        .I4(\raddr_reg_reg[3]_2 ),
        .I5(\raddr_reg_reg[3]_1 ),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h66662666CCCCCCCC)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[3]_1 ),
        .I2(\raddr_reg_reg[3]_2 ),
        .I3(\raddr_reg_reg[3]_3 ),
        .I4(\raddr_reg[5]_i_2_n_0 ),
        .I5(pop),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0FDFFFFFF0000000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(pop),
        .I5(\raddr_reg_reg[3]_2 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2FFFFFFFC0000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_2 ),
        .I4(pop),
        .I5(\raddr_reg_reg[3]_3 ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h3BFFC000)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(pop),
        .I4(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h3CF0A0F0F0F0F0F0)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(\raddr_reg_reg[4]_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[4]_0 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg_reg[6]_1 ),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDD22FF00DF00FF00)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg_reg[6]_1 ),
        .I4(\raddr_reg[7]_i_3_n_0 ),
        .I5(\raddr_reg_reg[3]_0 ),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hF038F0F0F0F0F0F0)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[6]_1 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_2_n_0 ),
        .I4(pop),
        .I5(\raddr_reg[7]_i_3_n_0 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .O(\raddr_reg[7]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(gmem_RREADY),
        .I1(burst_ready),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read
   (SR,
    ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARADDR,
    Q,
    push,
    \data_p1_reg[32] ,
    \state_reg[0] ,
    din,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] );
  output [0:0]SR;
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]Q;
  output push;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [66:0]D;
  input [32:0]\data_p2_reg[32] ;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [66:0]D;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire fifo_burst_n_3;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_56;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_13_in;
  wire p_14_in;
  wire [5:2]p_1_in;
  wire push;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_1;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_14;
  wire rs_rreq_n_15;
  wire rs_rreq_n_16;
  wire rs_rreq_n_17;
  wire rs_rreq_n_18;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_6),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_74),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_7),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_8),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_9),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(fifo_rctl_n_11),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_75),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_61),
        .I1(rs_rreq_n_6),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_62),
        .I1(rs_rreq_n_6),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_63),
        .I1(rs_rreq_n_6),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_64),
        .I1(rs_rreq_n_6),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_57),
        .I1(rs_rreq_n_6),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_58),
        .I1(rs_rreq_n_6),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_59),
        .I1(rs_rreq_n_6),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_60),
        .I1(rs_rreq_n_6),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_53),
        .I1(rs_rreq_n_6),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_54),
        .I1(rs_rreq_n_6),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_55),
        .I1(rs_rreq_n_6),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_56),
        .I1(rs_rreq_n_6),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_49),
        .I1(rs_rreq_n_6),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_50),
        .I1(rs_rreq_n_6),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_51),
        .I1(rs_rreq_n_6),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_52),
        .I1(rs_rreq_n_6),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_45),
        .I1(rs_rreq_n_6),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_46),
        .I1(rs_rreq_n_6),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_47),
        .I1(rs_rreq_n_6),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_48),
        .I1(rs_rreq_n_6),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_43),
        .I1(rs_rreq_n_6),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_44),
        .I1(rs_rreq_n_6),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_69),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_70),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_71),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_72),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_65),
        .I1(rs_rreq_n_6),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_66),
        .I1(rs_rreq_n_6),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_67),
        .I1(rs_rreq_n_6),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_68),
        .I1(rs_rreq_n_6),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_127),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_126),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_119),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_118),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_117),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_116),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_115),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_114),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_113),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_112),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_111),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_110),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_109),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_108),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_135),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_107),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_106),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_105),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_104),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_103),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_102),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_101),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_100),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_99),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_98),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_134),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_97),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_96),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_95),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_94),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_93),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_92),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_91),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_90),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_89),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_88),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_133),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_87),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_86),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_85),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_84),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_83),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_82),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_81),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_80),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_79),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_78),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_132),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_77),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_76),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_75),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_74),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_131),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_130),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_129),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_128),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1 fifo_burst
       (.Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_0),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_reg[0]_2 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .\sect_len_buf_reg[4] (fifo_burst_n_3),
        .\sect_len_buf_reg[7] (fifo_burst_n_1),
        .\sect_len_buf_reg[7]_0 (fifo_burst_n_2),
        .\state[1]_i_2 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\state[1]_i_2_0 (\could_multi_bursts.loop_cnt_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_21 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53,fifo_rctl_n_54,fifo_rctl_n_55,fifo_rctl_n_56,fifo_rctl_n_57,fifo_rctl_n_58,fifo_rctl_n_59,fifo_rctl_n_60,fifo_rctl_n_61,fifo_rctl_n_62,fifo_rctl_n_63,fifo_rctl_n_64,fifo_rctl_n_65,fifo_rctl_n_66,fifo_rctl_n_67,fifo_rctl_n_68,fifo_rctl_n_69,fifo_rctl_n_70,fifo_rctl_n_71,fifo_rctl_n_72}),
        .E(p_14_in),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_1),
        .ap_rst_n_1(fifo_rctl_n_4),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_burst_n_3),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (fifo_burst_n_2),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_2),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_6),
        .\could_multi_bursts.sect_handling_reg_1 (rreq_handling_reg_n_0),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_1),
        .\end_addr_reg[2] (fifo_rctl_n_12),
        .fifo_rctl_ready(fifo_rctl_ready),
        .full_n_reg_0(fifo_rctl_n_7),
        .full_n_reg_1(fifo_rctl_n_8),
        .full_n_reg_2(fifo_rctl_n_9),
        .full_n_reg_3(fifo_rctl_n_10),
        .full_n_reg_4(fifo_rctl_n_11),
        .full_n_reg_5(fifo_rctl_n_74),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .rreq_handling_reg(fifo_rctl_n_3),
        .rreq_handling_reg_0(fifo_rctl_n_75),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[51] ({rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61}),
        .\sect_len_buf_reg[4] ({beat_len[9],beat_len[3:0]}),
        .\sect_len_buf_reg[9] ({\end_addr_reg_n_0_[11] ,\end_addr_reg_n_0_[10] ,\end_addr_reg_n_0_[9] ,\end_addr_reg_n_0_[8] ,\end_addr_reg_n_0_[7] ,\end_addr_reg_n_0_[6] ,\end_addr_reg_n_0_[5] ,\end_addr_reg_n_0_[4] ,\end_addr_reg_n_0_[3] ,\end_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .\start_addr_reg[10] (fifo_rctl_n_20),
        .\start_addr_reg[11] (fifo_rctl_n_21),
        .\start_addr_reg[3] (fifo_rctl_n_13),
        .\start_addr_reg[4] (fifo_rctl_n_14),
        .\start_addr_reg[5] (fifo_rctl_n_15),
        .\start_addr_reg[6] (fifo_rctl_n_16),
        .\start_addr_reg[7] (fifo_rctl_n_17),
        .\start_addr_reg[8] (fifo_rctl_n_18),
        .\start_addr_reg[9] (fifo_rctl_n_19));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[29] ),
        .I1(p_0_in_0[29]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(p_0_in_0[28]),
        .I5(\sect_cnt_reg_n_0_[28] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[26] ),
        .I1(p_0_in_0[26]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(p_0_in_0[25]),
        .I5(\sect_cnt_reg_n_0_[25] ),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(p_0_in_0[43]),
        .I1(\sect_cnt_reg_n_0_[43] ),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .I3(p_0_in_0[44]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in_0[42]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(p_0_in_0[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[40] ),
        .I5(p_0_in_0[40]),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(p_0_in_0[38]),
        .I1(\sect_cnt_reg_n_0_[38] ),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in_0[37]),
        .I4(\sect_cnt_reg_n_0_[36] ),
        .I5(p_0_in_0[36]),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[7] ),
        .I5(p_0_in_0[7]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(p_0_in0_in[14]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in0_in[31]),
        .I4(\sect_cnt_reg_n_0_[30] ),
        .I5(p_0_in0_in[30]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in0_in[27]),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in0_in[28]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[24] ),
        .I1(p_0_in0_in[24]),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in0_in[25]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[43]),
        .I1(\sect_cnt_reg_n_0_[43] ),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .I3(p_0_in0_in[44]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in0_in[42]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[40] ),
        .I5(p_0_in0_in[40]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[38]),
        .I1(\sect_cnt_reg_n_0_[38] ),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[37] ),
        .I5(p_0_in0_in[37]),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_3,rs_rreq_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[7] ),
        .I5(p_0_in0_in[7]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rreq_n_136),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .CO(last_sect),
        .D(rs_rreq_n_5),
        .E(rs_rreq_n_1),
        .Q(rreq_valid),
        .S({rs_rreq_n_3,rs_rreq_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_6,p_1_in,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72}),
        .\data_p2_reg[70]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg(p_0_in0_in[51:48]),
        .last_sect_buf_reg_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .rreq_handling_reg(rs_rreq_n_73),
        .rreq_handling_reg_0(rs_rreq_n_136),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(fifo_rctl_n_2),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .s_ready_t_reg_1(fifo_rctl_n_3));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_63),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_62),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_61),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_60),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_59),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_58),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_57),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_56),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_55),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_54),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_72),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_71),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_70),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_69),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_68),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_67),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_66),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_65),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_64),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_12),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_13),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_64),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_63),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_62),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_61),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_60),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_59),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_58),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_57),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_56),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_55),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_54),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_53),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_52),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_51),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_50),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_49),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_48),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_47),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_46),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_45),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_72),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_44),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_43),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_42),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_41),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_40),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_39),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_38),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_37),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_36),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_35),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_71),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_34),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_33),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_32),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_31),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_30),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_29),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_28),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_27),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_26),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_25),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_70),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_24),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_23),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_22),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_21),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_20),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_19),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_18),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_17),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_16),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_15),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_69),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_14),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_13),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_12),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_11),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_68),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_67),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_66),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_1),
        .D(rs_rreq_n_65),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    E,
    Q,
    S,
    D,
    \data_p1_reg[95]_0 ,
    rreq_handling_reg,
    \data_p1_reg[63]_0 ,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    CO,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    ARVALID_Dummy,
    s_ready_t_reg_1,
    \data_p2_reg[70]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] );
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output [1:0]S;
  output [0:0]D;
  output [66:0]\data_p1_reg[95]_0 ;
  output [0:0]rreq_handling_reg;
  output [61:0]\data_p1_reg[63]_0 ;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input [0:0]CO;
  input [3:0]last_sect_buf_reg;
  input [4:0]last_sect_buf_reg_0;
  input ARVALID_Dummy;
  input s_ready_t_reg_1;
  input [66:0]\data_p2_reg[70]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;

  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [66:0]\data_p1_reg[95]_0 ;
  wire [70:2]data_p2;
  wire [66:0]\data_p2_reg[70]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [3:0]last_sect_buf_reg;
  wire [4:0]last_sect_buf_reg_0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1170)) 
    \data_p1[95]_i_1 
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [66]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[70]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[70]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg[3]),
        .I1(last_sect_buf_reg_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[3]),
        .I2(last_sect_buf_reg_0[1]),
        .I3(last_sect_buf_reg[0]),
        .I4(last_sect_buf_reg_0[2]),
        .I5(last_sect_buf_reg[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(Q),
        .I2(CO),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFF7F1155)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(E),
        .I2(last_sect_buf_reg_0[0]),
        .O(D));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(rreq_handling_reg_1),
        .I1(Q),
        .I2(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \start_addr[63]_i_1 
       (.I0(Q),
        .I1(rreq_handling_reg_1),
        .I2(rreq_handling_reg_2),
        .I3(CO),
        .O(E));
  LUT5 #(
    .INIT(32'hF7F7C000)) 
    \state[0]_i_1 
       (.I0(E),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFF5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(CO),
        .I4(rreq_handling_reg_2),
        .I5(rreq_handling_reg_1),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(m_axi_gmem_BREADY),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem_BVALID),
        .I1(m_axi_gmem_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_gmem_BREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[32]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[32]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__0 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg[32]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl
   (sel,
    pop,
    S,
    \dout_reg[67]_0 ,
    \dout_reg[65]_0 ,
    \dout_reg[67]_1 ,
    Q,
    gmem_ARREADY,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[61]_0 ,
    \dout_reg[67]_2 ,
    \dout_reg[67]_3 ,
    ap_clk,
    SR);
  output sel;
  output pop;
  output [0:0]S;
  output [64:0]\dout_reg[67]_0 ;
  output [1:0]\dout_reg[65]_0 ;
  output \dout_reg[67]_1 ;
  input [0:0]Q;
  input gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[67]_2 ;
  input \dout_reg[67]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [1:0]\dout_reg[65]_0 ;
  wire [64:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire \dout_reg[67]_2 ;
  wire \dout_reg[67]_3 ;
  wire gmem_ARREADY;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][33]_srl4_n_0 ;
  wire \mem_reg[3][34]_srl4_n_0 ;
  wire \mem_reg[3][35]_srl4_n_0 ;
  wire \mem_reg[3][36]_srl4_n_0 ;
  wire \mem_reg[3][37]_srl4_n_0 ;
  wire \mem_reg[3][38]_srl4_n_0 ;
  wire \mem_reg[3][39]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][40]_srl4_n_0 ;
  wire \mem_reg[3][41]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][43]_srl4_n_0 ;
  wire \mem_reg[3][44]_srl4_n_0 ;
  wire \mem_reg[3][45]_srl4_n_0 ;
  wire \mem_reg[3][46]_srl4_n_0 ;
  wire \mem_reg[3][47]_srl4_n_0 ;
  wire \mem_reg[3][48]_srl4_n_0 ;
  wire \mem_reg[3][49]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][50]_srl4_n_0 ;
  wire \mem_reg[3][51]_srl4_n_0 ;
  wire \mem_reg[3][52]_srl4_n_0 ;
  wire \mem_reg[3][53]_srl4_n_0 ;
  wire \mem_reg[3][54]_srl4_n_0 ;
  wire \mem_reg[3][55]_srl4_n_0 ;
  wire \mem_reg[3][56]_srl4_n_0 ;
  wire \mem_reg[3][57]_srl4_n_0 ;
  wire \mem_reg[3][58]_srl4_n_0 ;
  wire \mem_reg[3][59]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][60]_srl4_n_0 ;
  wire \mem_reg[3][61]_srl4_n_0 ;
  wire \mem_reg[3][64]_srl4_n_0 ;
  wire \mem_reg[3][65]_srl4_n_0 ;
  wire \mem_reg[3][67]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire rreq_valid;
  wire sel;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hA2AA)) 
    \dout[67]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][65]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(Q),
        .I1(gmem_ARREADY),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][65]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][65]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][67]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[67]_2 ),
        .A1(\dout_reg[67]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[67]_0 [64]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[67]_0 [63]),
        .O(\dout_reg[65]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[67]_0 [62]),
        .O(\dout_reg[65]_0 [0]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    tmp_valid_i_1
       (.I0(\dout_reg[67]_0 [64]),
        .I1(\dout_reg[67]_0 [62]),
        .I2(\dout_reg[67]_0 [63]),
        .I3(rreq_valid),
        .I4(ARREADY_Dummy),
        .I5(tmp_valid_reg),
        .O(\dout_reg[67]_1 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0
   (ap_rst_n_0,
    pop,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4] ,
    din,
    Q,
    ap_clk,
    ap_rst_n,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid,
    \dout_reg[0]_3 ,
    \state[1]_i_2 ,
    \state[1]_i_2_0 ,
    \dout_reg[0]_4 ,
    fifo_rctl_ready,
    \dout_reg[0]_5 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_6 );
  output ap_rst_n_0;
  output pop;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[7]_0 ;
  output \sect_len_buf_reg[4] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;
  input \dout_reg[0]_3 ;
  input [5:0]\state[1]_i_2 ;
  input [5:0]\state[1]_i_2_0 ;
  input \dout_reg[0]_4 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_5 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_6 ;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ar2r_info;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire [5:0]\state[1]_i_2 ;
  wire [5:0]\state[1]_i_2_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4] ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\state[1]_i_2 [3]),
        .I1(\state[1]_i_2_0 [3]),
        .I2(\state[1]_i_2_0 [4]),
        .I3(\state[1]_i_2 [4]),
        .I4(\state[1]_i_2_0 [5]),
        .I5(\state[1]_i_2 [5]),
        .O(\sect_len_buf_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\state[1]_i_2 [0]),
        .I1(\state[1]_i_2_0 [0]),
        .I2(\state[1]_i_2_0 [1]),
        .I3(\state[1]_i_2 [1]),
        .I4(\state[1]_i_2_0 [2]),
        .I5(\state[1]_i_2 [2]),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0]_4 ),
        .I1(fifo_rctl_ready),
        .I2(\dout_reg[0]_5 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\dout_reg[0]_6 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1
   (D,
    Q,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    dout,
    A);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]B;
  input [31:0]dout;
  input [16:0]A;

  wire [16:0]A;
  wire [14:0]B;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \acc_reg_871[19]_i_2_n_0 ;
  wire \acc_reg_871[19]_i_3_n_0 ;
  wire \acc_reg_871[19]_i_4_n_0 ;
  wire \acc_reg_871[23]_i_2_n_0 ;
  wire \acc_reg_871[23]_i_3_n_0 ;
  wire \acc_reg_871[23]_i_4_n_0 ;
  wire \acc_reg_871[23]_i_5_n_0 ;
  wire \acc_reg_871[27]_i_2_n_0 ;
  wire \acc_reg_871[27]_i_3_n_0 ;
  wire \acc_reg_871[27]_i_4_n_0 ;
  wire \acc_reg_871[27]_i_5_n_0 ;
  wire \acc_reg_871[31]_i_2_n_0 ;
  wire \acc_reg_871[31]_i_3_n_0 ;
  wire \acc_reg_871[31]_i_4_n_0 ;
  wire \acc_reg_871[31]_i_5_n_0 ;
  wire \acc_reg_871_reg[19]_i_1_n_0 ;
  wire \acc_reg_871_reg[19]_i_1_n_1 ;
  wire \acc_reg_871_reg[19]_i_1_n_2 ;
  wire \acc_reg_871_reg[19]_i_1_n_3 ;
  wire \acc_reg_871_reg[23]_i_1_n_0 ;
  wire \acc_reg_871_reg[23]_i_1_n_1 ;
  wire \acc_reg_871_reg[23]_i_1_n_2 ;
  wire \acc_reg_871_reg[23]_i_1_n_3 ;
  wire \acc_reg_871_reg[27]_i_1_n_0 ;
  wire \acc_reg_871_reg[27]_i_1_n_1 ;
  wire \acc_reg_871_reg[27]_i_1_n_2 ;
  wire \acc_reg_871_reg[27]_i_1_n_3 ;
  wire \acc_reg_871_reg[31]_i_1_n_1 ;
  wire \acc_reg_871_reg[31]_i_1_n_2 ;
  wire \acc_reg_871_reg[31]_i_1_n_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_acc_reg_871_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\acc_reg_871[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\acc_reg_871[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\acc_reg_871[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\acc_reg_871[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\acc_reg_871[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\acc_reg_871[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\acc_reg_871[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\acc_reg_871[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\acc_reg_871[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\acc_reg_871[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\acc_reg_871[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\acc_reg_871[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\acc_reg_871[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\acc_reg_871[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_reg_871[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\acc_reg_871[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_reg_871_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\acc_reg_871_reg[19]_i_1_n_0 ,\acc_reg_871_reg[19]_i_1_n_1 ,\acc_reg_871_reg[19]_i_1_n_2 ,\acc_reg_871_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\acc_reg_871[19]_i_2_n_0 ,\acc_reg_871[19]_i_3_n_0 ,\acc_reg_871[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_reg_871_reg[23]_i_1 
       (.CI(\acc_reg_871_reg[19]_i_1_n_0 ),
        .CO({\acc_reg_871_reg[23]_i_1_n_0 ,\acc_reg_871_reg[23]_i_1_n_1 ,\acc_reg_871_reg[23]_i_1_n_2 ,\acc_reg_871_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\acc_reg_871[23]_i_2_n_0 ,\acc_reg_871[23]_i_3_n_0 ,\acc_reg_871[23]_i_4_n_0 ,\acc_reg_871[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_reg_871_reg[27]_i_1 
       (.CI(\acc_reg_871_reg[23]_i_1_n_0 ),
        .CO({\acc_reg_871_reg[27]_i_1_n_0 ,\acc_reg_871_reg[27]_i_1_n_1 ,\acc_reg_871_reg[27]_i_1_n_2 ,\acc_reg_871_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\acc_reg_871[27]_i_2_n_0 ,\acc_reg_871[27]_i_3_n_0 ,\acc_reg_871[27]_i_4_n_0 ,\acc_reg_871[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \acc_reg_871_reg[31]_i_1 
       (.CI(\acc_reg_871_reg[27]_i_1_n_0 ),
        .CO({\NLW_acc_reg_871_reg[31]_i_1_CO_UNCONNECTED [3],\acc_reg_871_reg[31]_i_1_n_1 ,\acc_reg_871_reg[31]_i_1_n_2 ,\acc_reg_871_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\acc_reg_871[31]_i_2_n_0 ,\acc_reg_871[31]_i_3_n_0 ,\acc_reg_871[31]_i_4_n_0 ,\acc_reg_871[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_11
   (ap_block_pp0_stage0_subdone,
    D,
    Q,
    tmp_product__0_0,
    ap_clk,
    tmp_product_0,
    dout,
    \dout_reg[0]__0_0 ,
    x_TVALID_int_regslice,
    ap_enable_reg_pp0_iter5,
    y_TREADY_int_regslice);
  output ap_block_pp0_stage0_subdone;
  output [31:0]D;
  input [1:0]Q;
  input tmp_product__0_0;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;
  input \dout_reg[0]__0_0 ;
  input x_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter5;
  input y_TREADY_int_regslice;

  wire [31:0]D;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire [31:0]dout;
  wire \dout_reg[0]__0_0 ;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_7_reg_921[19]_i_2_n_0 ;
  wire \mul_ln30_7_reg_921[19]_i_3_n_0 ;
  wire \mul_ln30_7_reg_921[19]_i_4_n_0 ;
  wire \mul_ln30_7_reg_921[23]_i_2_n_0 ;
  wire \mul_ln30_7_reg_921[23]_i_3_n_0 ;
  wire \mul_ln30_7_reg_921[23]_i_4_n_0 ;
  wire \mul_ln30_7_reg_921[23]_i_5_n_0 ;
  wire \mul_ln30_7_reg_921[27]_i_2_n_0 ;
  wire \mul_ln30_7_reg_921[27]_i_3_n_0 ;
  wire \mul_ln30_7_reg_921[27]_i_4_n_0 ;
  wire \mul_ln30_7_reg_921[27]_i_5_n_0 ;
  wire \mul_ln30_7_reg_921[31]_i_2_n_0 ;
  wire \mul_ln30_7_reg_921[31]_i_3_n_0 ;
  wire \mul_ln30_7_reg_921[31]_i_4_n_0 ;
  wire \mul_ln30_7_reg_921[31]_i_5_n_0 ;
  wire \mul_ln30_7_reg_921_reg[19]_i_1_n_0 ;
  wire \mul_ln30_7_reg_921_reg[19]_i_1_n_1 ;
  wire \mul_ln30_7_reg_921_reg[19]_i_1_n_2 ;
  wire \mul_ln30_7_reg_921_reg[19]_i_1_n_3 ;
  wire \mul_ln30_7_reg_921_reg[23]_i_1_n_0 ;
  wire \mul_ln30_7_reg_921_reg[23]_i_1_n_1 ;
  wire \mul_ln30_7_reg_921_reg[23]_i_1_n_2 ;
  wire \mul_ln30_7_reg_921_reg[23]_i_1_n_3 ;
  wire \mul_ln30_7_reg_921_reg[27]_i_1_n_0 ;
  wire \mul_ln30_7_reg_921_reg[27]_i_1_n_1 ;
  wire \mul_ln30_7_reg_921_reg[27]_i_1_n_2 ;
  wire \mul_ln30_7_reg_921_reg[27]_i_1_n_3 ;
  wire \mul_ln30_7_reg_921_reg[31]_i_1_n_1 ;
  wire \mul_ln30_7_reg_921_reg[31]_i_1_n_2 ;
  wire \mul_ln30_7_reg_921_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire x_TVALID_int_regslice;
  wire y_TREADY_int_regslice;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_7_reg_921_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hDD0D0D0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(\dout_reg[0]__0_0 ),
        .I1(x_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[1]),
        .I4(y_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_7_reg_921[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_7_reg_921[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_7_reg_921[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_7_reg_921[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_7_reg_921[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_7_reg_921[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_7_reg_921[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_7_reg_921[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_7_reg_921[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_7_reg_921[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_7_reg_921[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_7_reg_921[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_7_reg_921[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_7_reg_921[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_7_reg_921[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_7_reg_921[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_7_reg_921_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_7_reg_921_reg[19]_i_1_n_0 ,\mul_ln30_7_reg_921_reg[19]_i_1_n_1 ,\mul_ln30_7_reg_921_reg[19]_i_1_n_2 ,\mul_ln30_7_reg_921_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_7_reg_921[19]_i_2_n_0 ,\mul_ln30_7_reg_921[19]_i_3_n_0 ,\mul_ln30_7_reg_921[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_7_reg_921_reg[23]_i_1 
       (.CI(\mul_ln30_7_reg_921_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_7_reg_921_reg[23]_i_1_n_0 ,\mul_ln30_7_reg_921_reg[23]_i_1_n_1 ,\mul_ln30_7_reg_921_reg[23]_i_1_n_2 ,\mul_ln30_7_reg_921_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_7_reg_921[23]_i_2_n_0 ,\mul_ln30_7_reg_921[23]_i_3_n_0 ,\mul_ln30_7_reg_921[23]_i_4_n_0 ,\mul_ln30_7_reg_921[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_7_reg_921_reg[27]_i_1 
       (.CI(\mul_ln30_7_reg_921_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_7_reg_921_reg[27]_i_1_n_0 ,\mul_ln30_7_reg_921_reg[27]_i_1_n_1 ,\mul_ln30_7_reg_921_reg[27]_i_1_n_2 ,\mul_ln30_7_reg_921_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_7_reg_921[27]_i_2_n_0 ,\mul_ln30_7_reg_921[27]_i_3_n_0 ,\mul_ln30_7_reg_921[27]_i_4_n_0 ,\mul_ln30_7_reg_921[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_7_reg_921_reg[31]_i_1 
       (.CI(\mul_ln30_7_reg_921_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_7_reg_921_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_7_reg_921_reg[31]_i_1_n_1 ,\mul_ln30_7_reg_921_reg[31]_i_1_n_2 ,\mul_ln30_7_reg_921_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_7_reg_921[31]_i_2_n_0 ,\mul_ln30_7_reg_921[31]_i_3_n_0 ,\mul_ln30_7_reg_921[31]_i_4_n_0 ,\mul_ln30_7_reg_921[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_12
   (D,
    Q,
    dout_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input dout_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_8_reg_926[19]_i_2_n_0 ;
  wire \mul_ln30_8_reg_926[19]_i_3_n_0 ;
  wire \mul_ln30_8_reg_926[19]_i_4_n_0 ;
  wire \mul_ln30_8_reg_926[23]_i_2_n_0 ;
  wire \mul_ln30_8_reg_926[23]_i_3_n_0 ;
  wire \mul_ln30_8_reg_926[23]_i_4_n_0 ;
  wire \mul_ln30_8_reg_926[23]_i_5_n_0 ;
  wire \mul_ln30_8_reg_926[27]_i_2_n_0 ;
  wire \mul_ln30_8_reg_926[27]_i_3_n_0 ;
  wire \mul_ln30_8_reg_926[27]_i_4_n_0 ;
  wire \mul_ln30_8_reg_926[27]_i_5_n_0 ;
  wire \mul_ln30_8_reg_926[31]_i_2_n_0 ;
  wire \mul_ln30_8_reg_926[31]_i_3_n_0 ;
  wire \mul_ln30_8_reg_926[31]_i_4_n_0 ;
  wire \mul_ln30_8_reg_926[31]_i_5_n_0 ;
  wire \mul_ln30_8_reg_926_reg[19]_i_1_n_0 ;
  wire \mul_ln30_8_reg_926_reg[19]_i_1_n_1 ;
  wire \mul_ln30_8_reg_926_reg[19]_i_1_n_2 ;
  wire \mul_ln30_8_reg_926_reg[19]_i_1_n_3 ;
  wire \mul_ln30_8_reg_926_reg[23]_i_1_n_0 ;
  wire \mul_ln30_8_reg_926_reg[23]_i_1_n_1 ;
  wire \mul_ln30_8_reg_926_reg[23]_i_1_n_2 ;
  wire \mul_ln30_8_reg_926_reg[23]_i_1_n_3 ;
  wire \mul_ln30_8_reg_926_reg[27]_i_1_n_0 ;
  wire \mul_ln30_8_reg_926_reg[27]_i_1_n_1 ;
  wire \mul_ln30_8_reg_926_reg[27]_i_1_n_2 ;
  wire \mul_ln30_8_reg_926_reg[27]_i_1_n_3 ;
  wire \mul_ln30_8_reg_926_reg[31]_i_1_n_1 ;
  wire \mul_ln30_8_reg_926_reg[31]_i_1_n_2 ;
  wire \mul_ln30_8_reg_926_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_8_reg_926_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_8_reg_926[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_8_reg_926[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_8_reg_926[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_8_reg_926[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_8_reg_926[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_8_reg_926[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_8_reg_926[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_8_reg_926[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_8_reg_926[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_8_reg_926[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_8_reg_926[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_8_reg_926[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_8_reg_926[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_8_reg_926[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_8_reg_926[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_8_reg_926[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_8_reg_926_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_8_reg_926_reg[19]_i_1_n_0 ,\mul_ln30_8_reg_926_reg[19]_i_1_n_1 ,\mul_ln30_8_reg_926_reg[19]_i_1_n_2 ,\mul_ln30_8_reg_926_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_8_reg_926[19]_i_2_n_0 ,\mul_ln30_8_reg_926[19]_i_3_n_0 ,\mul_ln30_8_reg_926[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_8_reg_926_reg[23]_i_1 
       (.CI(\mul_ln30_8_reg_926_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_8_reg_926_reg[23]_i_1_n_0 ,\mul_ln30_8_reg_926_reg[23]_i_1_n_1 ,\mul_ln30_8_reg_926_reg[23]_i_1_n_2 ,\mul_ln30_8_reg_926_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_8_reg_926[23]_i_2_n_0 ,\mul_ln30_8_reg_926[23]_i_3_n_0 ,\mul_ln30_8_reg_926[23]_i_4_n_0 ,\mul_ln30_8_reg_926[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_8_reg_926_reg[27]_i_1 
       (.CI(\mul_ln30_8_reg_926_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_8_reg_926_reg[27]_i_1_n_0 ,\mul_ln30_8_reg_926_reg[27]_i_1_n_1 ,\mul_ln30_8_reg_926_reg[27]_i_1_n_2 ,\mul_ln30_8_reg_926_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_8_reg_926[27]_i_2_n_0 ,\mul_ln30_8_reg_926[27]_i_3_n_0 ,\mul_ln30_8_reg_926[27]_i_4_n_0 ,\mul_ln30_8_reg_926[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_8_reg_926_reg[31]_i_1 
       (.CI(\mul_ln30_8_reg_926_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_8_reg_926_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_8_reg_926_reg[31]_i_1_n_1 ,\mul_ln30_8_reg_926_reg[31]_i_1_n_2 ,\mul_ln30_8_reg_926_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_8_reg_926[31]_i_2_n_0 ,\mul_ln30_8_reg_926[31]_i_3_n_0 ,\mul_ln30_8_reg_926[31]_i_4_n_0 ,\mul_ln30_8_reg_926[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_13
   (dout_reg_0,
    Q,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    D,
    dout);
  output [31:0]dout_reg_0;
  input [0:0]Q;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]D;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [31:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_reg_876[19]_i_2_n_0 ;
  wire \mul_ln30_reg_876[19]_i_3_n_0 ;
  wire \mul_ln30_reg_876[19]_i_4_n_0 ;
  wire \mul_ln30_reg_876[23]_i_2_n_0 ;
  wire \mul_ln30_reg_876[23]_i_3_n_0 ;
  wire \mul_ln30_reg_876[23]_i_4_n_0 ;
  wire \mul_ln30_reg_876[23]_i_5_n_0 ;
  wire \mul_ln30_reg_876[27]_i_2_n_0 ;
  wire \mul_ln30_reg_876[27]_i_3_n_0 ;
  wire \mul_ln30_reg_876[27]_i_4_n_0 ;
  wire \mul_ln30_reg_876[27]_i_5_n_0 ;
  wire \mul_ln30_reg_876[31]_i_2_n_0 ;
  wire \mul_ln30_reg_876[31]_i_3_n_0 ;
  wire \mul_ln30_reg_876[31]_i_4_n_0 ;
  wire \mul_ln30_reg_876[31]_i_5_n_0 ;
  wire \mul_ln30_reg_876_reg[19]_i_1_n_0 ;
  wire \mul_ln30_reg_876_reg[19]_i_1_n_1 ;
  wire \mul_ln30_reg_876_reg[19]_i_1_n_2 ;
  wire \mul_ln30_reg_876_reg[19]_i_1_n_3 ;
  wire \mul_ln30_reg_876_reg[23]_i_1_n_0 ;
  wire \mul_ln30_reg_876_reg[23]_i_1_n_1 ;
  wire \mul_ln30_reg_876_reg[23]_i_1_n_2 ;
  wire \mul_ln30_reg_876_reg[23]_i_1_n_3 ;
  wire \mul_ln30_reg_876_reg[27]_i_1_n_0 ;
  wire \mul_ln30_reg_876_reg[27]_i_1_n_1 ;
  wire \mul_ln30_reg_876_reg[27]_i_1_n_2 ;
  wire \mul_ln30_reg_876_reg[27]_i_1_n_3 ;
  wire \mul_ln30_reg_876_reg[31]_i_1_n_1 ;
  wire \mul_ln30_reg_876_reg[31]_i_1_n_2 ;
  wire \mul_ln30_reg_876_reg[31]_i_1_n_3 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_reg_876_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(dout_reg_0[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(dout_reg_0[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(dout_reg_0[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(dout_reg_0[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(dout_reg_0[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(dout_reg_0[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(dout_reg_0[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(dout_reg_0[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(dout_reg_0[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(dout_reg_0[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(dout_reg_0[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(dout_reg_0[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(dout_reg_0[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(dout_reg_0[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(dout_reg_0[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(dout_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_reg_876[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_reg_876[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_reg_876[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_reg_876[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_reg_876[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_reg_876[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_reg_876[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_reg_876[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_reg_876[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_reg_876[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_reg_876[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_reg_876[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_reg_876[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_reg_876[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_reg_876[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_reg_876[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_reg_876_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_reg_876_reg[19]_i_1_n_0 ,\mul_ln30_reg_876_reg[19]_i_1_n_1 ,\mul_ln30_reg_876_reg[19]_i_1_n_2 ,\mul_ln30_reg_876_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(dout_reg_0[19:16]),
        .S({\mul_ln30_reg_876[19]_i_2_n_0 ,\mul_ln30_reg_876[19]_i_3_n_0 ,\mul_ln30_reg_876[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_reg_876_reg[23]_i_1 
       (.CI(\mul_ln30_reg_876_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_reg_876_reg[23]_i_1_n_0 ,\mul_ln30_reg_876_reg[23]_i_1_n_1 ,\mul_ln30_reg_876_reg[23]_i_1_n_2 ,\mul_ln30_reg_876_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(dout_reg_0[23:20]),
        .S({\mul_ln30_reg_876[23]_i_2_n_0 ,\mul_ln30_reg_876[23]_i_3_n_0 ,\mul_ln30_reg_876[23]_i_4_n_0 ,\mul_ln30_reg_876[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_reg_876_reg[27]_i_1 
       (.CI(\mul_ln30_reg_876_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_reg_876_reg[27]_i_1_n_0 ,\mul_ln30_reg_876_reg[27]_i_1_n_1 ,\mul_ln30_reg_876_reg[27]_i_1_n_2 ,\mul_ln30_reg_876_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(dout_reg_0[27:24]),
        .S({\mul_ln30_reg_876[27]_i_2_n_0 ,\mul_ln30_reg_876[27]_i_3_n_0 ,\mul_ln30_reg_876[27]_i_4_n_0 ,\mul_ln30_reg_876[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_reg_876_reg[31]_i_1 
       (.CI(\mul_ln30_reg_876_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_reg_876_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_reg_876_reg[31]_i_1_n_1 ,\mul_ln30_reg_876_reg[31]_i_1_n_2 ,\mul_ln30_reg_876_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(dout_reg_0[31:28]),
        .S({\mul_ln30_reg_876[31]_i_2_n_0 ,\mul_ln30_reg_876[31]_i_3_n_0 ,\mul_ln30_reg_876[31]_i_4_n_0 ,\mul_ln30_reg_876[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_14
   (D,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    x_TDATA_int_regslice,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]x_TDATA_int_regslice;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln33_reg_881[19]_i_2_n_0 ;
  wire \mul_ln33_reg_881[19]_i_3_n_0 ;
  wire \mul_ln33_reg_881[19]_i_4_n_0 ;
  wire \mul_ln33_reg_881[23]_i_2_n_0 ;
  wire \mul_ln33_reg_881[23]_i_3_n_0 ;
  wire \mul_ln33_reg_881[23]_i_4_n_0 ;
  wire \mul_ln33_reg_881[23]_i_5_n_0 ;
  wire \mul_ln33_reg_881[27]_i_2_n_0 ;
  wire \mul_ln33_reg_881[27]_i_3_n_0 ;
  wire \mul_ln33_reg_881[27]_i_4_n_0 ;
  wire \mul_ln33_reg_881[27]_i_5_n_0 ;
  wire \mul_ln33_reg_881[31]_i_2_n_0 ;
  wire \mul_ln33_reg_881[31]_i_3_n_0 ;
  wire \mul_ln33_reg_881[31]_i_4_n_0 ;
  wire \mul_ln33_reg_881[31]_i_5_n_0 ;
  wire \mul_ln33_reg_881_reg[19]_i_1_n_0 ;
  wire \mul_ln33_reg_881_reg[19]_i_1_n_1 ;
  wire \mul_ln33_reg_881_reg[19]_i_1_n_2 ;
  wire \mul_ln33_reg_881_reg[19]_i_1_n_3 ;
  wire \mul_ln33_reg_881_reg[23]_i_1_n_0 ;
  wire \mul_ln33_reg_881_reg[23]_i_1_n_1 ;
  wire \mul_ln33_reg_881_reg[23]_i_1_n_2 ;
  wire \mul_ln33_reg_881_reg[23]_i_1_n_3 ;
  wire \mul_ln33_reg_881_reg[27]_i_1_n_0 ;
  wire \mul_ln33_reg_881_reg[27]_i_1_n_1 ;
  wire \mul_ln33_reg_881_reg[27]_i_1_n_2 ;
  wire \mul_ln33_reg_881_reg[27]_i_1_n_3 ;
  wire \mul_ln33_reg_881_reg[31]_i_1_n_1 ;
  wire \mul_ln33_reg_881_reg[31]_i_1_n_2 ;
  wire \mul_ln33_reg_881_reg[31]_i_1_n_3 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]x_TDATA_int_regslice;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln33_reg_881_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,x_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_reg_881[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_reg_881[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_reg_881[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_reg_881[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_reg_881[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_reg_881[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_reg_881[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_reg_881[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_reg_881[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_reg_881[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_reg_881[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_reg_881[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_reg_881[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_reg_881[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_881[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_reg_881[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_881_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_reg_881_reg[19]_i_1_n_0 ,\mul_ln33_reg_881_reg[19]_i_1_n_1 ,\mul_ln33_reg_881_reg[19]_i_1_n_2 ,\mul_ln33_reg_881_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_reg_881[19]_i_2_n_0 ,\mul_ln33_reg_881[19]_i_3_n_0 ,\mul_ln33_reg_881[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_881_reg[23]_i_1 
       (.CI(\mul_ln33_reg_881_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_reg_881_reg[23]_i_1_n_0 ,\mul_ln33_reg_881_reg[23]_i_1_n_1 ,\mul_ln33_reg_881_reg[23]_i_1_n_2 ,\mul_ln33_reg_881_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_reg_881[23]_i_2_n_0 ,\mul_ln33_reg_881[23]_i_3_n_0 ,\mul_ln33_reg_881[23]_i_4_n_0 ,\mul_ln33_reg_881[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_881_reg[27]_i_1 
       (.CI(\mul_ln33_reg_881_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_reg_881_reg[27]_i_1_n_0 ,\mul_ln33_reg_881_reg[27]_i_1_n_1 ,\mul_ln33_reg_881_reg[27]_i_1_n_2 ,\mul_ln33_reg_881_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_reg_881[27]_i_2_n_0 ,\mul_ln33_reg_881[27]_i_3_n_0 ,\mul_ln33_reg_881[27]_i_4_n_0 ,\mul_ln33_reg_881[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_881_reg[31]_i_1 
       (.CI(\mul_ln33_reg_881_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_reg_881_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_reg_881_reg[31]_i_1_n_1 ,\mul_ln33_reg_881_reg[31]_i_1_n_2 ,\mul_ln33_reg_881_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_reg_881[31]_i_2_n_0 ,\mul_ln33_reg_881[31]_i_3_n_0 ,\mul_ln33_reg_881[31]_i_4_n_0 ,\mul_ln33_reg_881[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({x_TDATA_int_regslice[31],x_TDATA_int_regslice[31],x_TDATA_int_regslice[31],x_TDATA_int_regslice[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,x_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_15
   (D,
    Q,
    E,
    tmp_product__0_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]E;
  input tmp_product__0_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_1_reg_886[19]_i_2_n_0 ;
  wire \mul_ln30_1_reg_886[19]_i_3_n_0 ;
  wire \mul_ln30_1_reg_886[19]_i_4_n_0 ;
  wire \mul_ln30_1_reg_886[23]_i_2_n_0 ;
  wire \mul_ln30_1_reg_886[23]_i_3_n_0 ;
  wire \mul_ln30_1_reg_886[23]_i_4_n_0 ;
  wire \mul_ln30_1_reg_886[23]_i_5_n_0 ;
  wire \mul_ln30_1_reg_886[27]_i_2_n_0 ;
  wire \mul_ln30_1_reg_886[27]_i_3_n_0 ;
  wire \mul_ln30_1_reg_886[27]_i_4_n_0 ;
  wire \mul_ln30_1_reg_886[27]_i_5_n_0 ;
  wire \mul_ln30_1_reg_886[31]_i_2_n_0 ;
  wire \mul_ln30_1_reg_886[31]_i_3_n_0 ;
  wire \mul_ln30_1_reg_886[31]_i_4_n_0 ;
  wire \mul_ln30_1_reg_886[31]_i_5_n_0 ;
  wire \mul_ln30_1_reg_886_reg[19]_i_1_n_0 ;
  wire \mul_ln30_1_reg_886_reg[19]_i_1_n_1 ;
  wire \mul_ln30_1_reg_886_reg[19]_i_1_n_2 ;
  wire \mul_ln30_1_reg_886_reg[19]_i_1_n_3 ;
  wire \mul_ln30_1_reg_886_reg[23]_i_1_n_0 ;
  wire \mul_ln30_1_reg_886_reg[23]_i_1_n_1 ;
  wire \mul_ln30_1_reg_886_reg[23]_i_1_n_2 ;
  wire \mul_ln30_1_reg_886_reg[23]_i_1_n_3 ;
  wire \mul_ln30_1_reg_886_reg[27]_i_1_n_0 ;
  wire \mul_ln30_1_reg_886_reg[27]_i_1_n_1 ;
  wire \mul_ln30_1_reg_886_reg[27]_i_1_n_2 ;
  wire \mul_ln30_1_reg_886_reg[27]_i_1_n_3 ;
  wire \mul_ln30_1_reg_886_reg[31]_i_1_n_1 ;
  wire \mul_ln30_1_reg_886_reg[31]_i_1_n_2 ;
  wire \mul_ln30_1_reg_886_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_1_reg_886_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(tmp_product__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_1_reg_886[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_1_reg_886[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_1_reg_886[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_1_reg_886[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_1_reg_886[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_1_reg_886[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_1_reg_886[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_1_reg_886[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_1_reg_886[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_1_reg_886[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_1_reg_886[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_1_reg_886[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_1_reg_886[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_1_reg_886[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_1_reg_886[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_1_reg_886[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_1_reg_886_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_1_reg_886_reg[19]_i_1_n_0 ,\mul_ln30_1_reg_886_reg[19]_i_1_n_1 ,\mul_ln30_1_reg_886_reg[19]_i_1_n_2 ,\mul_ln30_1_reg_886_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_1_reg_886[19]_i_2_n_0 ,\mul_ln30_1_reg_886[19]_i_3_n_0 ,\mul_ln30_1_reg_886[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_1_reg_886_reg[23]_i_1 
       (.CI(\mul_ln30_1_reg_886_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_1_reg_886_reg[23]_i_1_n_0 ,\mul_ln30_1_reg_886_reg[23]_i_1_n_1 ,\mul_ln30_1_reg_886_reg[23]_i_1_n_2 ,\mul_ln30_1_reg_886_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_1_reg_886[23]_i_2_n_0 ,\mul_ln30_1_reg_886[23]_i_3_n_0 ,\mul_ln30_1_reg_886[23]_i_4_n_0 ,\mul_ln30_1_reg_886[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_1_reg_886_reg[27]_i_1 
       (.CI(\mul_ln30_1_reg_886_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_1_reg_886_reg[27]_i_1_n_0 ,\mul_ln30_1_reg_886_reg[27]_i_1_n_1 ,\mul_ln30_1_reg_886_reg[27]_i_1_n_2 ,\mul_ln30_1_reg_886_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_1_reg_886[27]_i_2_n_0 ,\mul_ln30_1_reg_886[27]_i_3_n_0 ,\mul_ln30_1_reg_886[27]_i_4_n_0 ,\mul_ln30_1_reg_886[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_1_reg_886_reg[31]_i_1 
       (.CI(\mul_ln30_1_reg_886_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_1_reg_886_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_1_reg_886_reg[31]_i_1_n_1 ,\mul_ln30_1_reg_886_reg[31]_i_1_n_2 ,\mul_ln30_1_reg_886_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_1_reg_886[31]_i_2_n_0 ,\mul_ln30_1_reg_886[31]_i_3_n_0 ,\mul_ln30_1_reg_886[31]_i_4_n_0 ,\mul_ln30_1_reg_886[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(tmp_product__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(tmp_product__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_16
   (ap_enable_reg_pp0_iter1_reg,
    D,
    Q,
    dout_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout,
    tmp_product__0_0,
    x_TVALID_int_regslice,
    ap_enable_reg_pp0_iter5,
    y_TREADY_int_regslice);
  output ap_enable_reg_pp0_iter1_reg;
  output [31:0]D;
  input [1:0]Q;
  input [0:0]dout_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;
  input tmp_product__0_0;
  input x_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter5;
  input y_TREADY_int_regslice;

  wire [31:0]D;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [0:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_2_reg_891[19]_i_2_n_0 ;
  wire \mul_ln30_2_reg_891[19]_i_3_n_0 ;
  wire \mul_ln30_2_reg_891[19]_i_4_n_0 ;
  wire \mul_ln30_2_reg_891[23]_i_2_n_0 ;
  wire \mul_ln30_2_reg_891[23]_i_3_n_0 ;
  wire \mul_ln30_2_reg_891[23]_i_4_n_0 ;
  wire \mul_ln30_2_reg_891[23]_i_5_n_0 ;
  wire \mul_ln30_2_reg_891[27]_i_2_n_0 ;
  wire \mul_ln30_2_reg_891[27]_i_3_n_0 ;
  wire \mul_ln30_2_reg_891[27]_i_4_n_0 ;
  wire \mul_ln30_2_reg_891[27]_i_5_n_0 ;
  wire \mul_ln30_2_reg_891[31]_i_2_n_0 ;
  wire \mul_ln30_2_reg_891[31]_i_3_n_0 ;
  wire \mul_ln30_2_reg_891[31]_i_4_n_0 ;
  wire \mul_ln30_2_reg_891[31]_i_5_n_0 ;
  wire \mul_ln30_2_reg_891_reg[19]_i_1_n_0 ;
  wire \mul_ln30_2_reg_891_reg[19]_i_1_n_1 ;
  wire \mul_ln30_2_reg_891_reg[19]_i_1_n_2 ;
  wire \mul_ln30_2_reg_891_reg[19]_i_1_n_3 ;
  wire \mul_ln30_2_reg_891_reg[23]_i_1_n_0 ;
  wire \mul_ln30_2_reg_891_reg[23]_i_1_n_1 ;
  wire \mul_ln30_2_reg_891_reg[23]_i_1_n_2 ;
  wire \mul_ln30_2_reg_891_reg[23]_i_1_n_3 ;
  wire \mul_ln30_2_reg_891_reg[27]_i_1_n_0 ;
  wire \mul_ln30_2_reg_891_reg[27]_i_1_n_1 ;
  wire \mul_ln30_2_reg_891_reg[27]_i_1_n_2 ;
  wire \mul_ln30_2_reg_891_reg[27]_i_1_n_3 ;
  wire \mul_ln30_2_reg_891_reg[31]_i_1_n_1 ;
  wire \mul_ln30_2_reg_891_reg[31]_i_1_n_2 ;
  wire \mul_ln30_2_reg_891_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire x_TVALID_int_regslice;
  wire y_TREADY_int_regslice;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_2_reg_891_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(ap_enable_reg_pp0_iter1_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_2_reg_891[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_2_reg_891[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_2_reg_891[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_2_reg_891[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_2_reg_891[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_2_reg_891[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_2_reg_891[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_2_reg_891[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_2_reg_891[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_2_reg_891[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_2_reg_891[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_2_reg_891[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_2_reg_891[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_2_reg_891[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_2_reg_891[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_2_reg_891[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_2_reg_891_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_2_reg_891_reg[19]_i_1_n_0 ,\mul_ln30_2_reg_891_reg[19]_i_1_n_1 ,\mul_ln30_2_reg_891_reg[19]_i_1_n_2 ,\mul_ln30_2_reg_891_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_2_reg_891[19]_i_2_n_0 ,\mul_ln30_2_reg_891[19]_i_3_n_0 ,\mul_ln30_2_reg_891[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_2_reg_891_reg[23]_i_1 
       (.CI(\mul_ln30_2_reg_891_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_2_reg_891_reg[23]_i_1_n_0 ,\mul_ln30_2_reg_891_reg[23]_i_1_n_1 ,\mul_ln30_2_reg_891_reg[23]_i_1_n_2 ,\mul_ln30_2_reg_891_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_2_reg_891[23]_i_2_n_0 ,\mul_ln30_2_reg_891[23]_i_3_n_0 ,\mul_ln30_2_reg_891[23]_i_4_n_0 ,\mul_ln30_2_reg_891[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_2_reg_891_reg[27]_i_1 
       (.CI(\mul_ln30_2_reg_891_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_2_reg_891_reg[27]_i_1_n_0 ,\mul_ln30_2_reg_891_reg[27]_i_1_n_1 ,\mul_ln30_2_reg_891_reg[27]_i_1_n_2 ,\mul_ln30_2_reg_891_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_2_reg_891[27]_i_2_n_0 ,\mul_ln30_2_reg_891[27]_i_3_n_0 ,\mul_ln30_2_reg_891[27]_i_4_n_0 ,\mul_ln30_2_reg_891[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_2_reg_891_reg[31]_i_1 
       (.CI(\mul_ln30_2_reg_891_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_2_reg_891_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_2_reg_891_reg[31]_i_1_n_1 ,\mul_ln30_2_reg_891_reg[31]_i_1_n_2 ,\mul_ln30_2_reg_891_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_2_reg_891[31]_i_2_n_0 ,\mul_ln30_2_reg_891[31]_i_3_n_0 ,\mul_ln30_2_reg_891[31]_i_4_n_0 ,\mul_ln30_2_reg_891[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(ap_enable_reg_pp0_iter1_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(ap_enable_reg_pp0_iter1_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h88080808)) 
    tmp_product_i_1__4
       (.I0(tmp_product__0_0),
        .I1(x_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(Q[1]),
        .I4(y_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_17
   (D,
    Q,
    dout_reg_0,
    dout_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]dout_reg_0;
  input dout_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [0:0]dout_reg_0;
  wire dout_reg_1;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_3_reg_896[19]_i_2_n_0 ;
  wire \mul_ln30_3_reg_896[19]_i_3_n_0 ;
  wire \mul_ln30_3_reg_896[19]_i_4_n_0 ;
  wire \mul_ln30_3_reg_896[23]_i_2_n_0 ;
  wire \mul_ln30_3_reg_896[23]_i_3_n_0 ;
  wire \mul_ln30_3_reg_896[23]_i_4_n_0 ;
  wire \mul_ln30_3_reg_896[23]_i_5_n_0 ;
  wire \mul_ln30_3_reg_896[27]_i_2_n_0 ;
  wire \mul_ln30_3_reg_896[27]_i_3_n_0 ;
  wire \mul_ln30_3_reg_896[27]_i_4_n_0 ;
  wire \mul_ln30_3_reg_896[27]_i_5_n_0 ;
  wire \mul_ln30_3_reg_896[31]_i_2_n_0 ;
  wire \mul_ln30_3_reg_896[31]_i_3_n_0 ;
  wire \mul_ln30_3_reg_896[31]_i_4_n_0 ;
  wire \mul_ln30_3_reg_896[31]_i_5_n_0 ;
  wire \mul_ln30_3_reg_896_reg[19]_i_1_n_0 ;
  wire \mul_ln30_3_reg_896_reg[19]_i_1_n_1 ;
  wire \mul_ln30_3_reg_896_reg[19]_i_1_n_2 ;
  wire \mul_ln30_3_reg_896_reg[19]_i_1_n_3 ;
  wire \mul_ln30_3_reg_896_reg[23]_i_1_n_0 ;
  wire \mul_ln30_3_reg_896_reg[23]_i_1_n_1 ;
  wire \mul_ln30_3_reg_896_reg[23]_i_1_n_2 ;
  wire \mul_ln30_3_reg_896_reg[23]_i_1_n_3 ;
  wire \mul_ln30_3_reg_896_reg[27]_i_1_n_0 ;
  wire \mul_ln30_3_reg_896_reg[27]_i_1_n_1 ;
  wire \mul_ln30_3_reg_896_reg[27]_i_1_n_2 ;
  wire \mul_ln30_3_reg_896_reg[27]_i_1_n_3 ;
  wire \mul_ln30_3_reg_896_reg[31]_i_1_n_1 ;
  wire \mul_ln30_3_reg_896_reg[31]_i_1_n_2 ;
  wire \mul_ln30_3_reg_896_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_3_reg_896_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_3_reg_896[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_3_reg_896[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_3_reg_896[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_3_reg_896[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_3_reg_896[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_3_reg_896[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_3_reg_896[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_3_reg_896[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_3_reg_896[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_3_reg_896[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_3_reg_896[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_3_reg_896[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_3_reg_896[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_3_reg_896[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_3_reg_896[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_3_reg_896[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_3_reg_896_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_3_reg_896_reg[19]_i_1_n_0 ,\mul_ln30_3_reg_896_reg[19]_i_1_n_1 ,\mul_ln30_3_reg_896_reg[19]_i_1_n_2 ,\mul_ln30_3_reg_896_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_3_reg_896[19]_i_2_n_0 ,\mul_ln30_3_reg_896[19]_i_3_n_0 ,\mul_ln30_3_reg_896[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_3_reg_896_reg[23]_i_1 
       (.CI(\mul_ln30_3_reg_896_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_3_reg_896_reg[23]_i_1_n_0 ,\mul_ln30_3_reg_896_reg[23]_i_1_n_1 ,\mul_ln30_3_reg_896_reg[23]_i_1_n_2 ,\mul_ln30_3_reg_896_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_3_reg_896[23]_i_2_n_0 ,\mul_ln30_3_reg_896[23]_i_3_n_0 ,\mul_ln30_3_reg_896[23]_i_4_n_0 ,\mul_ln30_3_reg_896[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_3_reg_896_reg[27]_i_1 
       (.CI(\mul_ln30_3_reg_896_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_3_reg_896_reg[27]_i_1_n_0 ,\mul_ln30_3_reg_896_reg[27]_i_1_n_1 ,\mul_ln30_3_reg_896_reg[27]_i_1_n_2 ,\mul_ln30_3_reg_896_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_3_reg_896[27]_i_2_n_0 ,\mul_ln30_3_reg_896[27]_i_3_n_0 ,\mul_ln30_3_reg_896[27]_i_4_n_0 ,\mul_ln30_3_reg_896[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_3_reg_896_reg[31]_i_1 
       (.CI(\mul_ln30_3_reg_896_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_3_reg_896_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_3_reg_896_reg[31]_i_1_n_1 ,\mul_ln30_3_reg_896_reg[31]_i_1_n_2 ,\mul_ln30_3_reg_896_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_3_reg_896[31]_i_2_n_0 ,\mul_ln30_3_reg_896[31]_i_3_n_0 ,\mul_ln30_3_reg_896[31]_i_4_n_0 ,\mul_ln30_3_reg_896[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(dout_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_18
   (D,
    Q,
    dout_reg_0,
    dout_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]dout_reg_0;
  input dout_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [0:0]dout_reg_0;
  wire dout_reg_1;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_4_reg_901[19]_i_2_n_0 ;
  wire \mul_ln30_4_reg_901[19]_i_3_n_0 ;
  wire \mul_ln30_4_reg_901[19]_i_4_n_0 ;
  wire \mul_ln30_4_reg_901[23]_i_2_n_0 ;
  wire \mul_ln30_4_reg_901[23]_i_3_n_0 ;
  wire \mul_ln30_4_reg_901[23]_i_4_n_0 ;
  wire \mul_ln30_4_reg_901[23]_i_5_n_0 ;
  wire \mul_ln30_4_reg_901[27]_i_2_n_0 ;
  wire \mul_ln30_4_reg_901[27]_i_3_n_0 ;
  wire \mul_ln30_4_reg_901[27]_i_4_n_0 ;
  wire \mul_ln30_4_reg_901[27]_i_5_n_0 ;
  wire \mul_ln30_4_reg_901[31]_i_2_n_0 ;
  wire \mul_ln30_4_reg_901[31]_i_3_n_0 ;
  wire \mul_ln30_4_reg_901[31]_i_4_n_0 ;
  wire \mul_ln30_4_reg_901[31]_i_5_n_0 ;
  wire \mul_ln30_4_reg_901_reg[19]_i_1_n_0 ;
  wire \mul_ln30_4_reg_901_reg[19]_i_1_n_1 ;
  wire \mul_ln30_4_reg_901_reg[19]_i_1_n_2 ;
  wire \mul_ln30_4_reg_901_reg[19]_i_1_n_3 ;
  wire \mul_ln30_4_reg_901_reg[23]_i_1_n_0 ;
  wire \mul_ln30_4_reg_901_reg[23]_i_1_n_1 ;
  wire \mul_ln30_4_reg_901_reg[23]_i_1_n_2 ;
  wire \mul_ln30_4_reg_901_reg[23]_i_1_n_3 ;
  wire \mul_ln30_4_reg_901_reg[27]_i_1_n_0 ;
  wire \mul_ln30_4_reg_901_reg[27]_i_1_n_1 ;
  wire \mul_ln30_4_reg_901_reg[27]_i_1_n_2 ;
  wire \mul_ln30_4_reg_901_reg[27]_i_1_n_3 ;
  wire \mul_ln30_4_reg_901_reg[31]_i_1_n_1 ;
  wire \mul_ln30_4_reg_901_reg[31]_i_1_n_2 ;
  wire \mul_ln30_4_reg_901_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_4_reg_901_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_4_reg_901[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_4_reg_901[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_4_reg_901[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_4_reg_901[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_4_reg_901[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_4_reg_901[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_4_reg_901[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_4_reg_901[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_4_reg_901[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_4_reg_901[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_4_reg_901[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_4_reg_901[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_4_reg_901[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_4_reg_901[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_4_reg_901[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_4_reg_901[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_4_reg_901_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_4_reg_901_reg[19]_i_1_n_0 ,\mul_ln30_4_reg_901_reg[19]_i_1_n_1 ,\mul_ln30_4_reg_901_reg[19]_i_1_n_2 ,\mul_ln30_4_reg_901_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_4_reg_901[19]_i_2_n_0 ,\mul_ln30_4_reg_901[19]_i_3_n_0 ,\mul_ln30_4_reg_901[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_4_reg_901_reg[23]_i_1 
       (.CI(\mul_ln30_4_reg_901_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_4_reg_901_reg[23]_i_1_n_0 ,\mul_ln30_4_reg_901_reg[23]_i_1_n_1 ,\mul_ln30_4_reg_901_reg[23]_i_1_n_2 ,\mul_ln30_4_reg_901_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_4_reg_901[23]_i_2_n_0 ,\mul_ln30_4_reg_901[23]_i_3_n_0 ,\mul_ln30_4_reg_901[23]_i_4_n_0 ,\mul_ln30_4_reg_901[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_4_reg_901_reg[27]_i_1 
       (.CI(\mul_ln30_4_reg_901_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_4_reg_901_reg[27]_i_1_n_0 ,\mul_ln30_4_reg_901_reg[27]_i_1_n_1 ,\mul_ln30_4_reg_901_reg[27]_i_1_n_2 ,\mul_ln30_4_reg_901_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_4_reg_901[27]_i_2_n_0 ,\mul_ln30_4_reg_901[27]_i_3_n_0 ,\mul_ln30_4_reg_901[27]_i_4_n_0 ,\mul_ln30_4_reg_901[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_4_reg_901_reg[31]_i_1 
       (.CI(\mul_ln30_4_reg_901_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_4_reg_901_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_4_reg_901_reg[31]_i_1_n_1 ,\mul_ln30_4_reg_901_reg[31]_i_1_n_2 ,\mul_ln30_4_reg_901_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_4_reg_901[31]_i_2_n_0 ,\mul_ln30_4_reg_901[31]_i_3_n_0 ,\mul_ln30_4_reg_901[31]_i_4_n_0 ,\mul_ln30_4_reg_901[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(dout_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_19
   (D,
    Q,
    dout_reg_0,
    dout_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]dout_reg_0;
  input dout_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [0:0]dout_reg_0;
  wire dout_reg_1;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_5_reg_906[19]_i_2_n_0 ;
  wire \mul_ln30_5_reg_906[19]_i_3_n_0 ;
  wire \mul_ln30_5_reg_906[19]_i_4_n_0 ;
  wire \mul_ln30_5_reg_906[23]_i_2_n_0 ;
  wire \mul_ln30_5_reg_906[23]_i_3_n_0 ;
  wire \mul_ln30_5_reg_906[23]_i_4_n_0 ;
  wire \mul_ln30_5_reg_906[23]_i_5_n_0 ;
  wire \mul_ln30_5_reg_906[27]_i_2_n_0 ;
  wire \mul_ln30_5_reg_906[27]_i_3_n_0 ;
  wire \mul_ln30_5_reg_906[27]_i_4_n_0 ;
  wire \mul_ln30_5_reg_906[27]_i_5_n_0 ;
  wire \mul_ln30_5_reg_906[31]_i_2_n_0 ;
  wire \mul_ln30_5_reg_906[31]_i_3_n_0 ;
  wire \mul_ln30_5_reg_906[31]_i_4_n_0 ;
  wire \mul_ln30_5_reg_906[31]_i_5_n_0 ;
  wire \mul_ln30_5_reg_906_reg[19]_i_1_n_0 ;
  wire \mul_ln30_5_reg_906_reg[19]_i_1_n_1 ;
  wire \mul_ln30_5_reg_906_reg[19]_i_1_n_2 ;
  wire \mul_ln30_5_reg_906_reg[19]_i_1_n_3 ;
  wire \mul_ln30_5_reg_906_reg[23]_i_1_n_0 ;
  wire \mul_ln30_5_reg_906_reg[23]_i_1_n_1 ;
  wire \mul_ln30_5_reg_906_reg[23]_i_1_n_2 ;
  wire \mul_ln30_5_reg_906_reg[23]_i_1_n_3 ;
  wire \mul_ln30_5_reg_906_reg[27]_i_1_n_0 ;
  wire \mul_ln30_5_reg_906_reg[27]_i_1_n_1 ;
  wire \mul_ln30_5_reg_906_reg[27]_i_1_n_2 ;
  wire \mul_ln30_5_reg_906_reg[27]_i_1_n_3 ;
  wire \mul_ln30_5_reg_906_reg[31]_i_1_n_1 ;
  wire \mul_ln30_5_reg_906_reg[31]_i_1_n_2 ;
  wire \mul_ln30_5_reg_906_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_5_reg_906_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_5_reg_906[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_5_reg_906[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_5_reg_906[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_5_reg_906[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_5_reg_906[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_5_reg_906[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_5_reg_906[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_5_reg_906[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_5_reg_906[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_5_reg_906[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_5_reg_906[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_5_reg_906[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_5_reg_906[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_5_reg_906[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_5_reg_906[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_5_reg_906[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_5_reg_906_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_5_reg_906_reg[19]_i_1_n_0 ,\mul_ln30_5_reg_906_reg[19]_i_1_n_1 ,\mul_ln30_5_reg_906_reg[19]_i_1_n_2 ,\mul_ln30_5_reg_906_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_5_reg_906[19]_i_2_n_0 ,\mul_ln30_5_reg_906[19]_i_3_n_0 ,\mul_ln30_5_reg_906[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_5_reg_906_reg[23]_i_1 
       (.CI(\mul_ln30_5_reg_906_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_5_reg_906_reg[23]_i_1_n_0 ,\mul_ln30_5_reg_906_reg[23]_i_1_n_1 ,\mul_ln30_5_reg_906_reg[23]_i_1_n_2 ,\mul_ln30_5_reg_906_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_5_reg_906[23]_i_2_n_0 ,\mul_ln30_5_reg_906[23]_i_3_n_0 ,\mul_ln30_5_reg_906[23]_i_4_n_0 ,\mul_ln30_5_reg_906[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_5_reg_906_reg[27]_i_1 
       (.CI(\mul_ln30_5_reg_906_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_5_reg_906_reg[27]_i_1_n_0 ,\mul_ln30_5_reg_906_reg[27]_i_1_n_1 ,\mul_ln30_5_reg_906_reg[27]_i_1_n_2 ,\mul_ln30_5_reg_906_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_5_reg_906[27]_i_2_n_0 ,\mul_ln30_5_reg_906[27]_i_3_n_0 ,\mul_ln30_5_reg_906[27]_i_4_n_0 ,\mul_ln30_5_reg_906[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_5_reg_906_reg[31]_i_1 
       (.CI(\mul_ln30_5_reg_906_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_5_reg_906_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_5_reg_906_reg[31]_i_1_n_1 ,\mul_ln30_5_reg_906_reg[31]_i_1_n_2 ,\mul_ln30_5_reg_906_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_5_reg_906[31]_i_2_n_0 ,\mul_ln30_5_reg_906[31]_i_3_n_0 ,\mul_ln30_5_reg_906[31]_i_4_n_0 ,\mul_ln30_5_reg_906[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(dout_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(dout_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_20
   (D,
    Q,
    dout_reg_0,
    tmp_product__0_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    tmp_product_0,
    dout);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]dout_reg_0;
  input tmp_product__0_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_0 ;
  wire [0:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln30_6_reg_911[19]_i_2_n_0 ;
  wire \mul_ln30_6_reg_911[19]_i_3_n_0 ;
  wire \mul_ln30_6_reg_911[19]_i_4_n_0 ;
  wire \mul_ln30_6_reg_911[23]_i_2_n_0 ;
  wire \mul_ln30_6_reg_911[23]_i_3_n_0 ;
  wire \mul_ln30_6_reg_911[23]_i_4_n_0 ;
  wire \mul_ln30_6_reg_911[23]_i_5_n_0 ;
  wire \mul_ln30_6_reg_911[27]_i_2_n_0 ;
  wire \mul_ln30_6_reg_911[27]_i_3_n_0 ;
  wire \mul_ln30_6_reg_911[27]_i_4_n_0 ;
  wire \mul_ln30_6_reg_911[27]_i_5_n_0 ;
  wire \mul_ln30_6_reg_911[31]_i_2_n_0 ;
  wire \mul_ln30_6_reg_911[31]_i_3_n_0 ;
  wire \mul_ln30_6_reg_911[31]_i_4_n_0 ;
  wire \mul_ln30_6_reg_911[31]_i_5_n_0 ;
  wire \mul_ln30_6_reg_911_reg[19]_i_1_n_0 ;
  wire \mul_ln30_6_reg_911_reg[19]_i_1_n_1 ;
  wire \mul_ln30_6_reg_911_reg[19]_i_1_n_2 ;
  wire \mul_ln30_6_reg_911_reg[19]_i_1_n_3 ;
  wire \mul_ln30_6_reg_911_reg[23]_i_1_n_0 ;
  wire \mul_ln30_6_reg_911_reg[23]_i_1_n_1 ;
  wire \mul_ln30_6_reg_911_reg[23]_i_1_n_2 ;
  wire \mul_ln30_6_reg_911_reg[23]_i_1_n_3 ;
  wire \mul_ln30_6_reg_911_reg[27]_i_1_n_0 ;
  wire \mul_ln30_6_reg_911_reg[27]_i_1_n_1 ;
  wire \mul_ln30_6_reg_911_reg[27]_i_1_n_2 ;
  wire \mul_ln30_6_reg_911_reg[27]_i_1_n_3 ;
  wire \mul_ln30_6_reg_911_reg[31]_i_1_n_1 ;
  wire \mul_ln30_6_reg_911_reg[31]_i_1_n_2 ;
  wire \mul_ln30_6_reg_911_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln30_6_reg_911_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(tmp_product__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln30_6_reg_911[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln30_6_reg_911[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln30_6_reg_911[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln30_6_reg_911[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln30_6_reg_911[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln30_6_reg_911[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln30_6_reg_911[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln30_6_reg_911[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln30_6_reg_911[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln30_6_reg_911[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln30_6_reg_911[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln30_6_reg_911[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln30_6_reg_911[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln30_6_reg_911[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln30_6_reg_911[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln30_6_reg_911[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_6_reg_911_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln30_6_reg_911_reg[19]_i_1_n_0 ,\mul_ln30_6_reg_911_reg[19]_i_1_n_1 ,\mul_ln30_6_reg_911_reg[19]_i_1_n_2 ,\mul_ln30_6_reg_911_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln30_6_reg_911[19]_i_2_n_0 ,\mul_ln30_6_reg_911[19]_i_3_n_0 ,\mul_ln30_6_reg_911[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_6_reg_911_reg[23]_i_1 
       (.CI(\mul_ln30_6_reg_911_reg[19]_i_1_n_0 ),
        .CO({\mul_ln30_6_reg_911_reg[23]_i_1_n_0 ,\mul_ln30_6_reg_911_reg[23]_i_1_n_1 ,\mul_ln30_6_reg_911_reg[23]_i_1_n_2 ,\mul_ln30_6_reg_911_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln30_6_reg_911[23]_i_2_n_0 ,\mul_ln30_6_reg_911[23]_i_3_n_0 ,\mul_ln30_6_reg_911[23]_i_4_n_0 ,\mul_ln30_6_reg_911[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_6_reg_911_reg[27]_i_1 
       (.CI(\mul_ln30_6_reg_911_reg[23]_i_1_n_0 ),
        .CO({\mul_ln30_6_reg_911_reg[27]_i_1_n_0 ,\mul_ln30_6_reg_911_reg[27]_i_1_n_1 ,\mul_ln30_6_reg_911_reg[27]_i_1_n_2 ,\mul_ln30_6_reg_911_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln30_6_reg_911[27]_i_2_n_0 ,\mul_ln30_6_reg_911[27]_i_3_n_0 ,\mul_ln30_6_reg_911[27]_i_4_n_0 ,\mul_ln30_6_reg_911[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln30_6_reg_911_reg[31]_i_1 
       (.CI(\mul_ln30_6_reg_911_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln30_6_reg_911_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln30_6_reg_911_reg[31]_i_1_n_1 ,\mul_ln30_6_reg_911_reg[31]_i_1_n_2 ,\mul_ln30_6_reg_911_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln30_6_reg_911[31]_i_2_n_0 ,\mul_ln30_6_reg_911[31]_i_3_n_0 ,\mul_ln30_6_reg_911[31]_i_4_n_0 ,\mul_ln30_6_reg_911[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(tmp_product__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dout_reg_0),
        .CEA2(tmp_product__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both
   (\shift_reg_0_reg[31] ,
    x_TVALID_int_regslice,
    ack_in,
    x_TDATA_int_regslice,
    Q,
    ap_loop_init,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    x_TVALID,
    SR,
    ap_clk,
    x_TDATA,
    ap_rst_n);
  output [31:0]\shift_reg_0_reg[31] ;
  output x_TVALID_int_regslice;
  output ack_in;
  output [31:0]x_TDATA_int_regslice;
  input [31:0]Q;
  input ap_loop_init;
  input [0:0]\B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [31:0]x_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_0;
  wire \B_V_data_1_state[0]_i_1__6_n_0 ;
  wire \B_V_data_1_state[1]_i_1__9_n_0 ;
  wire [0:0]\B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_rst_n;
  wire [31:0]\shift_reg_0_reg[31] ;
  wire [31:0]x_TDATA;
  wire [31:0]x_TDATA_int_regslice;
  wire x_TVALID;
  wire x_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(x_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(x_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(x_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(x_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(x_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(x_TVALID),
        .I4(ack_in),
        .I5(x_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg[1]_1 ),
        .I2(x_TVALID_int_regslice),
        .I3(ack_in),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__9_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_0 ),
        .Q(x_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_payload_B[0]),
        .I2(B_V_data_1_payload_A[0]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[10]_i_1 
       (.I0(Q[10]),
        .I1(B_V_data_1_payload_B[10]),
        .I2(B_V_data_1_payload_A[10]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [10]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[11]_i_1 
       (.I0(Q[11]),
        .I1(B_V_data_1_payload_B[11]),
        .I2(B_V_data_1_payload_A[11]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [11]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[12]_i_1 
       (.I0(Q[12]),
        .I1(B_V_data_1_payload_B[12]),
        .I2(B_V_data_1_payload_A[12]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [12]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[13]_i_1 
       (.I0(Q[13]),
        .I1(B_V_data_1_payload_B[13]),
        .I2(B_V_data_1_payload_A[13]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [13]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[14]_i_1 
       (.I0(Q[14]),
        .I1(B_V_data_1_payload_B[14]),
        .I2(B_V_data_1_payload_A[14]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [14]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[15]_i_1 
       (.I0(Q[15]),
        .I1(B_V_data_1_payload_B[15]),
        .I2(B_V_data_1_payload_A[15]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [15]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[16]_i_1 
       (.I0(Q[16]),
        .I1(B_V_data_1_payload_B[16]),
        .I2(B_V_data_1_payload_A[16]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [16]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[17]_i_1 
       (.I0(Q[17]),
        .I1(B_V_data_1_payload_B[17]),
        .I2(B_V_data_1_payload_A[17]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [17]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[18]_i_1 
       (.I0(Q[18]),
        .I1(B_V_data_1_payload_B[18]),
        .I2(B_V_data_1_payload_A[18]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [18]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[19]_i_1 
       (.I0(Q[19]),
        .I1(B_V_data_1_payload_B[19]),
        .I2(B_V_data_1_payload_A[19]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [19]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_payload_B[1]),
        .I2(B_V_data_1_payload_A[1]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[20]_i_1 
       (.I0(Q[20]),
        .I1(B_V_data_1_payload_B[20]),
        .I2(B_V_data_1_payload_A[20]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [20]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[21]_i_1 
       (.I0(Q[21]),
        .I1(B_V_data_1_payload_B[21]),
        .I2(B_V_data_1_payload_A[21]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [21]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[22]_i_1 
       (.I0(Q[22]),
        .I1(B_V_data_1_payload_B[22]),
        .I2(B_V_data_1_payload_A[22]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [22]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[23]_i_1 
       (.I0(Q[23]),
        .I1(B_V_data_1_payload_B[23]),
        .I2(B_V_data_1_payload_A[23]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [23]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[24]_i_1 
       (.I0(Q[24]),
        .I1(B_V_data_1_payload_B[24]),
        .I2(B_V_data_1_payload_A[24]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [24]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[25]_i_1 
       (.I0(Q[25]),
        .I1(B_V_data_1_payload_B[25]),
        .I2(B_V_data_1_payload_A[25]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [25]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[26]_i_1 
       (.I0(Q[26]),
        .I1(B_V_data_1_payload_B[26]),
        .I2(B_V_data_1_payload_A[26]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [26]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[27]_i_1 
       (.I0(Q[27]),
        .I1(B_V_data_1_payload_B[27]),
        .I2(B_V_data_1_payload_A[27]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [27]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[28]_i_1 
       (.I0(Q[28]),
        .I1(B_V_data_1_payload_B[28]),
        .I2(B_V_data_1_payload_A[28]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [28]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[29]_i_1 
       (.I0(Q[29]),
        .I1(B_V_data_1_payload_B[29]),
        .I2(B_V_data_1_payload_A[29]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [29]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[2]_i_1 
       (.I0(Q[2]),
        .I1(B_V_data_1_payload_B[2]),
        .I2(B_V_data_1_payload_A[2]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[30]_i_1 
       (.I0(Q[30]),
        .I1(B_V_data_1_payload_B[30]),
        .I2(B_V_data_1_payload_A[30]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [30]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[31]_i_2 
       (.I0(Q[31]),
        .I1(B_V_data_1_payload_B[31]),
        .I2(B_V_data_1_payload_A[31]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [31]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[3]_i_1 
       (.I0(Q[3]),
        .I1(B_V_data_1_payload_B[3]),
        .I2(B_V_data_1_payload_A[3]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[4]_i_1 
       (.I0(Q[4]),
        .I1(B_V_data_1_payload_B[4]),
        .I2(B_V_data_1_payload_A[4]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[5]_i_1 
       (.I0(Q[5]),
        .I1(B_V_data_1_payload_B[5]),
        .I2(B_V_data_1_payload_A[5]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[6]_i_1 
       (.I0(Q[6]),
        .I1(B_V_data_1_payload_B[6]),
        .I2(B_V_data_1_payload_A[6]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[7]_i_1 
       (.I0(Q[7]),
        .I1(B_V_data_1_payload_B[7]),
        .I2(B_V_data_1_payload_A[7]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[8]_i_1 
       (.I0(Q[8]),
        .I1(B_V_data_1_payload_B[8]),
        .I2(B_V_data_1_payload_A[8]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [8]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp1_data_V_fu_156[9]_i_1 
       (.I0(Q[9]),
        .I1(B_V_data_1_payload_B[9]),
        .I2(B_V_data_1_payload_A[9]),
        .I3(B_V_data_1_sel),
        .I4(ap_loop_init),
        .O(\shift_reg_0_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_10__3
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_11__3
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_12__3
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_13__3
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_14__3
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_15__3
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_16__3
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_17__3
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_1__3
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_2__3
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_3__3
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_4__3
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_5__3
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_6__3
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_7__3
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_8__3
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product__0_i_9__3
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_10__3
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_11__3
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_12__3
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_13__3
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__3
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__3
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_1__3
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_2__3
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_3__3
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_4__3
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_5__3
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__3
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__3
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__3
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__3
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(x_TDATA_int_regslice[23]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_4
   (y_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    E,
    y_TDATA,
    SR,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    y_TREADY,
    Q,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_payload_A_reg[31]_0 ,
    ap_rst_n);
  output y_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output [0:0]E;
  output [31:0]y_TDATA;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input y_TREADY;
  input [0:0]Q;
  input \B_V_data_1_state_reg[0]_1 ;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_0 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__5_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]y_TDATA;
  wire y_TREADY;
  wire y_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(y_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(y_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(y_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(y_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[1]_i_1__5_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_0 ),
        .Q(y_TREADY_int_regslice),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q),
        .I1(E),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \shift_reg_0[31]_i_1 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(y_TREADY_int_regslice),
        .I3(y_TREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(y_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0
   (x_TKEEP_int_regslice,
    Q,
    \B_V_data_1_state_reg[1]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    x_TKEEP,
    ap_rst_n);
  output [3:0]x_TKEEP_int_regslice;
  input [0:0]Q;
  input \B_V_data_1_state_reg[1]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [3:0]x_TKEEP;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__1_n_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_0;
  wire \B_V_data_1_state[0]_i_1__7_n_0 ;
  wire \B_V_data_1_state[1]_i_1__6_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]x_TKEEP;
  wire [3:0]x_TKEEP_int_regslice;
  wire x_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_0 ),
        .D(x_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_0 ),
        .D(x_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_0 ),
        .D(x_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_0 ),
        .D(x_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__6_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_841_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(x_TKEEP_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_841_pp0_iter3_reg_reg[1]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(x_TKEEP_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_841_pp0_iter3_reg_reg[2]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(x_TKEEP_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_841_pp0_iter3_reg_reg[3]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(x_TKEEP_int_regslice[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_2
   (x_TSTRB_int_regslice,
    Q,
    \B_V_data_1_state_reg[0]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    x_TSTRB,
    ap_rst_n);
  output [3:0]x_TSTRB_int_regslice;
  input [0:0]Q;
  input \B_V_data_1_state_reg[0]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [3:0]x_TSTRB;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__2_n_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_0;
  wire \B_V_data_1_state[0]_i_1__8_n_0 ;
  wire \B_V_data_1_state[1]_i_1__12_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]x_TSTRB;
  wire [3:0]x_TSTRB_int_regslice;
  wire x_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__2_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_0 ),
        .D(x_TSTRB[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_0 ),
        .D(x_TSTRB[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_0 ),
        .D(x_TSTRB[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_0 ),
        .D(x_TSTRB[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TSTRB[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TSTRB[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TSTRB[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(x_TSTRB[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__12_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__12_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_846_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(x_TSTRB_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_846_pp0_iter3_reg_reg[1]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(x_TSTRB_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_846_pp0_iter3_reg_reg[2]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(x_TSTRB_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_846_pp0_iter3_reg_reg[3]_srl3_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(x_TSTRB_int_regslice[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_7
   (y_TKEEP,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    D,
    ap_rst_n);
  output [3:0]y_TKEEP;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]D;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1_n_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__4_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [3:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]y_TKEEP;
  wire y_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__4_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(y_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(y_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TKEEP[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(y_TKEEP[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TKEEP[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(y_TKEEP[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_9
   (y_TSTRB,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    D,
    ap_rst_n);
  output [3:0]y_TSTRB;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]D;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__0_n_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [3:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire y_TREADY;
  wire [3:0]y_TSTRB;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(y_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(y_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TSTRB[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(y_TSTRB[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TSTRB[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(y_TSTRB[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1
   (x_TDEST_int_regslice,
    Q,
    \B_V_data_1_state_reg[0]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    ap_rst_n,
    x_TDEST);
  output x_TDEST_int_regslice;
  input [0:0]Q;
  input \B_V_data_1_state_reg[0]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]x_TDEST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__6_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__6_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__12_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__12_n_0;
  wire \B_V_data_1_state[0]_i_1__12_n_0 ;
  wire \B_V_data_1_state[1]_i_1__10_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]x_TDEST;
  wire x_TDEST_int_regslice;
  wire x_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__6 
       (.I0(x_TDEST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__6_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__6_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__6 
       (.I0(x_TDEST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__6_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__6_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__12
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__12_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__12_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__12
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__12_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__12_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__10_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_866_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(x_TDEST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_0
   (x_TID_int_regslice,
    Q,
    \B_V_data_1_state_reg[1]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    ap_rst_n,
    x_TID);
  output x_TID_int_regslice;
  input [0:0]Q;
  input \B_V_data_1_state_reg[1]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]x_TID;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__5_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__5_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_0;
  wire \B_V_data_1_state[0]_i_1__11_n_0 ;
  wire \B_V_data_1_state[1]_i_1__8_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]x_TID;
  wire x_TID_int_regslice;
  wire x_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__5 
       (.I0(x_TID),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__5_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__5_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__5 
       (.I0(x_TID),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__5_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__5_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__8_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_861_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(x_TID_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_1
   (grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready,
    B_V_data_1_payload_B,
    B_V_data_1_sel,
    B_V_data_1_payload_A,
    \ap_CS_fsm_reg[19] ,
    x_TLAST_int_regslice,
    ap_enable_reg_pp0_iter1,
    ap_block_pp0_stage0_11001,
    Q,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg,
    \B_V_data_1_state_reg[0]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    ap_rst_n,
    x_TLAST);
  output grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready;
  output B_V_data_1_payload_B;
  output B_V_data_1_sel;
  output B_V_data_1_payload_A;
  output \ap_CS_fsm_reg[19] ;
  output x_TLAST_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp0_stage0_11001;
  input [1:0]Q;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  input \B_V_data_1_state_reg[0]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]x_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__4_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__4_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_0;
  wire \B_V_data_1_state[0]_i_1__10_n_0 ;
  wire \B_V_data_1_state[1]_i_1__11_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg;
  wire [0:0]x_TLAST;
  wire x_TLAST_int_regslice;
  wire x_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__4 
       (.I0(x_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__4_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__4_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__4 
       (.I0(x_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__4_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__4_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__11_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__11_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h20222000)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_ready),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_856_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(x_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_10
   (y_TUSER,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER);
  output [0:0]y_TUSER;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state[1]_i_1__3_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER;
  wire y_TREADY;
  wire [0:0]y_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__3_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(y_TUSER));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_3
   (x_TUSER_int_regslice,
    Q,
    \B_V_data_1_state_reg[1]_0 ,
    x_TVALID,
    SR,
    ap_clk,
    ap_rst_n,
    x_TUSER);
  output x_TUSER_int_regslice;
  input [0:0]Q;
  input \B_V_data_1_state_reg[1]_0 ;
  input x_TVALID;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]x_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__3_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_0;
  wire \B_V_data_1_state[0]_i_1__9_n_0 ;
  wire \B_V_data_1_state[1]_i_1__7_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]x_TUSER;
  wire x_TUSER_int_regslice;
  wire x_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(x_TUSER),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__3 
       (.I0(x_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__3_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__3_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(x_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q),
        .I3(x_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(x_TVALID),
        .O(\B_V_data_1_state[1]_i_1__7_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_851_pp0_iter3_reg_reg[0]_srl3_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(x_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_5
   (y_TDEST,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST);
  output [0:0]y_TDEST;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_0;
  wire \B_V_data_1_state[0]_i_1__5_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST;
  wire [0:0]y_TDEST;
  wire y_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TDEST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(y_TDEST));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_6
   (y_TID,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID);
  output [0:0]y_TID;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_0;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state[1]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID;
  wire [0:0]y_TID;
  wire y_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TID),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(y_TID));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_8
   (y_TLAST,
    y_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST);
  output [0:0]y_TLAST;
  input y_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_0;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST;
  wire [0:0]y_TLAST;
  wire y_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170_y_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(y_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(y_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \y_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(y_TLAST));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
