<stg><name>canonize_tree</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)

]]></Node>
<StgValue><ssdm name="val_assign_loc_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
._crit_edge.i.i:0  %i_0_i_i = phi i9 [ %i, %0 ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i:1  %icmp_ln13 = icmp eq i9 %i_0_i_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i:3  %i = add i9 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:4  br i1 %icmp_ln13, label %.preheader124.i.i.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln14 = zext i9 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="symbol_bits_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="8">
<![CDATA[
:3  store i5 0, i5* %symbol_bits_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
.preheader124.i.i.preheader:0  %length_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="length_V_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.i.i.preheader:1  store i32 64, i32* %length_V_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.i.i.preheader:2  br label %.preheader124.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader124.i.i:0  %p_066_0_i_i = phi i32 [ %count_V_2, %.loopexit.i.i ], [ 0, %.preheader124.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_066_0_i_i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader124.i.i:1  %i_op_assign = phi i32 [ %k, %.loopexit.i.i ], [ 0, %.preheader124.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.i.i:2  %icmp_ln23 = icmp eq i32 %i_op_assign, %val_assign_loc_read

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader124.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124.i.i:4  %k = add nsw i32 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124.i.i:5  br i1 %icmp_ln23, label %.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln879 = icmp eq i32 %p_066_0_i_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln879, label %hls_label_0.preheader, label %.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0.preheader:0  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %t_V = load i32* %length_V_1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:3  %length_V = add i32 %t_V, -1

]]></Node>
<StgValue><ssdm name="length_V"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:4  %zext_ln544 = zext i32 %length_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %codeword_length_hist = getelementptr [64 x i32]* %codeword_length_histogram_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="codeword_length_hist"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:6  %count_V = load i32* %codeword_length_hist, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 1, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:6  %count_V = load i32* %codeword_length_hist, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:7  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %icmp_ln879_5 = icmp eq i32 %count_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0:9  br i1 %icmp_ln879_5, label %hls_label_0.hls_label_0_crit_edge, label %.loopexit.i.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
hls_label_0.hls_label_0_crit_edge:0  store i32 %length_V, i32* %length_V_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0.hls_label_0_crit_edge:1  br label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.loopexit.i.i.loopexit:0  store i32 %length_V, i32* %length_V_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.loopexit:1  br label %.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i.i:2  %zext_ln35 = zext i32 %i_op_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i.i:3  %sorted_value_V_addr = getelementptr [256 x i32]* %sorted_value_V, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="sorted_value_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
.loopexit.i.i:4  %val = load i32* %sorted_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i.i:0  %t_V_7 = phi i32 [ %p_066_0_i_i, %1 ], [ %count_V, %.loopexit.i.i.loopexit ]

]]></Node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i.i:1  %length_V_1_load = load i32* %length_V_1

]]></Node>
<StgValue><ssdm name="length_V_1_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
.loopexit.i.i:4  %val = load i32* %sorted_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i.i:5  %sext_ln36 = sext i32 %val to i64

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32">
<![CDATA[
.loopexit.i.i:6  %trunc_ln209 = trunc i32 %length_V_1_load to i5

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i.i:7  %symbol_bits_V_addr_2 = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="symbol_bits_V_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="5" op_1_bw="8">
<![CDATA[
.loopexit.i.i:8  store i5 %trunc_ln209, i5* %symbol_bits_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i.i:9  %count_V_2 = add i32 -1, %t_V_7

]]></Node>
<StgValue><ssdm name="count_V_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i:10  br label %.preheader124.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
