INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_2_tb_mux2-1-2bitwide/lab1_2_tb_mux2-1-2bitwide.srcs/sources_1/imports/lab1_2_tb_mux2-1-2bitwide/mux_2bit_2_to_1_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_2_to_1_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_2_tb_mux2-1-2bitwide/lab1_2_tb_mux2-1-2bitwide.srcs/sources_1/imports/lab1_2_tb_mux2-1-2bitwide/mux_2bit_2_to_1_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_2_to_1_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_2_tb_mux2-1-2bitwide/lab1_2_tb_mux2-1-2bitwide.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
