#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 19 19:29:22 2019
# Process ID: 2084
# Current directory: C:/Verilog/02_11/assign_boolean
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18488 C:\Verilog\02_11\assign_boolean\assign_boolean.xpr
# Log file: C:/Verilog/02_11/assign_boolean/vivado.log
# Journal file: C:/Verilog/02_11/assign_boolean\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/02_11/assign_boolean/assign_boolean.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 721.867 ; gain = 84.883
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/02_11/assign_boolean/assign_boolean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/02_11/assign_boolean/assign_boolean.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_11/assign_boolean/assign_boolean.srcs/sources_1/new/boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_11/assign_boolean/assign_boolean.srcs/sim_1/new/boolean_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/02_11/assign_boolean/assign_boolean.sim/sim_1/behav/xsim'
"xelab -wto 095434254757411b9c49f74e722fa776 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_TB_behav xil_defaultlib.boolean_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 095434254757411b9c49f74e722fa776 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_TB_behav xil_defaultlib.boolean_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.boolean
Compiling module xil_defaultlib.boolean_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot boolean_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Verilog/02_11/assign_boolean/assign_boolean.sim/sim_1/behav/xsim/xsim.dir/boolean_TB_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 109.359 ; gain = 17.863
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 19:34:34 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 727.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/02_11/assign_boolean/assign_boolean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "boolean_TB_behav -key {Behavioral:sim_1:Functional:boolean_TB} -tclbatch {boolean_TB.tcl} -view {C:/Verilog/02_11/assign_boolean/boolean_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Verilog/02_11/assign_boolean/boolean_TB_behav.wcfg
source boolean_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Verilog/02_11/assign_boolean/assign_boolean.srcs/sim_1/new/boolean_TB.v" Line 39
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 728.586 ; gain = 0.922
INFO: [USF-XSim-96] XSim completed. Design snapshot 'boolean_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 728.586 ; gain = 0.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 750.164 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 19:37:08 2019...
