<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Trident\device\devspec\diag?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Trident/device/devspec/diag/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xd_4ccb95b84dca99bd--57378f19-167a36c394b--7b8a" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="title:1;14:26">Using the PCIe Analyzer</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="body:1;17:24">
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:1;20:21">The PCIe Analyzer feature is available in ChipLink and the MRPC interface.</p>
      <section audience="PMCInternal" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="section:1;24:33">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:2;27:24">NOTE: Moved this new content to the parent topic, "PCIe Analyzer"</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:3;30:25"/>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:4;33:24">The ARAM interrupt is always enabled in Switchtec. When ARAM is triggered either by TLP hitting the configured ARAM rules or force trigger operation. That is to say, user has to start ARAM or manually force trigger the ARAM before ARAM being able to fire interrupt to FW.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:5;36:24">Firmware in Switchtec would detect the fired interrupt event and output some information through the UART interface.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:6;39:24">
            <image audience="PMCInternal" href="graphics/trident_diag_pcie_analyzer_aram_trigger.png" width="653" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="image:1;46:36"/>
         </p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:7;50:24">Above picture shows what would be output by FW when ARAM interrupt fired.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:8;53:24">1. The first line presents ARAM in which stack was triggered.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:9;56:24">2. The second line presents three types of information.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:10;59:25">2.1 The number of valid TLP headers in ARAM buffer. Please note here a "Word" includes 4 DWs TLP header, relative sideband signals and timestamp per TLP.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:11;62:25">2.2 Start address indicates the index of first valid TLP header in ARAM buffer. In the event that more than 512 TLPs have been written to the analyzer RAM before a trigger event is seen, the ARAM_START_ADDR will be set to a non-zero value.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:12;65:25">2.3 Trigger address indicates the RAM address containing the TLP header that triggered the completion of the one-shot analyzer RAM capture.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:13;68:25">3. The third line is the raw data of the TLP header that triggered ARAM. Please note "&lt;TRIGGER CURSOR&gt;" would always there since the output TLP header in FW interrupt triggered prompter is always the one triggered ARAM.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:14;71:25">4. Last line presents the sideband signals and timestamp of the TLP which triggered the ARAM.</p>
      </section>
      <section audience="PMCInternal" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="section:2;76:33">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:15;79:25">The main procedure to use the Analyzer Ram is:</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:16;82:25">1. Configure ARAM, setup the trigger condition, port mask, fill level, etc.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:17;85:25">2. Start ARAM to capture TLP and wait for trigger.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:18;88:25">3. When trigger happened, ISR would output ARAM status and triggered TLP, user also can dump ARAM status at any time</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:19;91:25">4. Dump ARAM data.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:20;94:25">When the capture terminates, that means the configured number of TLP headers have been written into RAM after triggering, the saved TLP headers are valid before new capture initiated. Data can be repeatedly read out according to the address of Analyzer RAM buffer.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:21;97:25">ARAM has five status types.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:22;100:25">• ARAM_STATUS_IDLE - After FW initialization all of the Analyzer RAM are in this status.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:23;103:25">• ARAM_STATUS_STARTED - Analyzer RAM has been started to capture.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:24;106:25">• ARAM_STATUS_STOPPED - Analyzer RAM has been stopped.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:25;109:25">• ARAM_STATUS_DATA_READY - Capture triggered and data has already been in Analyzer RAM. User can dump.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:26;112:25">• ARAM_STATUS_STACK_INACTIV - This status means stack of the Analyzer RAM is inactive. Probably the stack is not enabled in configuration file for PM85XX less-port variants.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:27;115:25">As multiple MRPC hosts and FW CLI could access per stack ARAM. There is an access permission mechanism for ARAM. When ARAM module is free, MRPC hosts or FW CLI could access ARAM and once it gets the access permission the other hosts or FW CLI could not access ARAM of this stack until the host or FW CLI release the access permission.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:28;118:25">For MRPC initiators, when ARAM has been started and trigger condition matched, the ARAM would perform an asynchronous notification to notice host. Host should dump the status of ARAM.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:29;121:25">
            <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="b:1;125:27">Command Line:</b>
         </p>
         <ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="ol:1;129:26">
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:1;132:29">Configure Analyzer Ram<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:30;134:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:1;137:45">aram -cfg &lt;stk[0-5]&gt; &lt;port_msk&gt; &lt;trig_msk&gt; &lt;tlp_fill[0-511]&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:31;141:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack is for this configuration.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:32;144:31">&lt;port_msk&gt; indicates which port in this stack is to be monitored by Analyzer RAM. Bit0 is bound to port0 in this stack, bit1… port1, etc. Multiple ports are selectable simultaneously.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:33;147:31">&lt;trig_msk&gt; indicates events that can trigger the ARAM.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:34;150:31">&lt;tlp_fill[0-511]&gt; indicates the additional number of TLP headers to be written into RAM after triggering. Please note this number does not include the TLP triggered Analyzer RAM.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:2;154:29">Analyzer Ram Operation<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:35;156:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:2;159:45">aram -op &lt;stk[0-5]&gt; &lt;0:stop|1:start|2:force trigger&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:36;163:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack is for this operation.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:37;166:31">&lt;0:stop|1:start|2:force trigger&gt; is operation code. User can start, stop or force trigger the ARAM. Please note before force trigger user has to start ARAM first.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:3;170:29">Dump Analyzer Ram Configuration and Status<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:38;172:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:3;175:45"> aram -stat &lt;stk[0-5]&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:39;179:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack is for this status dump.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:4;183:29">Dump Analyzer Ram Data<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:40;185:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:4;188:45"> aram -dmp &lt;stk[0-5]&gt; &lt;dmp_addr&gt; &lt;dmp_num&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:41;192:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack is for this data dump</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:42;195:31">&lt;dmp_addr&gt; is the address of the first TLP header to dump.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:43;198:31">&lt;dmp_num&gt; is the number of TLP headers to dump.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:5;202:29">Select/deselect RST rule for error hole in memory space expected no transaction<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:44;204:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:5;207:45">aram -rst -err &lt;stk[0-5]&gt; &lt;part&gt; &lt;0:T|1:NT&gt; &lt;0:addrRouting|1:IDRouting&gt; &lt;MMIO[0:IO|1:Prefetch|2:Non-prefetch]&gt; &lt;0:deselect|1:select&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:45;211:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:46;214:31">&lt;part&gt; indicates the partition number the rule is working for.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:47;217:31">&lt;0:T|1:NT&gt; indicates the rule for error TLP routing is of Transparent mode or Non-transparent mode. “0” means Transparent mode while “1” means Non-transparent mode.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:48;220:31">&lt;0:addrRouting|1:IDRouting&gt; indicates which type of error TLP routing rule to select/deselect for event counting. “0” means address routing TLP. That means IO and MWR/RD TLP. “1” means ID routing TLP. That means Completion TLP. Please note Transparent mode and Non-transparent mode share the same rule for error ID routing TLPs.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:49;223:31">&lt;MMIO[0:IO|1:Prefetch|2:Non-prefetch]&gt; indicates MMIO type of the address routing error TLP routing rule to select/deselect for event counting. “0” indicates IO address range. “1” indicates Prefetchable address range. “2” indicates non-prefetchable address range. This parameter is only valid for address routing type.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:50;226:31">&lt;0:deselect|1:select&gt; indicates this command is to select this rule for match counting to deselect.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:6;230:29">Select/deselect RST rule for implicit TLP<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:51;232:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:6;235:45">aram -rst -im &lt;stk[0-5]&gt; &lt;part&gt; &lt;0:Cfg|1:Message&gt; &lt;0:deselect|1:select&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:52;239:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:53;242:31">&lt;part&gt; indicates the partition number the rule is working for.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:54;245:31">&lt;0:Cfg|1:Message&gt; indicates routing rule for which type of TLP to select/deselect for event counting. “0” means all configuration TLP. “1” means all message TLP.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:55;248:31">&lt;0:deselect|1:select&gt; indicates this command is to select this rule for match counting to deselect.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:7;252:29">Select/deselect RST rule for TLP to USP with different routing type<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:56;254:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:7;257:45">aram -rst -usp &lt;stk[0-5]&gt; &lt;part&gt; &lt;0:addrRouting|1:IDRouting&gt; &lt;0:deselect|1:select&gt;</cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:57;261:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:58;264:31">&lt;part&gt; indicates the partition number the rule is working for.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:59;267:31">&lt;0:addrRouting|1:IDRouting&gt; indicates which type of error TLP routing rule to select/deselect for event counting. “0” means address routing TLP. That means IO and MWR/RD TLP. “1” means ID routing TLP. That means Completion TLP. Please note Transparent mode and Non-transparent mode share the same rule for error ID routing TLPs.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:60;270:31">&lt;0:deselect|1:select&gt; indicates this command is to select this rule for match counting to deselect.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:8;274:29">Select/deselect RST rule for TLP to DSP with different routing type<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:61;276:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:8;279:45">aram -rst -dsp &lt;stk[0-5]&gt; &lt;part&gt; &lt;dsp_logical_port[1-47]&gt; &lt;0:addrRouting|1:IDRouting&gt; &lt;MMIO[0:IO|1:Prefetch|2:Non-prefetch]&gt; &lt;0:deselect|1:select&gt; </cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:62;283:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack .</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:63;286:31">&lt;part&gt; indicates the partition number the rule is working for.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:64;289:31">&lt;dsp_logical_port[1-47]&gt; is the logical DSP ID of this partition. The range is from 1 to 47. Here “0” indicates USP.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:65;292:31">&lt;0:addrRouting|1:IDRouting&gt; indicates which type of error TLP routing rule to select/deselect for event counting. “0” means address routing TLP. That means IO and MWR/RD TLP. “1” means ID routing TLP. That means Completion TLP. Please note Transparent mode and Non-transparent mode share the same rule for error ID routing TLPs.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:66;295:31">&lt;MMIO[0:IO|1:Prefetch|2:Non-prefetch]&gt; indicates MMIO type of the address routing error TLP routing rule to select/deselect for event counting. “0” indicates IO address range. “1” indicates Prefetchable address range. “2” indicates non-prefetchable address range. This parameter is only valid for address routing type.</p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:67;298:31">&lt;0:deselect|1:select&gt; indicates this command is to select this rule for match counting to deselect.</p>
            </li>
            <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="li:9;302:29">Release access permission to ARAM<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:68;304:31">
                  <cmdname class="+ topic/keyword sw-d/cmdname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="cmdname:9;307:45"> aram -rel &lt;stk[0-5]&gt; </cmdname> 
               </p>
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_using.xml" xtrc="p:69;311:31">&lt;stk[0-5]&gt; indicates Analyzer RAM in which stack.</p>
            </li>
         </ol>
      </section>
   </body>
</topic>