# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do register_bank_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/register_bank/register_bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:00 on May 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/register_bank/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bank
# -- Compiling architecture structural of register_bank
# End time: 16:49:00 on May 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/register_bank/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:00 on May 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/register_bank/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 16:49:00 on May 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/register_bank/dec3_to_8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:00 on May 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/register_bank/dec3_to_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec3_to_8
# -- Compiling architecture rtl of dec3_to_8
# End time: 16:49:00 on May 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/register_bank/zbuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:00 on May 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/register_bank/zbuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zbuffer
# -- Compiling architecture rtl of zbuffer
# End time: 16:49:00 on May 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.register_bank
# vsim work.register_bank 
# Start time: 16:49:04 on May 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.register_bank(structural)
# Loading work.reg(rtl)
# Loading work.dec3_to_8(rtl)
# Loading work.zbuffer(rtl)
do C:/intelFPGA_lite/17.1/register_bank/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
# 1
restart
run
restart
run
wave modify -driver freeze -pattern constant -value 111 -range 2 0 -starttime 0ps -endtime 1600ps Edit:/register_bank/reg_wr
restart
run
wave modify -driver freeze -pattern random -initialvalue 000 -period 100ps -random_type Uniform -seed 5 -range 2 0 -starttime 0ps -endtime 1600ps Edit:/register_bank/reg_wr
restart
run
wave modify -driver freeze -pattern constant -value 1 -starttime 1500ps -endtime 1600ps Edit:/register_bank/clear
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/register_bank/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/register_bank/simulation/modelsim/wave.do -append
# End time: 16:54:58 on May 02,2020, Elapsed time: 0:05:54
# Errors: 0, Warnings: 0
