// Seed: 1017021956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    output tri id_0
    , id_2
);
  supply1 _id_3 = id_2[id_3] > -1;
  wire id_4 = id_4, id_5;
  assign {id_2 <= id_4, id_3, id_2, id_2} = -1;
  wire [1 : -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6
  );
endmodule
