# RV Day 3 - Digital Logic with TL-Verilog and Makerchip
## RV-D3SK1 - Combinational logic in TL-Verilog using Makerchip
### RV_D3SK1_L1_Introduction To Logic Gates
- logic gates
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20202820.png)
---
-combinational circuit 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20202913.png)

---
- complex circuit connection using combinational circuit
  ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20203012.png)

---
- boolean values used in verilog

  ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20203103.png)

  ---
