--
-- VHDL Architecture ece411.Zero.untitled
--
-- Created:
--          by - ravi7.ews (linux-a1.ews.illinois.edu)
--          at - 14:03:03 02/23/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY NumGen IS
   PORT( 
      is0 : OUT    std_logic_vector (3 DOWNTO 0);
      is1 : OUT    std_logic_vector (3 DOWNTO 0);
      is2 : OUT    std_logic_vector (3 DOWNTO 0);
      is3 : OUT    std_logic_vector (3 DOWNTO 0);
      is4 : OUT    std_logic_vector (3 DOWNTO 0);
      is5 : OUT    std_logic_vector (3 DOWNTO 0);
      is6 : OUT    std_logic_vector (3 DOWNTO 0);
      is7 : OUT    std_logic_vector (3 DOWNTO 0)
   );

-- Declarations

END NumGen ;

--
ARCHITECTURE untitled OF NumGen IS
BEGIN
  is0 <= "0000";
  is1 <= "0010";
  is2 <= "0100";
  is3 <= "0110";
  is4 <= "1000";
  is5 <= "1010";
  is6 <= "1100";
  is7 <= "1110";
END ARCHITECTURE untitled;

