NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v5.sv","mvau_stream_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[193,0,3,"Module","Module"],[194,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[195,0,3,"Signals","Signals"],[196,0,5,"aresetn","aresetn"],[197,0,5,"rready","rready"],[198,0,5,"wready","wready"],[199,0,5,"wmem_wready","wmem_wready"],[200,0,5,"in_v","in_v"],[201,0,5,"in_wgt_v","in_wgt_v"],[202,0,5,"weights","weights"],[203,0,5,"in_wgt_packed","in_wgt_packed"],[204,0,5,"in_wgt_um","in_wgt_um"],[205,0,5,"in_mat","in_mat"],[206,0,5,"in_act","in_act"],[207,0,5,"mvau_beh","mvau_beh"],[208,0,5,"out_v","out_v"],[209,0,5,"out","out"],[210,0,5,"out_packed","out_packed"],[211,0,5,"test_count","test_count"],[212,0,5,"latency","latency"],[213,0,5,"sim_start","sim_start"],[214,0,5,"do_comp","do_comp"],[215,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[216,0,0,"CLK_GEN","CLK_GEN"],[217,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[218,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[219,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[220,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[221,0,2,"CALC_LATENCY","CALC_LATENCY"],[222,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[223,0,1,"Input Ready","Input_Ready"]]);