$comment
	File created using the following command:
		vcd file SerialEncoder.msim.vcd -direction
$end
$date
	Sun Nov 13 20:20:59 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module serialencoder_vhd_vec_tst $end
$var wire 1 ! busy $end
$var wire 1 " clk $end
$var wire 1 # GRst $end
$var wire 1 $ mI $end
$var wire 1 % y [7] $end
$var wire 1 & y [6] $end
$var wire 1 ' y [5] $end
$var wire 1 ( y [4] $end
$var wire 1 ) y [3] $end
$var wire 1 * y [2] $end
$var wire 1 + y [1] $end
$var wire 1 , y [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_clk $end
$var wire 1 7 ww_mI $end
$var wire 1 8 ww_GRst $end
$var wire 1 9 ww_busy $end
$var wire 1 : ww_y [7] $end
$var wire 1 ; ww_y [6] $end
$var wire 1 < ww_y [5] $end
$var wire 1 = ww_y [4] $end
$var wire 1 > ww_y [3] $end
$var wire 1 ? ww_y [2] $end
$var wire 1 @ ww_y [1] $end
$var wire 1 A ww_y [0] $end
$var wire 1 B \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C \clk~input_o\ $end
$var wire 1 D \clk~inputCLKENA0_outclk\ $end
$var wire 1 E \counter3|ff0|nQ~0_combout\ $end
$var wire 1 F \GRst~input_o\ $end
$var wire 1 G \counter3|ff1|Q~q\ $end
$var wire 1 H \counter3|ff1|Q~0_combout\ $end
$var wire 1 I \counter3|ff1|Q~DUPLICATE_q\ $end
$var wire 1 J \counter3|ff2|nQ~q\ $end
$var wire 1 K \counter3|or21|y~0_combout\ $end
$var wire 1 L \counter3|ff2|Q~q\ $end
$var wire 1 M \control|or20|y~combout\ $end
$var wire 1 N \counter3|ff0|nQ~q\ $end
$var wire 1 O \counter3|ff0|Q~0_combout\ $end
$var wire 1 P \counter3|ff0|Q~q\ $end
$var wire 1 Q \control|nor20|y~0_combout\ $end
$var wire 1 R \control|xor20|y~combout\ $end
$var wire 1 S \mI~input_o\ $end
$var wire 1 T \ff0|Q~q\ $end
$var wire 1 U \register80|ff0|Q~0_combout\ $end
$var wire 1 V \register80|ff0|Q~q\ $end
$var wire 1 W \register81|ff0|Q~q\ $end
$var wire 1 X \register80|ff1|Q~0_combout\ $end
$var wire 1 Y \register80|ff1|Q~q\ $end
$var wire 1 Z \register81|ff1|Q~q\ $end
$var wire 1 [ \register80|ff2|Q~0_combout\ $end
$var wire 1 \ \register80|ff2|Q~q\ $end
$var wire 1 ] \register81|ff2|Q~q\ $end
$var wire 1 ^ \register80|ff3|Q~0_combout\ $end
$var wire 1 _ \register80|ff3|Q~q\ $end
$var wire 1 ` \register81|ff3|Q~q\ $end
$var wire 1 a \register80|ff4|Q~0_combout\ $end
$var wire 1 b \register80|ff4|Q~q\ $end
$var wire 1 c \register81|ff4|Q~q\ $end
$var wire 1 d \register80|ff5|Q~q\ $end
$var wire 1 e \register80|ff5|Q~0_combout\ $end
$var wire 1 f \register80|ff5|Q~DUPLICATE_q\ $end
$var wire 1 g \register81|ff5|Q~q\ $end
$var wire 1 h \register80|ff6|Q~0_combout\ $end
$var wire 1 i \register80|ff6|Q~q\ $end
$var wire 1 j \register81|ff6|Q~feeder_combout\ $end
$var wire 1 k \register81|ff6|Q~q\ $end
$var wire 1 l \register80|ff7|Q~q\ $end
$var wire 1 m \register80|ff7|Q~0_combout\ $end
$var wire 1 n \register80|ff7|Q~DUPLICATE_q\ $end
$var wire 1 o \register81|ff7|Q~q\ $end
$var wire 1 p \counter3|ff1|ALT_INV_Q~DUPLICATE_q\ $end
$var wire 1 q \ALT_INV_GRst~input_o\ $end
$var wire 1 r \ALT_INV_clk~input_o\ $end
$var wire 1 s \ff0|ALT_INV_Q~q\ $end
$var wire 1 t \register80|ff7|ALT_INV_Q~q\ $end
$var wire 1 u \register80|ff6|ALT_INV_Q~q\ $end
$var wire 1 v \register80|ff5|ALT_INV_Q~q\ $end
$var wire 1 w \register80|ff4|ALT_INV_Q~q\ $end
$var wire 1 x \register80|ff3|ALT_INV_Q~q\ $end
$var wire 1 y \register80|ff2|ALT_INV_Q~q\ $end
$var wire 1 z \register80|ff1|ALT_INV_Q~q\ $end
$var wire 1 { \register80|ff0|ALT_INV_Q~q\ $end
$var wire 1 | \control|nor20|ALT_INV_y~0_combout\ $end
$var wire 1 } \counter3|ff1|ALT_INV_Q~q\ $end
$var wire 1 ~ \counter3|ff2|ALT_INV_nQ~q\ $end
$var wire 1 !! \control|or20|ALT_INV_y~combout\ $end
$var wire 1 "! \counter3|ff0|ALT_INV_nQ~q\ $end
$var wire 1 #! \control|xor20|ALT_INV_y~combout\ $end
$var wire 1 $! \counter3|ff2|ALT_INV_Q~q\ $end
$var wire 1 %! \counter3|ff0|ALT_INV_Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0-
1.
x/
10
11
12
13
14
15
06
17
18
19
xB
0C
0D
1E
1F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
0:
0;
0<
0=
0>
0?
0@
0A
0%
0&
0'
0(
0)
0*
0+
0,
$end
#40000
1"
16
1C
1D
0r
1N
1P
1T
0s
0%!
0"!
0E
0O
1H
1U
1[
1a
1h
#80000
0"
0$
06
07
0S
0C
0D
1r
#120000
1"
16
1C
1D
0r
1G
1I
0N
0P
0T
1V
1\
1b
1i
0u
0w
0y
0{
1s
1%!
1"!
0p
0}
1E
1O
1j
#160000
0"
1$
06
17
1S
0C
0D
1r
#200000
1"
16
1C
1D
0r
1N
1P
1T
0s
0%!
0"!
0E
0O
0H
1K
0U
1X
0[
1^
#240000
0"
0$
06
07
0S
0C
0D
1r
#280000
1"
16
1C
1D
0r
0G
0I
1J
1L
0N
0P
0T
0V
1Y
0\
1_
0x
1y
0z
1{
1s
1%!
1"!
0$!
0~
1p
1}
1E
1O
#320000
0"
06
0C
0D
1r
1Q
0|
1Z
1`
1c
1k
1R
0#!
1;
1=
1>
1@
1+
1)
1(
1&
09
0!
#360000
1"
16
1C
1D
0r
0Q
1N
1P
0%!
0"!
1|
0E
0O
1H
#400000
0"
06
0C
0D
1r
1M
0!!
0J
0L
0N
0P
0Y
0Z
0_
0`
0b
0c
0i
0k
1u
1w
1x
1z
1%!
1"!
1$!
1~
1E
1O
0H
0K
0M
0R
0X
0^
0a
0h
0j
1#!
1!!
0;
0=
0>
0@
0+
0)
0(
0&
19
1!
#440000
1"
16
1C
1D
0r
1N
1P
0%!
0"!
0E
0O
1H
#480000
0"
06
0C
0D
1r
#520000
1"
16
1C
1D
0r
1G
1I
0N
0P
1%!
1"!
0p
0}
1E
1O
#560000
0"
1$
0#
06
17
08
0F
1S
0C
0D
1r
1q
1M
0!!
0G
0I
1p
1}
0H
#600000
1"
16
1C
1D
0r
0M
1!!
#640000
0"
1#
06
18
1F
0C
0D
1r
0q
#680000
1"
16
1C
1D
0r
1N
1P
1T
0s
0%!
0"!
0E
0O
1H
1U
1[
1a
1h
#720000
0"
0$
06
07
0S
0C
0D
1r
#760000
1"
16
1C
1D
0r
1G
1I
0N
0P
0T
1V
1\
1b
1i
0u
0w
0y
0{
1s
1%!
1"!
0p
0}
1E
1O
1j
#800000
0"
1$
06
17
1S
0C
0D
1r
#840000
1"
16
1C
1D
0r
1N
1P
1T
0s
0%!
0"!
0E
0O
0H
1K
0U
1X
0[
1^
#880000
0"
06
0C
0D
1r
#920000
1"
16
1C
1D
0r
0G
0I
1J
1L
0N
0P
0V
1Y
0\
1_
0x
1y
0z
1{
1%!
1"!
0$!
0~
1p
1}
1E
1O
0a
1e
0h
1m
1U
0X
1[
0^
#960000
0"
06
0C
0D
1r
1Q
0|
1Z
1`
1c
1k
1R
0#!
1;
1=
1>
1@
1+
1)
1(
1&
09
0!
#1000000
