<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_rsp_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_007" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_007" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_cmd_mux_007.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_007" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="audio_avalon_audio_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/final_project_soc_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/final_project_soc_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/final_project_soc_sysid_qsys_0.vo"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/final_project_soc_sdram_pll.vo"
   type="VERILOG"
   library="sdram_pll" />
 <file
   path="simulation/submodules/final_project_soc_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/final_project_soc_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/final_project_soc_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/final_project_soc_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/final_project_soc_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/final_project_soc_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/final_project_soc_audio_config.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/final_project_soc_audio.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/final_project_soc_LEDR.v"
   type="VERILOG"
   library="LEDR" />
 <file
   path="simulation/submodules/final_project_soc_LEDG.v"
   type="VERILOG"
   library="LEDG" />
 <file path="simulation/final_project_soc.v" type="VERILOG" />
 <topLevel name="final_project_soc" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="final_project_soc.onchip_memory2_0"
   modelPath="final_project_soc.onchip_memory2_0" />
</simPackage>
