{"Source Block": ["verilog-ethernet/rtl/eth_mux_64_4.v@116:126@HdlIdDef", "reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux_64_4.v@111:121", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@127:137", "\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@108:118", "reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_2.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@129:139", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@113:123", "reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@116:126", "reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@181:191", "reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@115:125", "reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@111:121", "reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@114:124", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@124:134", "\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@106:116", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@179:189", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@85:95", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@201:211", "reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@108:118", "reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@114:124", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_mux_4.v@175:185", "reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@88:98", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@174:184", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@110:120", "reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@124:134", "\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@109:119", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@118:128", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_mux_2.v@126:136", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@106:116", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@176:186", "reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@87:97", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@178:188", "reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@88:98", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@196:206", "reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@111:121", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@113:123", "reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@174:184", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@176:186", "reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@113:123", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_mux_4.v@178:188", "reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@85:95", "\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@180:190", "reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@111:121", "reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@119:129", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@114:124", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@118:128", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/udp_mux_4.v@196:206", "reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@87:97", "reg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@127:137", "\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@109:119", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@175:185", "reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_4.v@113:123", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_4.v@110:120", "reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@201:211", "reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@183:193", "reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@181:191", "reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@114:124", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@129:139", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@183:193", "reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@119:129", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@126:136", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\nreg [3:0]  output_ip_version_reg = 0, output_ip_version_next;\nreg [3:0]  output_ip_ihl_reg = 0, output_ip_ihl_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@180:190", "reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@115:125", "reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@179:189", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"]], "Diff Content": {"Delete": [[121, "reg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n"]], "Add": [[121, "reg input_0_eth_payload_tready_reg = 1'b0, input_0_eth_payload_tready_next;\n"], [121, "reg input_1_eth_payload_tready_reg = 1'b0, input_1_eth_payload_tready_next;\n"], [121, "reg input_2_eth_payload_tready_reg = 1'b0, input_2_eth_payload_tready_next;\n"], [121, "reg input_3_eth_payload_tready_reg = 1'b0, input_3_eth_payload_tready_next;\n"]]}}