
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	48
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	6	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	7	##ADDR##	procdefn	0	#HEAD#	#TAIL#	146
	8	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	9	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	10	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	11	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	12	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	13	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	14	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	15	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	16	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	17	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	18	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	19	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	20	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	21	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	22	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	23	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	24	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	30
	25	##ADDR##	portscop	0	#HEAD#	#TAIL#	32
	26	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	27	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	28	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	29	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	30	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	31	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	32	##ADDR##	procdefn	0	#HEAD#	#TAIL#	125
	33	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	34	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	35	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	36	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	37	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	38	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	39	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	40	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	41	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	42	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	43	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	44	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	45	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	46	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	47	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	48	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	49	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	50	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	51	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	52	##ADDR##	footprnt	0	#HEAD#	#TAIL#	378
	53	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	54	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	55	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	56	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	57	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	58	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	59	##ADDR##	procdefn	0	#HEAD#	#TAIL#	173
	60	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	61	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	62	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	63	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	64	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	65	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	66	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	30
	67	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	68	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	69	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	70	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	71	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	72	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	73	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	74	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	75	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	76	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	77	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	78	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	79	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	80	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	81	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	82	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	83	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	84	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	85	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	86	##ADDR##	footprnt	0	#HEAD#	#TAIL#	544
	87	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	88	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	89	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	32
	90	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	91	##ADDR##	footprnt	0	#HEAD#	#TAIL#	544
	92	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	93	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	32
	94	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	95	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	96	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	97	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	98	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	99	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	100	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	101	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	102	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	103	##ADDR##	proctpcp	0	#HEAD#	#TAIL#	16
	104	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	105	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	106	##ADDR##	apimvref	0	#HEAD#	#TAIL#	21
	107	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	108	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	109	##ADDR##	proctpcp	0	#HEAD#	#TAIL#	16
	110	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	111	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	112	##ADDR##	apimvref	0	#HEAD#	#TAIL#	21
	113	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	114	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	115	##ADDR##	dbalias_	0	#HEAD#	#TAIL#	20
	116	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	117	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	118	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	119	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	120	##ADDR##	footprnt	0	#HEAD#	#TAIL#	846
	121	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	122	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	123	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	124	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  4 instantiation-collections
  0 sub-namespaces
  3 definitions
  0 typedefs
  Definitions:
    cmos_source_e = process-definition (defined) cmos_source_e<
      pint<> M
      ><
      pint<> N
      pint<> D[0..N-1]
      >(
        bool<> !GND
        bool<> !Vdd
        e1of<cmos_source_e::M> R
        bool<> _Reset
        bool<> Reset
      )
      In definition "cmos_source_e", we have: {
      Parameters:
        D = pint<> cmos_source_e::D^1
        M = pint<> cmos_source_e::M
        N = pint<> cmos_source_e::N
      Instances:
        !GND = bool<> cmos_source_e::!GND
        !Vdd = bool<> cmos_source_e::!Vdd
        R = e1of<cmos_source_e::M> cmos_source_e::R
        Reset = bool<> cmos_source_e::Reset
        _Reset = bool<> cmos_source_e::_Reset
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of<cmos_source_e::M> R
          bool<> _Reset
          bool<> Reset
        )
      }

    e1of = process-definition (defined) e1of<
      pint<> R
      >(
        bool<> !GND
        bool<> !Vdd
        bool<> d[0..R-1]
        bool<> e
      )
      In definition "e1of", we have: {
      Parameters:
        R = pint<> e1of::R
      Instances:
        !GND = bool<> e1of::!GND
        !Vdd = bool<> e1of::!Vdd
        d = bool<> e1of::d^1
        e = bool<> e1of::e
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> d[0..R-1]
          bool<> e
        )
      footprint collection: {
        <2> {
          !GND = bool^0 = e1of<2>::!GND (1) 
          !Vdd = bool^0 = e1of<2>::!Vdd (2) 
          R = pint^0 value: 2
          d = bool^1
            {
              [0] = e1of<2>::d[0] (4) 
              [1] = e1of<2>::d[1] (5) 
            }
          e = bool^0 = e1of<2>::e (3) 
          Created state:
          bool instance pool: (5 ports, 0 local, 0 mapped)
          1	e1of<2>::!GND	
          2	e1of<2>::!Vdd	
          3	e1of<2>::e	
          4	e1of<2>::d[0]	
          5	e1of<2>::d[1]	
        }
      }
      }

    source_e = process-definition (defined) source_e<
      pint<> M
      ><
      pint<> N
      pint<> d[0..N-1]
      >(
        bool<> !GND
        bool<> !Vdd
        e1of<source_e::M> rr
        bool<> _Reset
      )
      In definition "source_e", we have: {
      Parameters:
        M = pint<> source_e::M
        N = pint<> source_e::N
        d = pint<> source_e::d^1
      Instances:
        !GND = bool<> source_e::!GND
        !Vdd = bool<> source_e::!Vdd
        _Reset = bool<> source_e::_Reset
        rr = e1of<source_e::M> source_e::rr
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of<source_e::M> rr
          bool<> _Reset
        )
      footprint collection: {
        <2, 2, {0,1}> {
          !GND = bool^0 = source_e<2, 2, {0,1}>::!GND (1) 
          !Vdd = bool^0 = source_e<2, 2, {0,1}>::!Vdd (2) 
          M = pint^0 value: 2
          N = pint^0 value: 2
          _Reset = bool^0 = source_e<2, 2, {0,1}>::_Reset (6) 
          d = pint^1
            unrolled index-value pairs: {
              0 = 0
              1 = 1
            }
          rr = process e1of<2>^0 = source_e<2, 2, {0,1}>::rr (1) (
            !GND = bool^0 = source_e<2, 2, {0,1}>::!GND (1) 
            !Vdd = bool^0 = source_e<2, 2, {0,1}>::!Vdd (2) 
            d = bool^1
              {
                [0] = source_e<2, 2, {0,1}>::rr.d[0] (3) 
                [1] = source_e<2, 2, {0,1}>::rr.d[1] (4) 
              }
            e = bool^0 = source_e<2, 2, {0,1}>::rr.e (5) 
          )
          Created state:
          process instance pool: (1 ports, 0 local, 0 mapped)
          1	source_e<2, 2, {0,1}>::rr	e1of<2>
            bool: 1,2,5,3,4
          bool instance pool: (6 ports, 0 local, 0 mapped)
          1	source_e<2, 2, {0,1}>::!GND	
          2	source_e<2, 2, {0,1}>::!Vdd	
          3	source_e<2, 2, {0,1}>::rr.d[0]	
          4	source_e<2, 2, {0,1}>::rr.d[1]	
          5	source_e<2, 2, {0,1}>::rr.e	
          6	source_e<2, 2, {0,1}>::_Reset	
          bool port aliases:
          1: source_e<2, 2, {0,1}>::rr.!GND = source_e<2, 2, {0,1}>::!GND
          2: source_e<2, 2, {0,1}>::rr.!Vdd = source_e<2, 2, {0,1}>::!Vdd
        }
        <2, 2, {1,0}> {
          !GND = bool^0 = source_e<2, 2, {1,0}>::!GND (1) 
          !Vdd = bool^0 = source_e<2, 2, {1,0}>::!Vdd (2) 
          M = pint^0 value: 2
          N = pint^0 value: 2
          _Reset = bool^0 = source_e<2, 2, {1,0}>::_Reset (6) 
          d = pint^1
            unrolled index-value pairs: {
              0 = 1
              1 = 0
            }
          rr = process e1of<2>^0 = source_e<2, 2, {1,0}>::rr (1) (
            !GND = bool^0 = source_e<2, 2, {1,0}>::!GND (1) 
            !Vdd = bool^0 = source_e<2, 2, {1,0}>::!Vdd (2) 
            d = bool^1
              {
                [0] = source_e<2, 2, {1,0}>::rr.d[0] (3) 
                [1] = source_e<2, 2, {1,0}>::rr.d[1] (4) 
              }
            e = bool^0 = source_e<2, 2, {1,0}>::rr.e (5) 
          )
          Created state:
          process instance pool: (1 ports, 0 local, 0 mapped)
          1	source_e<2, 2, {1,0}>::rr	e1of<2>
            bool: 1,2,5,3,4
          bool instance pool: (6 ports, 0 local, 0 mapped)
          1	source_e<2, 2, {1,0}>::!GND	
          2	source_e<2, 2, {1,0}>::!Vdd	
          3	source_e<2, 2, {1,0}>::rr.d[0]	
          4	source_e<2, 2, {1,0}>::rr.d[1]	
          5	source_e<2, 2, {1,0}>::rr.e	
          6	source_e<2, 2, {1,0}>::_Reset	
          bool port aliases:
          1: source_e<2, 2, {1,0}>::rr.!GND = source_e<2, 2, {1,0}>::!GND
          2: source_e<2, 2, {1,0}>::rr.!Vdd = source_e<2, 2, {1,0}>::!Vdd
        }
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    X = source_e<2> X
    Y = source_e<2> Y
}

footprint: {
  !GND = bool^0 = !GND (1) 
  !Vdd = bool^0 = !Vdd (2) 
  X = process source_e<2>^0<2, {0,1}> = X (1) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
    rr = process e1of<2>^0 = X.rr (2) (
      !GND = bool^0 = !GND (1) 
      !Vdd = bool^0 = !Vdd (2) 
      d = bool^1
        {
          [0] = X.rr.d[0] (3) 
          [1] = X.rr.d[1] (4) 
        }
      e = bool^0 = X.rr.e (5) 
    )
    _Reset = bool^0 = X._Reset (6) 
  )
  Y = process source_e<2>^0<2, {1,0}> = Y (3) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
    rr = process e1of<2>^0 = Y.rr (4) (
      !GND = bool^0 = !GND (1) 
      !Vdd = bool^0 = !Vdd (2) 
      d = bool^1
        {
          [0] = Y.rr.d[0] (7) 
          [1] = Y.rr.d[1] (8) 
        }
      e = bool^0 = Y.rr.e (9) 
    )
    _Reset = bool^0 = X._Reset (6) 
  )
  Created state:
  process instance pool: (0 ports, 4 local, 0 mapped)
  1	X<2, {0,1}>	source_e<2, 2, {0,1}>
    process: 2
    bool: 1,2,3,4,5,6
  2	X.rr	e1of<2>
    bool: 1,2,5,3,4
  3	Y<2, {1,0}>	source_e<2, 2, {1,0}>
    process: 4
    bool: 1,2,7,8,9,6
  4	Y.rr	e1of<2>
    bool: 1,2,9,7,8
  bool instance pool: (0 ports, 9 local, 0 mapped)
  1	!GND	
  2	!Vdd	
  3	X.rr.d[0]	
  4	X.rr.d[1]	
  5	X.rr.e	
  6	X._Reset	
  7	Y.rr.d[0]	
  8	Y.rr.d[1]	
  9	Y.rr.e	
}
