(* Condition 3 *)

(LDR_imm R1 R2 0x000 0b1110)

(* Case 1: LR < R1 *)
(SETREG R1 0x00000010)
(SETREG R14 0x00000001)

(CMP_reg R14 R1 0b1110)
(MOV_imm R1 0x0 0x01 0b0011)
(MOV_imm R1 0x0 0x00 0b0010)

(*
expect result: 
R1 = 0x10 -> 0x1
R14 = 0x1

Flag set:
N (CPSR[31])
CPSR = 0x80000000
*)

(* Case 2: LR >= R1 *)
(SETREG R1 0x00000001)
(SETREG R14 0x00000010)

(CMP_reg R14 R1 0b1110)
(MOV_imm R1 0x0 0x01 0b0011)
(MOV_imm R1 0x0 0x00 0b0010)

(*
expect result: 
R1 = 0x1 -> 0x0
R14 = 0x10

Flag set:
C (CPSR[29])
CPSR = 0x20000000
*)

