{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 14:06:19 2009 " "Info: Processing started: Mon Aug 31 14:06:19 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uartfifo -c uartfifo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uartfifo -c uartfifo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0 register uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 129.67 MHz 7.712 ns Internal " "Info: Clock \"clk\" has Internal fmax of 129.67 MHz between source memory \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0\" and destination register \"uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r\" (period= 7.712 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.018 ns + Longest memory register " "Info: + Longest memory to register delay is 7.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0 1 MEM M4K_X13_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y5; Fanout = 8; MEM Node = 'fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_egl1.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/altsyncram_egl1.tdf" 189 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|q_b\[6\] 2 MEM M4K_X13_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|q_b\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] } "NODE_NAME" } } { "db/altsyncram_egl1.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/altsyncram_egl1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.442 ns) 5.791 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|Mux0~1 3 COMB LC_X15_Y5_N9 1 " "Info: 3: + IC(1.032 ns) + CELL(0.442 ns) = 5.791 ns; Loc. = LC_X15_Y5_N9; Fanout = 1; COMB Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 6.527 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r~3 4 COMB LC_X15_Y5_N0 1 " "Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 6.527 ns; Loc. = LC_X15_Y5_N0; Fanout = 1; COMB Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 7.018 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 5 REG LC_X15_Y5_N1 2 " "Info: 5: + IC(0.182 ns) + CELL(0.309 ns) = 7.018 ns; Loc. = LC_X15_Y5_N1; Fanout = 2; REG Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.360 ns ( 76.38 % ) " "Info: Total cell delay = 5.360 ns ( 76.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.658 ns ( 23.62 % ) " "Info: Total interconnect delay = 1.658 ns ( 23.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 {} fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.032ns 0.444ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_16 114 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 114; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 2 REG LC_X15_Y5_N1 2 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X15_Y5_N1; Fanout = 2; REG Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_16 114 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 114; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.718 ns) 2.750 ns fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0 2 MEM M4K_X13_Y5 8 " "Info: 2: + IC(0.563 ns) + CELL(0.718 ns) = 2.750 ns; Loc. = M4K_X13_Y5; Fanout = 8; MEM Node = 'fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\|ram_block2a5~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_egl1.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/altsyncram_egl1.tdf" 189 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 79.53 % ) " "Info: Total cell delay = 2.187 ns ( 79.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.47 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_egl1.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/altsyncram_egl1.tdf" 189 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 {} fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|q_b[6] {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|Mux0~1 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r~3 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.032ns 0.444ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} fifo232:fifo232_inst|scfifo:scfifo_component|scfifo_ih61:auto_generated|a_dpfifo_pn61:dpfifo|dpram_4351:FIFOram|altsyncram_egl1:altsyncram1|ram_block2a5~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rs232_tx uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 7.411 ns register " "Info: tco from clock \"clk\" to destination pin \"rs232_tx\" through register \"uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r\" is 7.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_16 114 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 114; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 2 REG LC_X15_Y5_N1 2 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X15_Y5_N1; Fanout = 2; REG Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.444 ns + Longest register pin " "Info: + Longest register to pin delay is 4.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r 1 REG LC_X15_Y5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y5_N1; Fanout = 2; REG Node = 'uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\|rs232_tx_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(2.108 ns) 4.444 ns rs232_tx 2 PIN PIN_52 0 " "Info: 2: + IC(2.336 ns) + CELL(2.108 ns) = 4.444 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'rs232_tx'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 47.43 % ) " "Info: Total cell delay = 2.108 ns ( 47.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 52.57 % ) " "Info: Total interconnect delay = 2.336 ns ( 52.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.444 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 2.336ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.444 ns" { uart_ctrl:uut_uartfifo|uart_tx:uut_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 2.336ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 14:06:20 2009 " "Info: Processing ended: Mon Aug 31 14:06:20 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
