<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</text>
<text>Date: Sat Sep  6 16:37:28 2025
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1166, 0)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>2290</cell>
</row>
<row>
 <cell>2</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1165, 0)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>107</cell>
</row>
<row>
 <cell>3</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0</cell>
 <cell>(1153, 0)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</cell>
 <cell>18</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>(667, 9)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>(648, 5)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2028, 215)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>REF_CLK_0</cell>
 <cell>R18</cell>
 <cell>HSIO56PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0</cell>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>(2028, 169)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2028, 215)</cell>
 <cell>REF_CLK_0_c</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1166, 0)</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>2290</cell>
 <cell>1</cell>
 <cell>(1597, 98)</cell>
 <cell>34</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1597, 125)</cell>
 <cell>54</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1603, 71)</cell>
 <cell>568</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1603, 98)</cell>
 <cell>1118</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1603, 125)</cell>
 <cell>470</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1603, 152)</cell>
 <cell>46</cell>
</row>
<row>
 <cell>2</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1165, 0)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>107</cell>
 <cell>1</cell>
 <cell>(1599, 96)</cell>
 <cell>106</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1605, 96)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0</cell>
 <cell>(1153, 0)</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</cell>
 <cell>18</cell>
 <cell> </cell>
 <cell>(723, 15)</cell>
 <cell>18</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>3</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>9</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>29</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>398</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals below to dedicated global resources. Refer to the PolarFire and PolarFire SoC Clocking Resources User Guide for more information
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:Y</cell>
 <cell>COREJTAGDEBUG_C0_0_TGT_TCK_0</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[18]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[26]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[31]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[23]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[38]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[27]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[37]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[5]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[39]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[7]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[35]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[31]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[28]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[36]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[6]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[17]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[8]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[6]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[25]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[33]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[19]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[10]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[37]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[3]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[12]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[8]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[38]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[10]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[40]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[29]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[20]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[2]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[16]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[5]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[22]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[3]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[7]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[40]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[20]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[13]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[24]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[2]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[36]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[14]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[9]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[13]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[12]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[39]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[14]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[30]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[32]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[3]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[15]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[30]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[24]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[23]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[22]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[29]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[21]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[25]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[4]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[4]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[18]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[17]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[19]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[33]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[34]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[11]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[9]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[32]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[15]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[21]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[16]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[34]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[28]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[27]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[35]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[11]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[2]:CLK</cell>
</row>
</table>
</section>
</doc>
