#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed May 06 12:47:23 2015
# Process ID: 8000
# Log file: P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/impl_1/lab1top.vdi
# Journal file: P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab1top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'p:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ModemReceiver/MatchedFilter_I/BlkMem'
INFO: [Project 1-454] Reading design checkpoint 'p:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ModemReceiver/MatchedFilter_Q/BlkMem'
INFO: [Project 1-454] Reading design checkpoint 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'ModemTransmitter/PulseShaper_I/FIR'
INFO: [Project 1-454] Reading design checkpoint 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'ModemTransmitter/PulseShaper_Q/FIR'
INFO: [Project 1-454] Reading design checkpoint 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp' for cell 'ModemTransmitter/QPSK_Modulator/DDS'
INFO: [Project 1-454] Reading design checkpoint 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/dds_compiler_1_synth_1/dds_compiler_1.dcp' for cell 'ModemReceiver/CR_loop/SinCosLUT'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/constrs_1/imports/Lab1/Basys3_Master.xdc]
Finished Parsing XDC File [P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/constrs_1/imports/Lab1/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'p:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'p:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/dds_compiler_1_synth_1/dds_compiler_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.785 ; gain = 264.883
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 462.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-194] Inserted BUFG sample_clk_BUFG_inst to drive 176 load(s) on clock net sample_clk
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22bc7f3c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 946.969 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 97 cells.
Phase 2 Constant Propagation | Checksum: 12dd549db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.718 . Memory (MB): peak = 946.969 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 785 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 103 unconnected cells.
Phase 3 Sweep | Checksum: f375c4a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 946.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f375c4a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 946.969 ; gain = 0.000
Implement Debug Cores | Checksum: cea15083
Logic Optimization | Checksum: cea15083

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: f375c4a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 962.566 ; gain = 0.000
Ending Power Optimization Task | Checksum: f375c4a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 962.566 ; gain = 15.598
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 962.566 ; gain = 501.781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 962.566 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/impl_1/lab1top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: edcb9a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 962.566 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 962.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 962.566 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 4f46d899

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 962.566 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 4f46d899

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 4f46d899

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 71dd0ded

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73353765

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: a8074b8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2.1.2.1 Place Init Design | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2.1.2 Build Placer Netlist Model | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2.1 Placer Initialization Core | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 2 Placer Initialization | Checksum: 8e5f6cae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c0366a4b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c0366a4b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: c7236702

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 95d8ed9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 95d8ed9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 15ae3fa0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: c2ad5dcc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 287fd697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 287fd697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 287fd697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 287fd697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 4.6 Small Shape Detail Placement | Checksum: 287fd697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 287fd697

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 4 Detail Placement | Checksum: 287fd697

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 114928933

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 114928933

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.159. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 16e0ed127

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 5.2.2 Post Placement Optimization | Checksum: 16e0ed127

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 5.2 Post Commit Optimization | Checksum: 16e0ed127

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 16e0ed127

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 16e0ed127

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 16e0ed127

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 5.5 Placer Reporting | Checksum: 16e0ed127

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1331e5333

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 976.371 ; gain = 13.805
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1331e5333

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 976.371 ; gain = 13.805
Ending Placer Task | Checksum: 6f4fa650

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 976.371 ; gain = 13.805
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 976.371 ; gain = 13.805
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 976.371 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 976.371 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 976.371 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 976.371 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 976.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a7460fc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1057.465 ; gain = 81.094

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a7460fc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1059.559 ; gain = 83.188

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a7460fc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1066.602 ; gain = 90.230
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2261c5546

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1078.777 ; gain = 102.406
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.09   | TNS=0      | WHS=-0.189 | THS=-116   |

Phase 2 Router Initialization | Checksum: 178318927

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 223a70e08

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d63f85cd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.07   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe916f06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184
Phase 4 Rip-up And Reroute | Checksum: 1fe916f06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 24b1d7632

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.08   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 24b1d7632

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 24b1d7632

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d7a6a6c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.08   | TNS=0      | WHS=0.015  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 268b0b8a1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10261 %
  Global Horizontal Routing Utilization  = 1.37884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1b9443a12

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b9443a12

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 137c5a7a1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.08   | TNS=0      | WHS=0.015  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 137c5a7a1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1081.555 ; gain = 105.184
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.555 ; gain = 105.184
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1081.555 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file P:/15spring/engs128/workspace/Brett_and_Matt/lab_workspace/Lab_4/Lab_4.runs/impl_1/lab1top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed May 06 12:49:07 2015...
