==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im_load_mm/im_load_mm.cpp:1:
im_load_mm/im_load_mm.cpp:27:7: error: use of undeclared identifier 'mode'; did you mean 'modf'?
  if (mode==0) video.data =j;
      ^~~~
      modf
C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:137:10: note: 'modf' declared here
  double modf(double _X,double *_Y);
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im_load_mm/im_load_mm.cpp:1:
im_load_mm/im_load_mm.cpp:12:23: error: variable length array of non-POD element type 'ap_uint<8>'
 ap_uint<8> mem_locale[hsize_in];
                      ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from im_load_mm/im_load_mm.cpp:1:
im_load_mm/im_load_mm.cpp:15:2: error: use of undeclared identifier 'memcpy'
 memcpy((ap_uint<8> *) mem_locale,(ap_uint<8> *)(mem_ddr+(i*vsize_in)),hsize_in);
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.203 ; gain = 105.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.203 ; gain = 105.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.203 ; gain = 105.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 206.160 ; gain = 113.824
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im_load_mm/im_load_mm.cpp:14) in function 'im_load_mm' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.mem_locale.addr.mem_ddr.V' (im_load_mm/im_load_mm.cpp:16) in function 'im_load_mm': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (im_load_mm/im_load_mm.cpp:18) in function 'im_load_mm': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 249.773 ; gain = 157.438
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (im_load_mm/im_load_mm.cpp:14:14) in function 'im_load_mm' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (im_load_mm/im_load_mm.cpp:16:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_locale' (im_load_mm/im_load_mm.cpp:16:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 259.434 ; gain = 167.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im_load_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mem_locale.addr.mem_ddr.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.605 seconds; current allocated memory: 189.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 189.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/mem_ddr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/hsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/vsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im_load_mm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'im_load_mm_mem_locale' to 'im_load_mm_mem_lobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'im_load_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 190.619 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'im_load_mm_mem_lobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 259.434 ; gain = 167.098
INFO: [VHDL 208-304] Generating VHDL RTL for im_load_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for im_load_mm.
INFO: [HLS 200-112] Total elapsed time: 29.126 seconds; peak allocated memory: 190.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 198.004 ; gain = 105.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 198.004 ; gain = 105.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.004 ; gain = 105.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 206.668 ; gain = 114.387
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (im_load_mm/im_load_mm.cpp:14) in function 'im_load_mm' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.mem_locale.addr.mem_ddr.V' (im_load_mm/im_load_mm.cpp:16) in function 'im_load_mm': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (im_load_mm/im_load_mm.cpp:18) in function 'im_load_mm': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 250.414 ; gain = 158.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (im_load_mm/im_load_mm.cpp:14:14) in function 'im_load_mm' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (im_load_mm/im_load_mm.cpp:16:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_locale' (im_load_mm/im_load_mm.cpp:16:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 260.543 ; gain = 168.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im_load_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mem_locale.addr.mem_ddr.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.668 seconds; current allocated memory: 189.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 189.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/mem_ddr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/hsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/vsize_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im_load_mm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'im_load_mm_mem_locale' to 'im_load_mm_mem_lobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'im_load_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 190.620 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'im_load_mm_mem_lobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 260.543 ; gain = 168.262
INFO: [VHDL 208-304] Generating VHDL RTL for im_load_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for im_load_mm.
INFO: [HLS 200-112] Total elapsed time: 29.174 seconds; peak allocated memory: 190.620 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 197.848 ; gain = 105.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 197.848 ; gain = 105.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.848 ; gain = 105.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 207.074 ; gain = 114.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 250.238 ; gain = 157.891
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (im_load_mm/im_load_mm.cpp:16:14) in function 'im_load_mm' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'gmem' (im_load_mm/im_load_mm.cpp:18:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_locale' (im_load_mm/im_load_mm.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 260.195 ; gain = 167.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im_load_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mem_locale.addr.mem_ddr.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.444 seconds; current allocated memory: 189.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 189.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/mem_ddr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im_load_mm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'im_load_mm_mem_locale' to 'im_load_mm_mem_lobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'im_load_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 190.555 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'im_load_mm_mem_lobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 260.195 ; gain = 167.848
INFO: [VHDL 208-304] Generating VHDL RTL for im_load_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for im_load_mm.
INFO: [HLS 200-112] Total elapsed time: 28.976 seconds; peak allocated memory: 190.555 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'im_load_mm/im_load_mm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.500 ; gain = 86.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.500 ; gain = 86.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.500 ; gain = 86.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.625 ; gain = 95.301
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 231.461 ; gain = 139.137
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (im_load_mm/im_load_mm.cpp:16:14) in function 'im_load_mm' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'gmem' (im_load_mm/im_load_mm.cpp:18:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem_locale' (im_load_mm/im_load_mm.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 242.625 ; gain = 150.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'im_load_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mem_locale.addr.mem_ddr.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.924 seconds; current allocated memory: 174.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 174.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im_load_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'im_load_mm/mem_ddr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'im_load_mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mem_ddr_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'im_load_mm_mem_locale' to 'im_load_mm_mem_lobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'im_load_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 175.443 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'im_load_mm_mem_lobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 242.625 ; gain = 150.301
INFO: [VHDL 208-304] Generating VHDL RTL for im_load_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for im_load_mm.
INFO: [HLS 200-112] Total elapsed time: 35.936 seconds; peak allocated memory: 175.443 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
