vhdl xil_defaultlib "../../../../controller_project.srcs/sources_1/ip/controller_clock/controller_clock_sim_netlist.vhdl" 

nosort
