# Design Your Own CPU

by Bob Hart

**Hosted by [ECSS](https://society.ecs.soton.ac.uk/)**

All slides and exercises will be published in this repo beofre each session.

## Session 1 - Intro to SystemVerilog
ðŸ“† 17 February 2026
Attendees will learn the basics of SystemVerilog and digital modelling

## Session 2 - The single-cycle CPU
ðŸ“† 24 February 2026
Attendees will design their first CPU, learning about data flow in RISC-V and implementing blocks including the ALU and the Register File

## Session 3 - Optimisation and bare-metal programming
ðŸ“† 3 March 2026

Attendees will learn pipelining and performance improvement, also compiling a C "Hello World!" to target the bare-metal system.
