TimeQuest Timing Analyzer report for up16
Sun May 21 14:18:55 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; up16                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 93.49 MHz ; 93.49 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.652 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.460 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.047 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.580 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.652 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 5.459      ;
; 45.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 4.900      ;
; 45.341 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 4.776      ;
; 45.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 4.517      ;
; 46.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.781      ;
; 46.455 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.662      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.945      ;
; 47.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.926      ;
; 47.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.790      ;
; 47.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.635      ;
; 47.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.529      ;
; 47.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.496      ;
; 47.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.432      ;
; 47.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.390      ;
; 48.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 1.986      ;
; 48.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 1.963      ;
; 49.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 0.691      ;
; 94.970 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 4.705      ;
; 95.299 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 4.376      ;
; 95.322 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 4.352      ;
; 95.631 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 4.043      ;
; 95.631 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.069      ;
; 95.633 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 4.065      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.222      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.172      ;
; 95.784 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.914      ;
; 95.809 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.881      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.119      ;
; 95.826 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.864      ;
; 95.826 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.864      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.123      ;
; 95.842 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.848      ;
; 95.857 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.841      ;
; 95.868 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.832      ;
; 95.879 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.820      ;
; 95.909 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.789      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
; 96.126 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.800      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.853      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.886      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.880      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.904      ;
; 0.399 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.899      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.900      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.913      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.622      ;
; 0.405 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.913      ;
; 0.405 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.905      ;
; 0.406 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.906      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.626      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.626      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.627      ;
; 0.411 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.911      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.631      ;
; 0.418 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.918      ;
; 0.419 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.929      ;
; 0.420 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.920      ;
; 0.422 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.922      ;
; 0.423 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 0.941      ;
; 0.426 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 0.944      ;
; 0.426 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.935      ;
; 0.430 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 0.948      ;
; 0.435 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.945      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.663      ;
; 0.448 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.958      ;
; 0.479 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.714      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.716      ;
; 0.499 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.501 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.727      ;
; 0.516 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.743      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.747      ;
; 0.543 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.761      ;
; 0.544 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.762      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 1.656      ;
; 97.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.292      ;
; 97.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.149      ;
; 97.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.149      ;
; 97.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.149      ;
; 97.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.149      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 97.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.017      ;
; 98.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.870      ;
; 98.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.870      ;
; 98.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.870      ;
; 98.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.870      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.751      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.662      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.662      ;
; 98.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.627      ;
; 98.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.627      ;
; 98.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.608      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.601      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.601      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.601      ;
; 98.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.601      ;
; 98.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.585      ;
; 98.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.585      ;
; 98.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.585      ;
; 98.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.585      ;
; 98.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.585      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.580      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.580      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.580      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.580      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.580      ;
; 98.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.407      ;
; 98.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.407      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.047  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.266      ;
; 1.047  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.266      ;
; 1.226  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.446      ;
; 1.226  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.446      ;
; 1.226  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.446      ;
; 1.226  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.446      ;
; 1.226  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.446      ;
; 1.245  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.462      ;
; 1.245  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.462      ;
; 1.245  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.462      ;
; 1.245  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.462      ;
; 1.245  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.462      ;
; 1.255  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.473      ;
; 1.255  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.473      ;
; 1.255  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.473      ;
; 1.255  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.473      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.486      ;
; 1.271  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.488      ;
; 1.271  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.488      ;
; 1.297  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.511      ;
; 1.297  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.511      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.567      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.722      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.722      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.722      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.722      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.884      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.921      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.921      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.921      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.921      ;
; 1.871  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.094      ;
; 51.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.226      ; 1.490      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.580 ; 49.810       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.581 ; 49.811       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.583 ; 49.813       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.583 ; 49.813       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.584 ; 49.814       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.020 ; 3.199 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.084 ; 7.266 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.298  ; 0.169  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.915 ; -2.077 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.071 ; 12.721 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.802 ; 10.454 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 105.82 MHz ; 105.82 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.275 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.663 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.941 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.549 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.275 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 4.866      ;
; 45.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.407      ;
; 45.890 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.254      ;
; 46.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.042      ;
; 46.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 3.374      ;
; 46.884 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 3.260      ;
; 47.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.616      ;
; 47.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.601      ;
; 47.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.493      ;
; 47.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.354      ;
; 47.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.273      ;
; 47.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.241      ;
; 47.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.177      ;
; 48.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.117      ;
; 48.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 1.760      ;
; 48.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.762      ;
; 49.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 0.621      ;
; 95.504 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 4.210      ;
; 95.748 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 3.966      ;
; 95.811 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 3.903      ;
; 96.028 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 3.686      ;
; 96.074 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.660      ;
; 96.081 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.654      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.810      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.756      ;
; 96.201 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.533      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.724      ;
; 96.227 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 3.503      ;
; 96.258 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 3.472      ;
; 96.259 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 3.471      ;
; 96.260 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.474      ;
; 96.267 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.468      ;
; 96.268 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 3.462      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.304 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.430      ;
; 96.312 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.423      ;
; 96.530 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.205      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
; 96.534 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.401      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.790      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.564      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.569      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.569      ;
; 0.369 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.815      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.569      ;
; 0.373 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.827      ;
; 0.380 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.834      ;
; 0.386 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.832      ;
; 0.386 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.832      ;
; 0.388 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.843      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.589      ;
; 0.390 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.844      ;
; 0.393 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.839      ;
; 0.393 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.839      ;
; 0.398 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.844      ;
; 0.404 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.859      ;
; 0.404 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.850      ;
; 0.408 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.854      ;
; 0.409 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.855      ;
; 0.410 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.290      ; 0.869      ;
; 0.411 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.865      ;
; 0.414 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.290      ; 0.873      ;
; 0.417 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.872      ;
; 0.417 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.290      ; 0.876      ;
; 0.428 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.883      ;
; 0.431 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.646      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.647      ;
; 0.449 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.663      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.479 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.678      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.488 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.688      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 1.480      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.809      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.673      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.673      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.673      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.673      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.547      ;
; 98.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.476      ;
; 98.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.476      ;
; 98.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.452      ;
; 98.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.452      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.449      ;
; 98.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.428      ;
; 98.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.428      ;
; 98.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.428      ;
; 98.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.428      ;
; 98.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.417      ;
; 98.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.417      ;
; 98.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.417      ;
; 98.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.417      ;
; 98.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.417      ;
; 98.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.412      ;
; 98.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.412      ;
; 98.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.412      ;
; 98.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.412      ;
; 98.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.412      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.258      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.258      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.941  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.141      ;
; 0.941  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.141      ;
; 1.108  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.309      ;
; 1.108  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.309      ;
; 1.108  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.309      ;
; 1.108  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.309      ;
; 1.108  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.309      ;
; 1.124  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.323      ;
; 1.124  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.323      ;
; 1.124  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.323      ;
; 1.124  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.323      ;
; 1.124  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.323      ;
; 1.131  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.331      ;
; 1.131  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.331      ;
; 1.131  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.331      ;
; 1.131  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.331      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.338      ;
; 1.149  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.348      ;
; 1.149  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.348      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.375      ;
; 1.179  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.375      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.237  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.432      ;
; 1.373  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.573      ;
; 1.373  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.573      ;
; 1.373  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.573      ;
; 1.373  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.573      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.725      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.748      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.748      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.748      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.748      ;
; 1.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.909      ;
; 50.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 1.354      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.549 ; 49.779       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.550 ; 49.780       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.551 ; 49.781       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.552 ; 49.782       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.553 ; 49.783       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.553 ; 49.783       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.553 ; 49.783       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.553 ; 49.783       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                      ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.028 ; 3.168 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.015 ; 7.144 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.140  ; 0.002  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.069 ; -2.241 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.230 ; 11.652 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.976 ; 9.403 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.093 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.315 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.574 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.467 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.093 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.175      ;
; 47.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.822      ;
; 47.528 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.743      ;
; 47.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.600      ;
; 48.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.166      ;
; 48.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.084      ;
; 48.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.661      ;
; 48.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.643      ;
; 48.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.582      ;
; 48.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.465      ;
; 48.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.418      ;
; 48.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.391      ;
; 48.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.381      ;
; 48.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.350      ;
; 49.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.114      ;
; 49.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.115      ;
; 49.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.370      ;
; 97.315 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.496      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.460      ;
; 97.497 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.314      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.451      ;
; 97.539 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.272      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.363      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.337      ;
; 97.705 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.106      ;
; 97.721 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.106      ;
; 97.724 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 2.104      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.778 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.175      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.460      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.483      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.480      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.492      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.492      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.492      ;
; 0.213 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.493      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.332      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.494      ;
; 0.214 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.494      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.335      ;
; 0.217 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.504      ;
; 0.217 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.497      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.337      ;
; 0.219 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.499      ;
; 0.221 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.508      ;
; 0.223 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.503      ;
; 0.224 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.504      ;
; 0.228 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.515      ;
; 0.229 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.522      ;
; 0.230 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.523      ;
; 0.230 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.517      ;
; 0.234 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.527      ;
; 0.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.357      ;
; 0.253 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.265 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.281 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.400      ;
; 0.284 ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.955      ;
; 98.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.350      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.218      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.218      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.218      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.218      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.169      ;
; 98.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.063      ;
; 98.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.063      ;
; 98.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.063      ;
; 98.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.063      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 98.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.011      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.951      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.951      ;
; 99.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.931      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.925      ;
; 99.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.925      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.901      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.901      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.901      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.901      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.900      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.900      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.900      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.900      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.900      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.900      ;
; 99.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.791      ;
; 99.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.791      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.693      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.693      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.789      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.789      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.789      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.789      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.789      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.798      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.798      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.798      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.798      ;
; 0.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.801      ;
; 0.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.816      ;
; 0.698  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.816      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.725  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.839      ;
; 0.725  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.839      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.748  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.862      ;
; 0.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.941      ;
; 0.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.941      ;
; 0.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.941      ;
; 0.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.941      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.033      ;
; 0.932  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.052      ;
; 0.932  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.052      ;
; 0.932  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.052      ;
; 0.932  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.052      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.146      ;
; 50.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.339      ; 0.839      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|altsyncram_q6r2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram:U02|altsyncram:altsyncram_component|altsyncram_9nt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.299 ; 1.556 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.033 ; 3.354 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.454  ; 0.195  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.530 ; -0.785 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.893 ; 7.439 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.692 ; 6.235 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 44.652 ; 0.180 ; 48.460   ; 0.574   ; 49.467              ;
;  altera_reserved_tck ; 44.652 ; 0.180 ; 48.460   ; 0.574   ; 49.467              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.028 ; 3.199 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.084 ; 7.266 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.454  ; 0.195  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.530 ; -0.785 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.071 ; 12.721 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.692 ; 6.235 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PORT_A[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT_A[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_up16              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_up16              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT_B[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PORT_A[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PORT_A[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PORT_A[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PORT_A[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT_A[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1583     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1583     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 21 14:18:52 2023
Info: Command: quartus_sta up16 -c up16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'up16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.652               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.460               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.047               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.580               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.275               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.663               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.941               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: div_clk:U03|temporal was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: IR:U08|salidair[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: reset_up16 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: estado[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_up16 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.093               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.315               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.574               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.467               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Sun May 21 14:18:55 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


