// Seed: 3019789243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  import id_5::*;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3
);
  assign id_0 = 1'b0;
  parameter id_5 = 1'h0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  always $display(id_2, -1, id_3);
  assign id_0 = -1 ? id_5 - 1'b0 + id_3 ? -1 : id_1 : -1;
  wire id_6, id_7;
  assign id_0 = 1;
endmodule
