--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout0" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1524 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.552ns.
--------------------------------------------------------------------------------

Paths for end point vgaOut/blank (SLICE_X11Y18.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.435 - 0.454)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X11Y18.C3      net (fanout=53)       2.604   vgaOut/vcounter<5>
    SLICE_X11Y18.CMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y18.B6      net (fanout=1)        0.119   N19
    SLICE_X11Y18.B       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y18.SR      net (fanout=1)        0.302   vgaOut/video_enable
    SLICE_X11Y18.CLK     Tsrck                 0.402   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (1.382ns logic, 3.025ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_7 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.435 - 0.454)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_7 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.DQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_7
    SLICE_X11Y18.C2      net (fanout=4)        1.872   vgaOut/vcounter<7>
    SLICE_X11Y18.CMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y18.B6      net (fanout=1)        0.119   N19
    SLICE_X11Y18.B       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y18.SR      net (fanout=1)        0.302   vgaOut/video_enable
    SLICE_X11Y18.CLK     Tsrck                 0.402   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.382ns logic, 2.293ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.435 - 0.452)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X11Y18.C1      net (fanout=4)        1.729   vgaOut/vcounter<8>
    SLICE_X11Y18.CMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y18.B6      net (fanout=1)        0.119   N19
    SLICE_X11Y18.B       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y18.SR      net (fanout=1)        0.302   vgaOut/video_enable
    SLICE_X11Y18.CLK     Tsrck                 0.402   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.382ns logic, 2.150ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X12Y36.CIN), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_4 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_4 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    SLICE_X13Y34.C2      net (fanout=62)       0.649   vgaOut/vcounter<4>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y34.B2      net (fanout=6)        0.453   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y34.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.COUT    Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.760ns logic, 1.928ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_1 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_1 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.408   vgaOut/vcounter<3>
                                                       vgaOut/vcounter_1
    SLICE_X13Y34.C1      net (fanout=59)       0.638   vgaOut/vcounter<1>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y34.B2      net (fanout=6)        0.453   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y34.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.COUT    Tbyp                  0.076   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.760ns logic, 1.917ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_4 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_4 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    SLICE_X13Y34.C2      net (fanout=62)       0.649   vgaOut/vcounter<4>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y35.D2      net (fanout=6)        0.628   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y35.COUT    Topcyd                0.260   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X12Y36.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.569ns logic, 2.100ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_6 (SLICE_X12Y35.CIN), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_4 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_4 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_4
    SLICE_X13Y34.C2      net (fanout=62)       0.649   vgaOut/vcounter<4>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y34.B2      net (fanout=6)        0.453   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y34.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.696ns logic, 1.925ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_1 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_1 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.408   vgaOut/vcounter<3>
                                                       vgaOut/vcounter_1
    SLICE_X13Y34.C1      net (fanout=59)       0.638   vgaOut/vcounter<1>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y34.B2      net (fanout=6)        0.453   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y34.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.696ns logic, 1.914ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/vcounter_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/vcounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X13Y34.C5      net (fanout=53)       0.526   vgaOut/vcounter<5>
    SLICE_X13Y34.CMUX    Tilo                  0.313   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X13Y34.A5      net (fanout=5)        0.820   N23
    SLICE_X13Y34.A       Tilo                  0.259   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X12Y34.B2      net (fanout=6)        0.453   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X12Y34.COUT    Topcyb                0.375   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<3>
    SLICE_X12Y35.CLK     Tcinck                0.341   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.696ns logic, 1.802ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_8 (SLICE_X8Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.200   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X8Y23.A6       net (fanout=7)        0.028   vgaOut/hcounter<8>
    SLICE_X8Y23.CLK      Tah         (-Th)    -0.238   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.438ns logic, 0.028ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_9 (SLICE_X8Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.200   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X8Y23.A6       net (fanout=7)        0.028   vgaOut/hcounter<8>
    SLICE_X8Y23.CLK      Tah         (-Th)    -0.261   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.461ns logic, 0.028ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X12Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/vcounter_9 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/vcounter_9 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.BQ      Tcko                  0.200   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_9
    SLICE_X12Y36.B5      net (fanout=9)        0.087   vgaOut/vcounter<9>
    SLICE_X12Y36.CLK     Tah         (-Th)    -0.234   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_lut<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout1_buf/I0
  Logical resource: CLK_24MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.075ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaOut/hcounter<3>/CLK
  Logical resource: vgaOut/hcounter_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout1" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1316 paths analyzed, 228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.866ns.
--------------------------------------------------------------------------------

Paths for end point segs/currentVal_2 (SLICE_X23Y28.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_14 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.687ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.341 - 0.393)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_14 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_14
    SLICE_X22Y14.A4      net (fanout=3)        1.032   clks/seg_count<14>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (1.249ns logic, 3.438ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_4 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_4 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.AQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_4
    SLICE_X22Y14.A6      net (fanout=6)        0.966   clks/seg_count<4>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.249ns logic, 3.372ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_5 (FF)
  Destination:          segs/currentVal_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_5 to segs/currentVal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.BQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_5
    SLICE_X22Y14.A2      net (fanout=6)        0.944   clks/seg_count<5>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.340   segs/currentVal<3>
                                                       segs/currentVal_2
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.249ns logic, 3.350ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_1 (SLICE_X23Y28.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_14 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.341 - 0.393)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_14 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_14
    SLICE_X22Y14.A4      net (fanout=3)        1.032   clks/seg_count<14>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.233ns logic, 3.438ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_4 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_4 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.AQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_4
    SLICE_X22Y14.A6      net (fanout=6)        0.966   clks/seg_count<4>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.233ns logic, 3.372ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_5 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_5 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.BQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_5
    SLICE_X22Y14.A2      net (fanout=6)        0.944   clks/seg_count<5>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.324   segs/currentVal<3>
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.233ns logic, 3.350ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_3 (SLICE_X23Y28.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_14 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.341 - 0.393)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_14 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_14
    SLICE_X22Y14.A4      net (fanout=3)        1.032   clks/seg_count<14>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.225ns logic, 3.438ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_4 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_4 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.AQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_4
    SLICE_X22Y14.A6      net (fanout=6)        0.966   clks/seg_count<4>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.225ns logic, 3.372ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_5 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_5 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.BQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_5
    SLICE_X22Y14.A2      net (fanout=6)        0.944   clks/seg_count<5>
    SLICE_X22Y14.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X33Y14.C3      net (fanout=2)        0.802   clks/anodes<15>1
    SLICE_X33Y14.C       Tilo                  0.259   segs/anodes<3>
                                                       segs/en_inv1
    SLICE_X23Y28.CE      net (fanout=2)        1.604   segs/en_inv
    SLICE_X23Y28.CLK     Tceck                 0.316   segs/currentVal<3>
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.225ns logic, 3.350ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X32Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.AQ      Tcko                  0.200   segs/count<1>
                                                       segs/count_0
    SLICE_X32Y14.A6      net (fanout=8)        0.038   segs/count<0>
    SLICE_X32Y14.CLK     Tah         (-Th)    -0.190   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point init_count_11 (SLICE_X8Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_11 (FF)
  Destination:          init_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_11 to init_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.200   init_count<11>
                                                       init_count_11
    SLICE_X8Y39.D6       net (fanout=4)        0.028   init_count<11>
    SLICE_X8Y39.CLK      Tah         (-Th)    -0.237   init_count<11>
                                                       init_count<11>_rt
                                                       Mcount_init_count_xor<11>
                                                       init_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.437ns logic, 0.028ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_1 (SLICE_X32Y14.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_1 (FF)
  Destination:          segs/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_1 to segs/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.CQ      Tcko                  0.200   segs/count<1>
                                                       segs/count_1
    SLICE_X32Y14.C5      net (fanout=7)        0.081   segs/count<1>
    SLICE_X32Y14.CLK     Tah         (-Th)    -0.190   segs/count<1>
                                                       segs/Mcount_count_xor<1>11
                                                       segs/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.390ns logic, 0.081ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkout1
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------
Slack: 40.263ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK1
  Logical resource: clkfwd0/CK1
  Location pin: OLOGIC_X0Y32.CLK1
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      3.334ns|      1.168ns|            0|            0|            0|         2840|
| CLK_24MHz/clkout0             |     40.000ns|      4.552ns|          N/A|            0|            0|         1524|            0|
| CLK_24MHz/clkout1             |     41.667ns|      4.866ns|          N/A|            0|            0|         1316|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    4.866|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2840 paths, 0 nets, and 356 connections

Design statistics:
   Minimum period:   4.866ns{1}   (Maximum frequency: 205.508MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 02 15:26:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



