# Generated by Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)

.model viterbi_tx_rx
.inputs clk rst encoder_i enable_encoder_i
.outputs decoder_o
.names $false
.names $true
1
.names $undef
.names $undef decoder_o
1 1
.end
