gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
GT_rx500M_tx1G_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/GT_rx500M_tx1G_gthe4_channel_wrapper.v,
gtwizard_ultrascale_v1_7_gthe4_common.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/gtwizard_ultrascale_v1_7_gthe4_common.v,
GT_rx500M_tx1G_gthe4_common_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/GT_rx500M_tx1G_gthe4_common_wrapper.v,
GT_rx500M_tx1G_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/GT_rx500M_tx1G_gtwizard_gthe4.v,
GT_rx500M_tx1G_gtwizard_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/GT_rx500M_tx1G_gtwizard_top.v,
GT_rx500M_tx1G.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/GT_rx500M_tx1G/sim/GT_rx500M_tx1G.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
