
*** Running vivado
    with args -log dac_toplevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dac_toplevel.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dac_toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Projet/Desktop/Recherche/custom_ips/sine_generator_16bits/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Projet/Desktop/Recherche/custom_ips/hossein_design_enable'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Projet/Desktop/Recherche/custom_ips/hossein_design/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.cache/ip 
Command: link_design -top dac_toplevel -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK_GEN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/fpga_dmm_0/fpga_dmm_0.dcp' for cell 'FPGA_DMM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/sine_gen_16bits/sine_gen_16bits.dcp' for cell 'SINE_GEN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/builtin_fifo/builtin_fifo.dcp' for cell 'builtin'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, CLOCK_GEN/inst/clkin1_ibufg, from the path connected to top-level port: internal_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'CLOCK_GEN/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_0'. The XDC file c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN/inst'
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN/inst'
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.070 ; gain = 679.023
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN/inst'
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/sine_gen_16bits/constrs/sine_generator_16bits.xdc] for cell 'SINE_GEN/U0'
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/sine_gen_16bits/constrs/sine_generator_16bits.xdc] for cell 'SINE_GEN/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'model_0'. The XDC file c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/model_0/constrs/model.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/builtin_fifo/builtin_fifo.xdc] for cell 'builtin/U0'
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/builtin_fifo/builtin_fifo.xdc] for cell 'builtin/U0'
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/fpga_dmm_0/constrs/fpga_dmm.xdc] for cell 'FPGA_DMM/U0'
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/fpga_dmm_0/constrs/fpga_dmm.xdc] for cell 'FPGA_DMM/U0'
Parsing XDC File [C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_0'. The XDC file c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/builtin_fifo/builtin_fifo_clocks.xdc] for cell 'builtin/U0'
Finished Parsing XDC File [c:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.srcs/sources_1/ip/builtin_fifo/builtin_fifo_clocks.xdc] for cell 'builtin/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2208.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  OBUFDS => OBUFDS: 18 instances

18 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2208.070 ; gain = 1134.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2208.070 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b949845d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2225.855 ; gain = 17.785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e151882

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-389] Phase Retarget created 413 cells and removed 563 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10ed5cde9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 117 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8f9ee89

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5955 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f8f9ee89

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11e9f646d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1860f94a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.855 ; gain = 0.113
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             413  |             563  |                                              1  |
|  Constant propagation         |               0  |             117  |                                              0  |
|  Sweep                        |               0  |            5955  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2434.855 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15175446a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2434.855 ; gain = 0.113

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 208 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 416
Ending PowerOpt Patch Enables Task | Checksum: 15175446a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 2941.715 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15175446a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2941.715 ; gain = 506.859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15175446a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.715 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2941.715 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15175446a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2941.715 ; gain = 733.645
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file dac_toplevel_drc_opted.rpt -pb dac_toplevel_drc_opted.pb -rpx dac_toplevel_drc_opted.rpx
Command: report_drc -file dac_toplevel_drc_opted.rpt -pb dac_toplevel_drc_opted.pb -rpx dac_toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cc2bbafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2941.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11beb6306

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a5d2657

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a5d2657

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13a5d2657

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6e2d960

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 4 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[34]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[34]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[34]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[34]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/llc_solver/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[34]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[34]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 104 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 104 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-46] Identified 181 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[0] was not replicated.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[33]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[16]. Replicated 1 times.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[10] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[1] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[32] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[11] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[1] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[3] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[17] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[8] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[2] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[24] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[23] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[31] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[29] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[25] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[14] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[25] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[30] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[4] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[28] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[2] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[20] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[16] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[29] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[33] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[7] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[3] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[8] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[20] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[24] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[28] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[31] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[19] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[1] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[20] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[19] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[18] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[13] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[10] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[17] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[9] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[12] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[19] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[27] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[22] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[29] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[21] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[30] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[26] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[18] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[32] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/z[8] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[4] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[23] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[30] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[24] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[28] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[13] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[21] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[23] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[5] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[0] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[26] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[2] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[3] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[11] was not replicated.
INFO: [Physopt 32-571] Net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/concat1_y_net_x0[9] was not replicated.
INFO: [Physopt 32-232] Optimized 32 nets. Created 32 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 25 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1. 17 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 17 nets or cells. Created 289 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.277 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-527] Pass 1: Identified 23 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row1/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row1/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom11/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2941.715 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |              1  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |          104  |              0  |                    16  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |           32  |              0  |                    32  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          289  |              0  |                    17  |           0  |           1  |  00:00:03  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            3  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          432  |              1  |                    72  |           0  |          10  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14b5b1204

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 97e2e84e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 2 Global Placement | Checksum: 97e2e84e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9c75ed82

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e6cb5ae2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 137fd5e49

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11e911601

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15c7fe689

Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 187c2aae4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f2adcc0f

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ab006db8

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e2ffe9de

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e2ffe9de

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1188785c8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.368 | TNS=-323.396 |
Phase 1 Physical Synthesis Initialization | Checksum: 18dd82529

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11d259e6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1188785c8

Time (s): cpu = 00:01:55 ; elapsed = 00:01:21 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.218. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1808529e9

Time (s): cpu = 00:02:59 ; elapsed = 00:02:24 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1808529e9

Time (s): cpu = 00:02:59 ; elapsed = 00:02:24 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1808529e9

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1808529e9

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 181f00b5c

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 2941.715 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181f00b5c

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 2941.715 ; gain = 0.000
Ending Placer Task | Checksum: 11afeb373

Time (s): cpu = 00:03:00 ; elapsed = 00:02:25 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
241 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:04 ; elapsed = 00:02:31 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file dac_toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dac_toplevel_utilization_placed.rpt -pb dac_toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dac_toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2941.715 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2941.715 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-323.882 |
Phase 1 Physical Synthesis Initialization | Checksum: 24759d0da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-323.882 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 24759d0da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-323.882 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_GEN/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_GEN/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-323.882 |
Phase 3 Critical Path Optimization | Checksum: 24759d0da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.218 | TNS=-323.882 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2941.715 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1ec16f506

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
264 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 98c097bb ConstDB: 0 ShapeSum: ca84db88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 176745a71

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2941.715 ; gain = 0.000
Post Restoration Checksum: NetGraph: d76ce5af NumContArr: 9f0774c2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 176745a71

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 176745a71

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2941.715 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 176745a71

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2941.715 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b50bb476

Time (s): cpu = 00:01:50 ; elapsed = 00:01:19 . Memory (MB): peak = 3026.039 ; gain = 84.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.153 | TNS=-292.451| WHS=-0.326 | THS=-409.445|

Phase 2 Router Initialization | Checksum: a229bbad

Time (s): cpu = 00:01:57 ; elapsed = 00:01:23 . Memory (MB): peak = 3031.684 ; gain = 89.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41159
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41159
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c7d063d

Time (s): cpu = 00:02:37 ; elapsed = 00:01:45 . Memory (MB): peak = 3068.535 ; gain = 126.820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.261 | TNS=-1998.213| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e16250be

Time (s): cpu = 00:02:51 ; elapsed = 00:01:54 . Memory (MB): peak = 3068.535 ; gain = 126.820

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.141 | TNS=-1995.193| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bca152e3

Time (s): cpu = 00:02:54 ; elapsed = 00:01:58 . Memory (MB): peak = 3068.535 ; gain = 126.820

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.126 | TNS=-1990.099| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1dc5c39e5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:59 . Memory (MB): peak = 3068.535 ; gain = 126.820
Phase 4 Rip-up And Reroute | Checksum: 1dc5c39e5

Time (s): cpu = 00:02:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3068.535 ; gain = 126.820

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190458513

Time (s): cpu = 00:02:58 ; elapsed = 00:02:01 . Memory (MB): peak = 3068.535 ; gain = 126.820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.113 | TNS=-1882.735| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 202cbe60a

Time (s): cpu = 00:07:20 ; elapsed = 00:04:13 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 202cbe60a

Time (s): cpu = 00:07:20 ; elapsed = 00:04:13 . Memory (MB): peak = 3142.805 ; gain = 201.090
Phase 5 Delay and Skew Optimization | Checksum: 202cbe60a

Time (s): cpu = 00:07:20 ; elapsed = 00:04:13 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 258678d5a

Time (s): cpu = 00:07:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3142.805 ; gain = 201.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.113 | TNS=-1685.820| WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27076d3ef

Time (s): cpu = 00:07:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3142.805 ; gain = 201.090
Phase 6 Post Hold Fix | Checksum: 27076d3ef

Time (s): cpu = 00:07:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.87689 %
  Global Horizontal Routing Utilization  = 4.624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bd952cae

Time (s): cpu = 00:07:24 ; elapsed = 00:04:15 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd952cae

Time (s): cpu = 00:07:24 ; elapsed = 00:04:15 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a97e6940

Time (s): cpu = 00:07:25 ; elapsed = 00:04:17 . Memory (MB): peak = 3142.805 ; gain = 201.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.113 | TNS=-1685.820| WHS=0.031  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a97e6940

Time (s): cpu = 00:07:25 ; elapsed = 00:04:17 . Memory (MB): peak = 3142.805 ; gain = 201.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:25 ; elapsed = 00:04:17 . Memory (MB): peak = 3142.805 ; gain = 201.090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
280 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:28 ; elapsed = 00:04:22 . Memory (MB): peak = 3142.805 ; gain = 201.090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3142.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3142.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file dac_toplevel_drc_routed.rpt -pb dac_toplevel_drc_routed.pb -rpx dac_toplevel_drc_routed.rpx
Command: report_drc -file dac_toplevel_drc_routed.rpt -pb dac_toplevel_drc_routed.pb -rpx dac_toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dac_toplevel_methodology_drc_routed.rpt -pb dac_toplevel_methodology_drc_routed.pb -rpx dac_toplevel_methodology_drc_routed.rpx
Command: report_methodology -file dac_toplevel_methodology_drc_routed.rpt -pb dac_toplevel_methodology_drc_routed.pb -rpx dac_toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/DACZC706/DACZC706.runs/impl_1/dac_toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3142.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file dac_toplevel_power_routed.rpt -pb dac_toplevel_power_summary_routed.pb -rpx dac_toplevel_power_routed.rpx
Command: report_power -file dac_toplevel_power_routed.rpt -pb dac_toplevel_power_summary_routed.pb -rpx dac_toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
292 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3145.512 ; gain = 2.707
INFO: [runtcl-4] Executing : report_route_status -file dac_toplevel_route_status.rpt -pb dac_toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dac_toplevel_timing_summary_routed.rpt -pb dac_toplevel_timing_summary_routed.pb -rpx dac_toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dac_toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dac_toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dac_toplevel_bus_skew_routed.rpt -pb dac_toplevel_bus_skew_routed.pb -rpx dac_toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/subsystem1/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row6_10/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/w_recibc1/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/w_recibc1/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/w_recibc1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/w_recibc1/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/w_recibc1/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/rom_nortonllc/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom11/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom11/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row3/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom11/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row2/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom9/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom8/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom7/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom11/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom10/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row1/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/rom_nortonibc/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/rom_nortonibc/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/rom_nortonibc/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/rom_nortonibc/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/rom_nortonibc/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row3/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <FPGA_DMM/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Common 17-14] Message 'Memdata 28-208' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: write_bitstream -force dac_toplevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult8/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 232 Warnings, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dac_toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
420 Infos, 212 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3581.184 ; gain = 435.672
INFO: [Common 17-206] Exiting Vivado at Mon Jun 21 09:54:34 2021...
