<dec f='codebrowser/include/fpu/softfloat.h' l='186' type='1'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='292' u='r' c='float16ToCommonNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='400' u='r' c='float32ToCommonNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='708' u='r' c='propagateFloat32NaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='756' u='r' c='propagateFloat32MulAddNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='864' u='r' c='float64ToCommonNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='915' u='r' c='propagateFloat64NaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='963' u='r' c='propagateFloat64MulAddNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='1074' u='r' c='floatx80ToCommonNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='1129' u='r' c='propagateFloatx80NaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='1225' u='r' c='float128ToCommonNaN'/>
<use f='codebrowser/fpu/softfloat-specialize.h' l='1268' u='r' c='propagateFloat128NaN'/>
<use f='codebrowser/fpu/softfloat.c' l='178' u='r' c='roundAndPackInt32'/>
<use f='codebrowser/fpu/softfloat.c' l='235' u='r' c='roundAndPackInt64'/>
<use f='codebrowser/fpu/softfloat.c' l='285' u='r' c='roundAndPackUint64'/>
<use f='codebrowser/fpu/softfloat.c' l='292' u='r' c='roundAndPackUint64'/>
<use f='codebrowser/fpu/softfloat.c' l='1609' u='r' c='float32_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1654' u='r' c='float32_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1704' u='r' c='float32_to_int64'/>
<use f='codebrowser/fpu/softfloat.c' l='1743' u='r' c='float32_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='1755' u='r' c='float32_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='1811' u='r' c='float32_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='2126' u='r' c='subFloat32Sigs'/>
<use f='codebrowser/fpu/softfloat.c' l='2255' u='r' c='float32_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='2265' u='r' c='float32_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='2320' u='r' c='float32_div'/>
<use f='codebrowser/fpu/softfloat.c' l='2334' u='r' c='float32_div'/>
<use f='codebrowser/fpu/softfloat.c' l='2388' u='r' c='float32_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='2399' u='r' c='float32_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='2514' u='r' c='float32_muladd'/>
<use f='codebrowser/fpu/softfloat.c' l='2535' u='r' c='float32_muladd'/>
<use f='codebrowser/fpu/softfloat.c' l='2711' u='r' c='float32_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='2716' u='r' c='float32_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='2849' u='r' c='float32_log2'/>
<use f='codebrowser/fpu/softfloat.c' l='2894' u='r' c='float32_eq'/>
<use f='codebrowser/fpu/softfloat.c' l='2919' u='r' c='float32_le'/>
<use f='codebrowser/fpu/softfloat.c' l='2948' u='r' c='float32_lt'/>
<use f='codebrowser/fpu/softfloat.c' l='2975' u='r' c='float32_unordered'/>
<use f='codebrowser/fpu/softfloat.c' l='2998' u='r' c='float32_eq_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='3025' u='r' c='float32_le_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='3057' u='r' c='float32_lt_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='3087' u='r' c='float32_unordered_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='3163' u='r' c='float64_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3216' u='r' c='float64_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3250' u='r' c='float64_to_int64'/>
<use f='codebrowser/fpu/softfloat.c' l='3296' u='r' c='float64_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3456' u='r' c='roundAndPackFloat16'/>
<use f='codebrowser/fpu/softfloat.c' l='3544' u='r' c='float32_to_float16'/>
<use f='codebrowser/fpu/softfloat.c' l='3552' u='r' c='float32_to_float16'/>
<use f='codebrowser/fpu/softfloat.c' l='3617' u='r' c='float64_to_float16'/>
<use f='codebrowser/fpu/softfloat.c' l='3625' u='r' c='float64_to_float16'/>
<use f='codebrowser/fpu/softfloat.c' l='3921' u='r' c='subFloat64Sigs'/>
<use f='codebrowser/fpu/softfloat.c' l='4048' u='r' c='float64_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='4058' u='r' c='float64_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='4115' u='r' c='float64_div'/>
<use f='codebrowser/fpu/softfloat.c' l='4129' u='r' c='float64_div'/>
<use f='codebrowser/fpu/softfloat.c' l='4187' u='r' c='float64_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='4198' u='r' c='float64_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='4300' u='r' c='float64_muladd'/>
<use f='codebrowser/fpu/softfloat.c' l='4321' u='r' c='float64_muladd'/>
<use f='codebrowser/fpu/softfloat.c' l='4519' u='r' c='float64_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='4524' u='r' c='float64_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='4572' u='r' c='float64_log2'/>
<use f='codebrowser/fpu/softfloat.c' l='4616' u='r' c='float64_eq'/>
<use f='codebrowser/fpu/softfloat.c' l='4642' u='r' c='float64_le'/>
<use f='codebrowser/fpu/softfloat.c' l='4671' u='r' c='float64_lt'/>
<use f='codebrowser/fpu/softfloat.c' l='4698' u='r' c='float64_unordered'/>
<use f='codebrowser/fpu/softfloat.c' l='4722' u='r' c='float64_eq_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='4751' u='r' c='float64_le_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='4783' u='r' c='float64_lt_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='4813' u='r' c='float64_unordered_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='4837' u='r' c='floatx80_to_int32'/>
<use f='codebrowser/fpu/softfloat.c' l='4869' u='r' c='floatx80_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4892' u='r' c='floatx80_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4919' u='r' c='floatx80_to_int64'/>
<use f='codebrowser/fpu/softfloat.c' l='4928' u='r' c='floatx80_to_int64'/>
<use f='codebrowser/fpu/softfloat.c' l='4964' u='r' c='floatx80_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4974' u='r' c='floatx80_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='5010' u='r' c='floatx80_to_float32'/>
<use f='codebrowser/fpu/softfloat.c' l='5042' u='r' c='floatx80_to_float64'/>
<use f='codebrowser/fpu/softfloat.c' l='5074' u='r' c='floatx80_to_float128'/>
<use f='codebrowser/fpu/softfloat.c' l='5119' u='r' c='floatx80_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='5297' u='r' c='subFloatx80Sigs'/>
<use f='codebrowser/fpu/softfloat.c' l='5350' u='r' c='floatx80_add'/>
<use f='codebrowser/fpu/softfloat.c' l='5375' u='r' c='floatx80_sub'/>
<use f='codebrowser/fpu/softfloat.c' l='5402' u='r' c='floatx80_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='5426' u='r' c='floatx80_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='5463' u='r' c='floatx80_div'/>
<use f='codebrowser/fpu/softfloat.c' l='5495' u='r' c='floatx80_div'/>
<use f='codebrowser/fpu/softfloat.c' l='5548' u='r' c='floatx80_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='5572' u='r' c='floatx80_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='5647' u='r' c='floatx80_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='5663' u='r' c='floatx80_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='5720' u='r' c='floatx80_eq'/>
<use f='codebrowser/fpu/softfloat.c' l='5750' u='r' c='floatx80_le'/>
<use f='codebrowser/fpu/softfloat.c' l='5784' u='r' c='floatx80_lt'/>
<use f='codebrowser/fpu/softfloat.c' l='5815' u='r' c='floatx80_unordered'/>
<use f='codebrowser/fpu/softfloat.c' l='5832' u='r' c='floatx80_eq_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5842' u='r' c='floatx80_eq_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5867' u='r' c='floatx80_le_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5877' u='r' c='floatx80_le_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5907' u='r' c='floatx80_lt_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5917' u='r' c='floatx80_lt_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5944' u='r' c='floatx80_unordered_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='5954' u='r' c='floatx80_unordered_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='6030' u='r' c='float128_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6064' u='r' c='float128_to_int64'/>
<use f='codebrowser/fpu/softfloat.c' l='6116' u='r' c='float128_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6170' u='r' c='float128_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='6183' u='r' c='float128_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='6229' u='r' c='float128_to_uint32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6595' u='r' c='subFloat128Sigs'/>
<use f='codebrowser/fpu/softfloat.c' l='6730' u='r' c='float128_mul'/>
<use f='codebrowser/fpu/softfloat.c' l='6802' u='r' c='float128_div'/>
<use f='codebrowser/fpu/softfloat.c' l='6882' u='r' c='float128_rem'/>
<use f='codebrowser/fpu/softfloat.c' l='6979' u='r' c='float128_sqrt'/>
<use f='codebrowser/fpu/softfloat.c' l='7035' u='r' c='float128_eq'/>
<use f='codebrowser/fpu/softfloat.c' l='7063' u='r' c='float128_le'/>
<use f='codebrowser/fpu/softfloat.c' l='7096' u='r' c='float128_lt'/>
<use f='codebrowser/fpu/softfloat.c' l='7127' u='r' c='float128_unordered'/>
<use f='codebrowser/fpu/softfloat.c' l='7150' u='r' c='float128_eq_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='7181' u='r' c='float128_le_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='7217' u='r' c='float128_lt_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='7251' u='r' c='float128_unordered_quiet'/>
<use f='codebrowser/fpu/softfloat.c' l='7284' u='r' c='float32_to_uint32'/>
<use f='codebrowser/fpu/softfloat.c' l='7303' u='r' c='float32_to_uint32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='7323' u='r' c='float32_to_int16'/>
<use f='codebrowser/fpu/softfloat.c' l='7343' u='r' c='float32_to_uint16'/>
<use f='codebrowser/fpu/softfloat.c' l='7362' u='r' c='float32_to_uint16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='7379' u='r' c='float64_to_uint32'/>
<use f='codebrowser/fpu/softfloat.c' l='7396' u='r' c='float64_to_uint32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='7416' u='r' c='float64_to_int16'/>
<use f='codebrowser/fpu/softfloat.c' l='7436' u='r' c='float64_to_uint16'/>
<use f='codebrowser/fpu/softfloat.c' l='7455' u='r' c='float64_to_uint16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='7483' u='r' c='float64_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='7496' u='r' c='float64_to_uint64'/>
<use f='codebrowser/fpu/softfloat.c' l='7532' u='r' c='float32_compare_internal'/>
<use f='codebrowser/fpu/softfloat.c' l='7532' u='r' c='float64_compare_internal'/>
<use f='codebrowser/fpu/softfloat.c' l='7576' u='r' c='floatx80_compare_internal'/>
<use f='codebrowser/fpu/softfloat.c' l='7586' u='r' c='floatx80_compare_internal'/>
<use f='codebrowser/fpu/softfloat.c' l='7632' u='r' c='float128_compare_internal'/>
<use f='codebrowser/fpu/softfloat.c' l='7851' u='r' c='floatx80_scalbn'/>
<use f='codebrowser/target/i386/fpu_helper.c' l='263' u='r' c='helper_fistl_ST0'/>
<use f='codebrowser/target/i386/fpu_helper.c' l='280' u='r' c='helper_fistll_ST0'/>
