<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADDER_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDER_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDER_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="binary_32_bit_adder_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="binary_32_bit_adder_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_32_bit_adder_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="binary_32_bit_adder_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="binary_32_bit_adder_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binary_32_bit_adder_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binary_32_bit_adder_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary_32_bit_adder_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1597878472" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1597878472">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1598210782" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598210782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598214459" xil_pn:in_ck="-3238777668147696107" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598214459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="ADDER_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598212190" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2814020050126840779" xil_pn:start_ts="1598212190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598212190" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8560518722296262217" xil_pn:start_ts="1598212190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598210782" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3681691030526027640" xil_pn:start_ts="1598210782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598214470" xil_pn:in_ck="-3238777668147696107" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598214470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="ADDER_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598214875" xil_pn:in_ck="-3238777668147696107" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7402161084536554517" xil_pn:start_ts="1598214870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_beh.prj"/>
      <outfile xil_pn:name="adder_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598214876" xil_pn:in_ck="-139328687821680209" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1836264111805098717" xil_pn:start_ts="1598214875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDER_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1597878483" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1597878483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598209961" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6869417735033082615" xil_pn:start_ts="1598209961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598209961" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3681691030526027640" xil_pn:start_ts="1598209961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597878484" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1597878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598209961" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2814020050126840779" xil_pn:start_ts="1598209961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597878484" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1597878484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598209961" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1963243850449744830" xil_pn:start_ts="1598209961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598213856" xil_pn:in_ck="94405233502768" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3017132196747827823" xil_pn:start_ts="1598213847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDER_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder.lso"/>
      <outfile xil_pn:name="adder.ngc"/>
      <outfile xil_pn:name="adder.ngr"/>
      <outfile xil_pn:name="adder.prj"/>
      <outfile xil_pn:name="adder.stx"/>
      <outfile xil_pn:name="adder.syr"/>
      <outfile xil_pn:name="adder.xst"/>
      <outfile xil_pn:name="adder_beh.prj"/>
      <outfile xil_pn:name="adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1598209972" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="118740384" xil_pn:start_ts="1598209972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598213863" xil_pn:in_ck="140816716710054" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5942901706940729827" xil_pn:start_ts="1598213856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder.bld"/>
      <outfile xil_pn:name="adder.ngd"/>
      <outfile xil_pn:name="adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598213889" xil_pn:in_ck="140816716710055" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1598213863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder.pcf"/>
      <outfile xil_pn:name="adder_map.map"/>
      <outfile xil_pn:name="adder_map.mrp"/>
      <outfile xil_pn:name="adder_map.ncd"/>
      <outfile xil_pn:name="adder_map.ngm"/>
      <outfile xil_pn:name="adder_map.xrpt"/>
      <outfile xil_pn:name="adder_summary.xml"/>
      <outfile xil_pn:name="adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598213908" xil_pn:in_ck="976806920912603968" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1598213889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder.ncd"/>
      <outfile xil_pn:name="adder.pad"/>
      <outfile xil_pn:name="adder.par"/>
      <outfile xil_pn:name="adder.ptwx"/>
      <outfile xil_pn:name="adder.unroutes"/>
      <outfile xil_pn:name="adder.xpi"/>
      <outfile xil_pn:name="adder_pad.csv"/>
      <outfile xil_pn:name="adder_pad.txt"/>
      <outfile xil_pn:name="adder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598213925" xil_pn:in_ck="140816716709923" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1598213911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder.bgn"/>
      <outfile xil_pn:name="adder.bit"/>
      <outfile xil_pn:name="adder.drc"/>
      <outfile xil_pn:name="adder.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598213908" xil_pn:in_ck="140816716709923" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1598213901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder.twr"/>
      <outfile xil_pn:name="adder.twx"/>
    </transform>
  </transforms>

</generated_project>
