// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.460000,HLS_SYN_LAT=15643,HLS_SYN_TPT=none,HLS_SYN_MEM=214,HLS_SYN_DSP=190,HLS_SYN_FF=24821,HLS_SYN_LUT=55005,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cnn_input_address0,
        cnn_input_ce0,
        cnn_input_q0,
        prediction_output_address0,
        prediction_output_ce0,
        prediction_output_we0,
        prediction_output_d0
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_pp0_stage0 = 42'd2;
parameter    ap_ST_fsm_state11 = 42'd4;
parameter    ap_ST_fsm_state12 = 42'd8;
parameter    ap_ST_fsm_state13 = 42'd16;
parameter    ap_ST_fsm_pp1_stage0 = 42'd32;
parameter    ap_ST_fsm_pp1_stage1 = 42'd64;
parameter    ap_ST_fsm_pp1_stage2 = 42'd128;
parameter    ap_ST_fsm_state18 = 42'd256;
parameter    ap_ST_fsm_state19 = 42'd512;
parameter    ap_ST_fsm_state20 = 42'd1024;
parameter    ap_ST_fsm_pp2_stage0 = 42'd2048;
parameter    ap_ST_fsm_pp2_stage1 = 42'd4096;
parameter    ap_ST_fsm_pp2_stage2 = 42'd8192;
parameter    ap_ST_fsm_state30 = 42'd16384;
parameter    ap_ST_fsm_state31 = 42'd32768;
parameter    ap_ST_fsm_state32 = 42'd65536;
parameter    ap_ST_fsm_pp3_stage0 = 42'd131072;
parameter    ap_ST_fsm_pp3_stage1 = 42'd262144;
parameter    ap_ST_fsm_pp3_stage2 = 42'd524288;
parameter    ap_ST_fsm_pp3_stage3 = 42'd1048576;
parameter    ap_ST_fsm_pp3_stage4 = 42'd2097152;
parameter    ap_ST_fsm_pp3_stage5 = 42'd4194304;
parameter    ap_ST_fsm_pp3_stage6 = 42'd8388608;
parameter    ap_ST_fsm_pp3_stage7 = 42'd16777216;
parameter    ap_ST_fsm_state42 = 42'd33554432;
parameter    ap_ST_fsm_state43 = 42'd67108864;
parameter    ap_ST_fsm_state44 = 42'd134217728;
parameter    ap_ST_fsm_pp4_stage0 = 42'd268435456;
parameter    ap_ST_fsm_state47 = 42'd536870912;
parameter    ap_ST_fsm_state48 = 42'd1073741824;
parameter    ap_ST_fsm_state49 = 42'd2147483648;
parameter    ap_ST_fsm_state50 = 42'd4294967296;
parameter    ap_ST_fsm_state51 = 42'd8589934592;
parameter    ap_ST_fsm_pp5_stage0 = 42'd17179869184;
parameter    ap_ST_fsm_state54 = 42'd34359738368;
parameter    ap_ST_fsm_pp6_stage0 = 42'd68719476736;
parameter    ap_ST_fsm_state57 = 42'd137438953472;
parameter    ap_ST_fsm_state58 = 42'd274877906944;
parameter    ap_ST_fsm_state59 = 42'd549755813888;
parameter    ap_ST_fsm_state60 = 42'd1099511627776;
parameter    ap_ST_fsm_state61 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] cnn_input_address0;
output   cnn_input_ce0;
input  [31:0] cnn_input_q0;
output  [3:0] prediction_output_address0;
output   prediction_output_ce0;
output   prediction_output_we0;
output  [31:0] prediction_output_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cnn_input_ce0;
reg prediction_output_ce0;
reg prediction_output_we0;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [7:0] dense_out_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire  signed [8:0] dense_out_weights_V_q0;
reg   [9:0] indvar_flatten_reg_17656;
reg   [9:0] ix_in_0_reg_17667;
reg   [4:0] i_0_reg_17678;
reg   [9:0] ix_in_1_reg_17689;
reg   [4:0] j_0_reg_17700;
reg   [9:0] indvar_flatten163_reg_17711;
reg   [4:0] i14_0_reg_17722;
reg   [4:0] j15_0_reg_17733;
reg   [7:0] indvar_flatten253_reg_17744;
reg   [3:0] i26_0_reg_17755;
reg   [3:0] j27_0_reg_17766;
reg   [6:0] indvar_flatten265_reg_17777;
reg   [3:0] i39_0_reg_17788;
reg   [3:0] j40_0_reg_17799;
reg   [8:0] indvar_flatten299_reg_17810;
reg   [2:0] i52_0_reg_17821;
reg   [7:0] indvar_flatten277_reg_17832;
reg   [2:0] j53_0_reg_17843;
reg   [4:0] k54_0_reg_17854;
reg   [10:0] indvar_flatten311_reg_17865;
reg   [4:0] i_0_i_reg_17876;
reg   [13:0] p_Val2_18_reg_17887;
reg   [5:0] j_0_i_reg_17899;
reg   [8:0] indvar_flatten323_reg_17910;
reg   [3:0] d_0_i_reg_17921;
reg   [13:0] p_Val2_21_reg_17932;
reg   [4:0] f_0_i_reg_17944;
wire   [0:0] icmp_ln23_fu_18487_p2;
reg   [0:0] icmp_ln23_reg_20998;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter1_reg;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter2_reg;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter3_reg;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter4_reg;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter5_reg;
reg   [0:0] icmp_ln23_reg_20998_pp0_iter6_reg;
wire   [9:0] add_ln23_fu_18493_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] select_ln28_fu_18517_p3;
reg   [9:0] select_ln28_reg_21007;
reg   [9:0] select_ln28_reg_21007_pp0_iter1_reg;
reg   [9:0] select_ln28_reg_21007_pp0_iter2_reg;
reg   [9:0] select_ln28_reg_21007_pp0_iter3_reg;
reg   [9:0] select_ln28_reg_21007_pp0_iter4_reg;
wire   [4:0] select_ln28_1_fu_18525_p3;
reg   [4:0] select_ln28_1_reg_21012;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter1_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter2_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter3_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter4_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter5_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter6_reg;
reg   [4:0] select_ln28_1_reg_21012_pp0_iter7_reg;
wire   [4:0] select_ln28_2_fu_18533_p3;
reg   [4:0] select_ln28_2_reg_21018;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter1_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter2_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter3_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter4_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter5_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter6_reg;
reg   [4:0] select_ln28_2_reg_21018_pp0_iter7_reg;
wire   [9:0] select_ln23_fu_18547_p3;
wire   [9:0] add_ln28_fu_18561_p2;
wire   [4:0] j_1_fu_18567_p2;
reg   [31:0] cnn_input_load_reg_21045;
wire   [53:0] man_V_2_fu_18629_p3;
reg   [53:0] man_V_2_reg_21051;
wire  signed [11:0] sh_amt_fu_18667_p3;
reg  signed [11:0] sh_amt_reg_21056;
wire   [13:0] trunc_ln583_fu_18681_p1;
reg   [13:0] trunc_ln583_reg_21061;
wire   [0:0] icmp_ln585_fu_18685_p2;
reg   [0:0] icmp_ln585_reg_21066;
wire   [0:0] and_ln581_fu_18748_p2;
reg   [0:0] and_ln581_reg_21071;
wire   [13:0] select_ln585_fu_18766_p3;
reg   [13:0] select_ln585_reg_21076;
wire   [0:0] and_ln603_fu_18786_p2;
reg   [0:0] and_ln603_reg_21081;
wire   [0:0] icmp_ln37_fu_18959_p2;
reg   [0:0] icmp_ln37_reg_21092;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state17_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [9:0] add_ln37_fu_18965_p2;
reg   [9:0] add_ln37_reg_21096;
reg    ap_enable_reg_pp1_iter0;
wire   [4:0] select_ln40_fu_18983_p3;
reg   [4:0] select_ln40_reg_21101;
wire   [4:0] select_ln40_1_fu_18991_p3;
reg   [4:0] select_ln40_1_reg_21106;
wire  signed [8:0] sub_ln203_fu_19064_p2;
reg  signed [8:0] sub_ln203_reg_21143;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state15_pp1_stage1_iter0;
wire    ap_block_pp1_stage1_11001;
wire   [13:0] conv_1_out_2_V_q0;
reg   [13:0] conv_1_out_2_V_load_reg_21151;
wire   [13:0] conv_1_out_0_V_q1;
reg   [13:0] conv_1_out_0_V_load_1_reg_21181;
wire   [13:0] conv_1_out_1_V_q1;
reg   [13:0] conv_1_out_1_V_load_1_reg_21211;
wire   [13:0] conv_1_out_2_V_q1;
reg   [13:0] conv_1_out_2_V_load_1_reg_21241;
wire   [4:0] j_fu_19206_p2;
reg   [4:0] j_reg_21271;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state16_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire   [0:0] icmp_ln51_fu_19311_p2;
reg   [0:0] icmp_ln51_reg_21276;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state21_pp2_stage0_iter0;
wire    ap_block_state24_pp2_stage0_iter1;
wire    ap_block_state27_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln51_reg_21276_pp2_iter1_reg;
reg   [0:0] icmp_ln51_reg_21276_pp2_iter2_reg;
wire   [7:0] add_ln51_fu_19317_p2;
reg   [7:0] add_ln51_reg_21280;
reg    ap_enable_reg_pp2_iter0;
wire   [3:0] select_ln54_fu_19335_p3;
reg   [3:0] select_ln54_reg_21285;
reg   [3:0] select_ln54_reg_21285_pp2_iter1_reg;
reg   [3:0] select_ln54_reg_21285_pp2_iter2_reg;
wire   [3:0] select_ln54_1_fu_19373_p3;
reg   [3:0] select_ln54_1_reg_21296;
reg   [3:0] select_ln54_1_reg_21296_pp2_iter1_reg;
wire  signed [7:0] select_ln54_2_fu_19387_p3;
reg  signed [7:0] select_ln54_2_reg_21303;
reg  signed [7:0] select_ln54_2_reg_21303_pp2_iter1_reg;
reg  signed [7:0] select_ln54_2_reg_21303_pp2_iter2_reg;
wire   [3:0] j_4_fu_19400_p2;
reg   [3:0] j_4_reg_21313;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state23_pp2_stage2_iter0;
wire    ap_block_state26_pp2_stage2_iter1;
wire    ap_block_state29_pp2_stage2_iter2;
wire    ap_block_pp2_stage2_11001;
reg   [3:0] zext_ln203_mid2_v_reg_21448;
wire   [13:0] grp_fu_18407_p15;
reg   [13:0] tmp_12_reg_21584;
reg    ap_enable_reg_pp2_iter2;
wire   [13:0] grp_fu_18447_p15;
reg   [13:0] tmp_13_reg_21597;
wire   [2:0] trunc_ln54_fu_19506_p1;
reg   [2:0] trunc_ln54_reg_21610;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state22_pp2_stage1_iter0;
wire    ap_block_state25_pp2_stage1_iter1;
wire    ap_block_state28_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
wire   [13:0] tmp_8_fu_19554_p15;
reg   [13:0] tmp_8_reg_21744;
reg   [3:0] tmp_159_reg_21757;
wire   [13:0] tmp_5_fu_19604_p15;
reg   [13:0] tmp_5_reg_21762;
wire    ap_CS_fsm_state32;
wire    grp_conv_2_fu_17966_ap_ready;
wire    grp_conv_2_fu_17966_ap_done;
wire   [0:0] icmp_ln65_fu_19732_p2;
reg   [0:0] icmp_ln65_reg_29778;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state33_pp3_stage0_iter0;
wire    ap_block_state41_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [6:0] add_ln65_fu_19738_p2;
reg   [6:0] add_ln65_reg_29782;
reg    ap_enable_reg_pp3_iter0;
wire   [3:0] select_ln68_fu_19756_p3;
reg   [3:0] select_ln68_reg_29787;
wire   [3:0] select_ln68_1_fu_19764_p3;
reg   [3:0] select_ln68_1_reg_29792;
wire   [11:0] tmp_160_fu_19780_p3;
reg   [11:0] tmp_160_reg_29797;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state34_pp3_stage1_iter0;
wire    ap_block_pp3_stage1_11001;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_state35_pp3_stage2_iter0;
wire    ap_block_pp3_stage2_11001;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state36_pp3_stage3_iter0;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_state37_pp3_stage4_iter0;
wire    ap_block_pp3_stage4_11001;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_state38_pp3_stage5_iter0;
wire    ap_block_pp3_stage5_11001;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state39_pp3_stage6_iter0;
wire    ap_block_pp3_stage6_11001;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state40_pp3_stage7_iter0;
wire    ap_block_pp3_stage7_11001;
wire   [3:0] j_5_fu_19943_p2;
reg   [3:0] j_5_reg_29895;
wire   [0:0] icmp_ln79_fu_19980_p2;
reg   [0:0] icmp_ln79_reg_29900;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state45_pp4_stage0_iter0;
wire    ap_block_state46_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [8:0] add_ln79_fu_19986_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [2:0] select_ln82_1_fu_20012_p3;
reg   [2:0] select_ln82_1_reg_29909;
wire   [4:0] select_ln82_4_fu_20088_p3;
reg   [4:0] select_ln82_4_reg_29916;
wire   [2:0] select_ln82_5_fu_20096_p3;
reg   [2:0] select_ln82_5_reg_29921;
wire   [4:0] select_ln82_6_fu_20124_p3;
reg   [4:0] select_ln82_6_reg_29927;
wire   [4:0] k_fu_20161_p2;
wire   [7:0] select_ln80_fu_20173_p3;
wire   [0:0] icmp_ln9_fu_20288_p2;
reg   [0:0] icmp_ln9_reg_30067;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state52_pp5_stage0_iter0;
wire    ap_block_state53_pp5_stage0_iter1;
wire    ap_block_pp5_stage0_11001;
wire   [10:0] add_ln9_fu_20294_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [0:0] icmp_ln13_fu_20306_p2;
reg   [0:0] icmp_ln13_reg_30076;
wire   [4:0] select_ln14_1_fu_20320_p3;
reg   [4:0] select_ln14_1_reg_30081;
wire   [63:0] zext_ln14_fu_20328_p1;
reg   [63:0] zext_ln14_reg_30086;
wire   [5:0] j_3_fu_20383_p2;
reg   [5:0] j_3_reg_30101;
wire   [0:0] icmp_ln13_1_fu_20389_p2;
reg   [0:0] icmp_ln13_1_reg_30106;
wire   [13:0] sum_V_fu_20418_p4;
reg    ap_enable_reg_pp5_iter1;
wire   [0:0] icmp_ln41_fu_20473_p2;
reg   [0:0] icmp_ln41_reg_30120;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state55_pp6_stage0_iter0;
wire    ap_block_state56_pp6_stage0_iter1;
wire    ap_block_pp6_stage0_11001;
wire   [8:0] add_ln41_fu_20479_p2;
reg    ap_enable_reg_pp6_iter0;
wire   [0:0] icmp_ln46_fu_20491_p2;
reg   [0:0] icmp_ln46_reg_30129;
wire   [3:0] select_ln48_1_fu_20505_p3;
reg   [3:0] select_ln48_1_reg_30134;
wire   [63:0] zext_ln48_fu_20513_p1;
reg   [63:0] zext_ln48_reg_30139;
wire   [4:0] f_fu_20568_p2;
reg   [4:0] f_reg_30154;
wire   [0:0] icmp_ln46_1_fu_20574_p2;
reg   [0:0] icmp_ln46_1_reg_30159;
wire   [13:0] w_sum_V_fu_20603_p4;
reg    ap_enable_reg_pp6_iter1;
wire   [3:0] i_7_fu_20629_p2;
reg   [3:0] i_7_reg_30176;
wire    ap_CS_fsm_state59;
wire   [63:0] zext_ln120_fu_20635_p1;
reg   [63:0] zext_ln120_reg_30181;
wire   [0:0] icmp_ln119_fu_20623_p2;
wire   [0:0] icmp_ln935_fu_20640_p2;
reg   [0:0] icmp_ln935_reg_30191;
wire    ap_CS_fsm_state60;
wire   [0:0] p_Result_31_fu_20646_p3;
reg   [0:0] p_Result_31_reg_30196;
wire   [13:0] tmp_V_9_fu_20660_p3;
reg   [13:0] tmp_V_9_reg_30201;
wire   [31:0] sub_ln944_fu_20694_p2;
reg   [31:0] sub_ln944_reg_30206;
wire   [31:0] or_ln_fu_20804_p3;
reg   [31:0] or_ln_reg_30212;
wire   [0:0] icmp_ln958_fu_20812_p2;
reg   [0:0] icmp_ln958_reg_30217;
wire   [7:0] trunc_ln943_fu_20818_p1;
reg   [7:0] trunc_ln943_reg_30222;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire    ap_CS_fsm_state13;
wire    grp_conv_1_fu_18135_ap_ready;
wire    grp_conv_1_fu_18135_ap_done;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage2_subdone;
wire    ap_CS_fsm_state20;
wire    grp_max_pool_1_fu_18330_ap_ready;
wire    grp_max_pool_1_fu_18330_ap_done;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state21;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state33;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage7_subdone;
wire    ap_CS_fsm_state44;
wire    grp_max_pool_2_fu_18189_ap_ready;
wire    grp_max_pool_2_fu_18189_ap_done;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state45;
reg    ap_enable_reg_pp4_iter1;
wire    ap_CS_fsm_state51;
wire    grp_dense_1_fu_18155_ap_ready;
wire    grp_dense_1_fu_18155_ap_done;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state52;
wire    ap_CS_fsm_state54;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state55;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
wire   [13:0] dense_array_V_d0;
wire   [13:0] dense_array_V_q0;
reg    dense_array_V_ce1;
reg    dense_array_V_we1;
wire   [13:0] dense_array_V_q1;
reg   [6:0] conv_1_input_0_0_V_address0;
reg    conv_1_input_0_0_V_ce0;
reg    conv_1_input_0_0_V_we0;
wire   [13:0] conv_1_input_0_0_V_q0;
reg    conv_1_input_0_0_V_ce1;
wire   [13:0] conv_1_input_0_0_V_q1;
reg   [6:0] conv_1_input_0_1_V_address0;
reg    conv_1_input_0_1_V_ce0;
reg    conv_1_input_0_1_V_we0;
wire   [13:0] conv_1_input_0_1_V_q0;
reg    conv_1_input_0_1_V_ce1;
wire   [13:0] conv_1_input_0_1_V_q1;
reg   [6:0] conv_1_input_0_2_V_address0;
reg    conv_1_input_0_2_V_ce0;
reg    conv_1_input_0_2_V_we0;
wire   [13:0] conv_1_input_0_2_V_q0;
reg    conv_1_input_0_2_V_ce1;
wire   [13:0] conv_1_input_0_2_V_q1;
reg   [6:0] conv_1_input_1_0_V_address0;
reg    conv_1_input_1_0_V_ce0;
reg    conv_1_input_1_0_V_we0;
wire   [13:0] conv_1_input_1_0_V_q0;
reg    conv_1_input_1_0_V_ce1;
wire   [13:0] conv_1_input_1_0_V_q1;
reg   [6:0] conv_1_input_1_1_V_address0;
reg    conv_1_input_1_1_V_ce0;
reg    conv_1_input_1_1_V_we0;
wire   [13:0] conv_1_input_1_1_V_q0;
reg    conv_1_input_1_1_V_ce1;
wire   [13:0] conv_1_input_1_1_V_q1;
reg   [6:0] conv_1_input_1_2_V_address0;
reg    conv_1_input_1_2_V_ce0;
reg    conv_1_input_1_2_V_we0;
wire   [13:0] conv_1_input_1_2_V_q0;
reg    conv_1_input_1_2_V_ce1;
wire   [13:0] conv_1_input_1_2_V_q1;
reg   [6:0] conv_1_input_2_0_V_address0;
reg    conv_1_input_2_0_V_ce0;
reg    conv_1_input_2_0_V_we0;
wire   [13:0] conv_1_input_2_0_V_q0;
reg    conv_1_input_2_0_V_ce1;
wire   [13:0] conv_1_input_2_0_V_q1;
reg   [6:0] conv_1_input_2_1_V_address0;
reg    conv_1_input_2_1_V_ce0;
reg    conv_1_input_2_1_V_we0;
wire   [13:0] conv_1_input_2_1_V_q0;
reg    conv_1_input_2_1_V_ce1;
wire   [13:0] conv_1_input_2_1_V_q1;
reg   [6:0] conv_1_input_2_2_V_address0;
reg    conv_1_input_2_2_V_ce0;
reg    conv_1_input_2_2_V_we0;
wire   [13:0] conv_1_input_2_2_V_q0;
reg    conv_1_input_2_2_V_ce1;
wire   [13:0] conv_1_input_2_2_V_q1;
reg   [10:0] conv_1_out_0_V_address0;
reg    conv_1_out_0_V_ce0;
reg    conv_1_out_0_V_we0;
reg   [13:0] conv_1_out_0_V_d0;
wire   [13:0] conv_1_out_0_V_q0;
wire   [10:0] conv_1_out_0_V_address1;
reg    conv_1_out_0_V_ce1;
reg   [10:0] conv_1_out_1_V_address0;
reg    conv_1_out_1_V_ce0;
reg    conv_1_out_1_V_we0;
wire   [13:0] conv_1_out_1_V_q0;
wire   [10:0] conv_1_out_1_V_address1;
reg    conv_1_out_1_V_ce1;
reg   [10:0] conv_1_out_2_V_address0;
reg    conv_1_out_2_V_ce0;
reg    conv_1_out_2_V_we0;
wire   [10:0] conv_1_out_2_V_address1;
reg    conv_1_out_2_V_ce1;
reg   [7:0] conv_1_out_c_0_V_address0;
reg    conv_1_out_c_0_V_ce0;
reg    conv_1_out_c_0_V_we0;
reg   [13:0] conv_1_out_c_0_V_d0;
wire   [13:0] conv_1_out_c_0_V_q0;
reg   [7:0] conv_1_out_c_0_V_address1;
reg    conv_1_out_c_0_V_ce1;
reg    conv_1_out_c_0_V_we1;
reg   [13:0] conv_1_out_c_0_V_d1;
wire   [13:0] conv_1_out_c_0_V_q1;
reg   [7:0] conv_1_out_c_1_V_address0;
reg    conv_1_out_c_1_V_ce0;
reg    conv_1_out_c_1_V_we0;
reg   [13:0] conv_1_out_c_1_V_d0;
wire   [13:0] conv_1_out_c_1_V_q0;
reg   [7:0] conv_1_out_c_1_V_address1;
reg    conv_1_out_c_1_V_ce1;
reg    conv_1_out_c_1_V_we1;
reg   [13:0] conv_1_out_c_1_V_d1;
wire   [13:0] conv_1_out_c_1_V_q1;
reg   [7:0] conv_1_out_c_2_V_address0;
reg    conv_1_out_c_2_V_ce0;
reg    conv_1_out_c_2_V_we0;
reg   [13:0] conv_1_out_c_2_V_d0;
wire   [13:0] conv_1_out_c_2_V_q0;
reg   [7:0] conv_1_out_c_2_V_address1;
reg    conv_1_out_c_2_V_ce1;
reg    conv_1_out_c_2_V_we1;
reg   [13:0] conv_1_out_c_2_V_d1;
wire   [13:0] conv_1_out_c_2_V_q1;
reg   [7:0] conv_1_out_c_3_V_address0;
reg    conv_1_out_c_3_V_ce0;
reg    conv_1_out_c_3_V_we0;
reg   [13:0] conv_1_out_c_3_V_d0;
wire   [13:0] conv_1_out_c_3_V_q0;
reg   [7:0] conv_1_out_c_3_V_address1;
reg    conv_1_out_c_3_V_ce1;
reg    conv_1_out_c_3_V_we1;
reg   [13:0] conv_1_out_c_3_V_d1;
wire   [13:0] conv_1_out_c_3_V_q1;
reg   [7:0] conv_1_out_c_4_V_address0;
reg    conv_1_out_c_4_V_ce0;
reg    conv_1_out_c_4_V_we0;
reg   [13:0] conv_1_out_c_4_V_d0;
wire   [13:0] conv_1_out_c_4_V_q0;
reg   [7:0] conv_1_out_c_4_V_address1;
reg    conv_1_out_c_4_V_ce1;
reg    conv_1_out_c_4_V_we1;
reg   [13:0] conv_1_out_c_4_V_d1;
wire   [13:0] conv_1_out_c_4_V_q1;
reg   [7:0] conv_1_out_c_5_V_address0;
reg    conv_1_out_c_5_V_ce0;
reg    conv_1_out_c_5_V_we0;
reg   [13:0] conv_1_out_c_5_V_d0;
wire   [13:0] conv_1_out_c_5_V_q0;
reg   [7:0] conv_1_out_c_5_V_address1;
reg    conv_1_out_c_5_V_ce1;
reg    conv_1_out_c_5_V_we1;
reg   [13:0] conv_1_out_c_5_V_d1;
wire   [13:0] conv_1_out_c_5_V_q1;
reg   [7:0] conv_1_out_c_6_V_address0;
reg    conv_1_out_c_6_V_ce0;
reg    conv_1_out_c_6_V_we0;
reg   [13:0] conv_1_out_c_6_V_d0;
wire   [13:0] conv_1_out_c_6_V_q0;
reg   [7:0] conv_1_out_c_6_V_address1;
reg    conv_1_out_c_6_V_ce1;
reg    conv_1_out_c_6_V_we1;
reg   [13:0] conv_1_out_c_6_V_d1;
wire   [13:0] conv_1_out_c_6_V_q1;
reg   [7:0] conv_1_out_c_7_V_address0;
reg    conv_1_out_c_7_V_ce0;
reg    conv_1_out_c_7_V_we0;
reg   [13:0] conv_1_out_c_7_V_d0;
wire   [13:0] conv_1_out_c_7_V_q0;
reg   [7:0] conv_1_out_c_7_V_address1;
reg    conv_1_out_c_7_V_ce1;
reg    conv_1_out_c_7_V_we1;
reg   [13:0] conv_1_out_c_7_V_d1;
wire   [13:0] conv_1_out_c_7_V_q1;
reg   [7:0] conv_1_out_c_8_V_address0;
reg    conv_1_out_c_8_V_ce0;
reg    conv_1_out_c_8_V_we0;
reg   [13:0] conv_1_out_c_8_V_d0;
wire   [13:0] conv_1_out_c_8_V_q0;
reg   [7:0] conv_1_out_c_8_V_address1;
reg    conv_1_out_c_8_V_ce1;
reg    conv_1_out_c_8_V_we1;
reg   [13:0] conv_1_out_c_8_V_d1;
wire   [13:0] conv_1_out_c_8_V_q1;
reg   [7:0] conv_1_out_c_9_V_address0;
reg    conv_1_out_c_9_V_ce0;
reg    conv_1_out_c_9_V_we0;
reg   [13:0] conv_1_out_c_9_V_d0;
wire   [13:0] conv_1_out_c_9_V_q0;
reg   [7:0] conv_1_out_c_9_V_address1;
reg    conv_1_out_c_9_V_ce1;
reg    conv_1_out_c_9_V_we1;
reg   [13:0] conv_1_out_c_9_V_d1;
wire   [13:0] conv_1_out_c_9_V_q1;
reg   [7:0] conv_1_out_c_10_V_address0;
reg    conv_1_out_c_10_V_ce0;
reg    conv_1_out_c_10_V_we0;
reg   [13:0] conv_1_out_c_10_V_d0;
wire   [13:0] conv_1_out_c_10_V_q0;
reg   [7:0] conv_1_out_c_10_V_address1;
reg    conv_1_out_c_10_V_ce1;
reg    conv_1_out_c_10_V_we1;
reg   [13:0] conv_1_out_c_10_V_d1;
wire   [13:0] conv_1_out_c_10_V_q1;
reg   [7:0] conv_1_out_c_11_V_address0;
reg    conv_1_out_c_11_V_ce0;
reg    conv_1_out_c_11_V_we0;
reg   [13:0] conv_1_out_c_11_V_d0;
wire   [13:0] conv_1_out_c_11_V_q0;
reg   [7:0] conv_1_out_c_11_V_address1;
reg    conv_1_out_c_11_V_ce1;
reg    conv_1_out_c_11_V_we1;
reg   [13:0] conv_1_out_c_11_V_d1;
wire   [13:0] conv_1_out_c_11_V_q1;
reg   [7:0] conv_1_out_c_12_V_address0;
reg    conv_1_out_c_12_V_ce0;
reg    conv_1_out_c_12_V_we0;
reg   [13:0] conv_1_out_c_12_V_d0;
wire   [13:0] conv_1_out_c_12_V_q0;
reg   [7:0] conv_1_out_c_12_V_address1;
reg    conv_1_out_c_12_V_ce1;
reg    conv_1_out_c_12_V_we1;
reg   [13:0] conv_1_out_c_12_V_d1;
wire   [13:0] conv_1_out_c_12_V_q1;
reg   [7:0] conv_1_out_c_13_V_address0;
reg    conv_1_out_c_13_V_ce0;
reg    conv_1_out_c_13_V_we0;
reg   [13:0] conv_1_out_c_13_V_d0;
wire   [13:0] conv_1_out_c_13_V_q0;
reg   [7:0] conv_1_out_c_13_V_address1;
reg    conv_1_out_c_13_V_ce1;
reg    conv_1_out_c_13_V_we1;
reg   [13:0] conv_1_out_c_13_V_d1;
wire   [13:0] conv_1_out_c_13_V_q1;
reg   [7:0] conv_1_out_c_14_V_address0;
reg    conv_1_out_c_14_V_ce0;
reg    conv_1_out_c_14_V_we0;
reg   [13:0] conv_1_out_c_14_V_d0;
wire   [13:0] conv_1_out_c_14_V_q0;
reg   [7:0] conv_1_out_c_14_V_address1;
reg    conv_1_out_c_14_V_ce1;
reg    conv_1_out_c_14_V_we1;
reg   [13:0] conv_1_out_c_14_V_d1;
wire   [13:0] conv_1_out_c_14_V_q1;
reg   [7:0] conv_1_out_c_15_V_address0;
reg    conv_1_out_c_15_V_ce0;
reg    conv_1_out_c_15_V_we0;
reg   [13:0] conv_1_out_c_15_V_d0;
wire   [13:0] conv_1_out_c_15_V_q0;
reg   [7:0] conv_1_out_c_15_V_address1;
reg    conv_1_out_c_15_V_ce1;
reg    conv_1_out_c_15_V_we1;
reg   [13:0] conv_1_out_c_15_V_d1;
wire   [13:0] conv_1_out_c_15_V_q1;
reg   [7:0] conv_1_out_c_16_V_address0;
reg    conv_1_out_c_16_V_ce0;
reg    conv_1_out_c_16_V_we0;
reg   [13:0] conv_1_out_c_16_V_d0;
wire   [13:0] conv_1_out_c_16_V_q0;
reg   [7:0] conv_1_out_c_16_V_address1;
reg    conv_1_out_c_16_V_ce1;
reg    conv_1_out_c_16_V_we1;
reg   [13:0] conv_1_out_c_16_V_d1;
wire   [13:0] conv_1_out_c_16_V_q1;
reg   [7:0] conv_1_out_c_17_V_address0;
reg    conv_1_out_c_17_V_ce0;
reg    conv_1_out_c_17_V_we0;
reg   [13:0] conv_1_out_c_17_V_d0;
wire   [13:0] conv_1_out_c_17_V_q0;
reg   [7:0] conv_1_out_c_17_V_address1;
reg    conv_1_out_c_17_V_ce1;
reg    conv_1_out_c_17_V_we1;
reg   [13:0] conv_1_out_c_17_V_d1;
wire   [13:0] conv_1_out_c_17_V_q1;
reg   [7:0] conv_1_out_c_18_V_address0;
reg    conv_1_out_c_18_V_ce0;
reg    conv_1_out_c_18_V_we0;
reg   [13:0] conv_1_out_c_18_V_d0;
wire   [13:0] conv_1_out_c_18_V_q0;
reg   [7:0] conv_1_out_c_18_V_address1;
reg    conv_1_out_c_18_V_ce1;
reg    conv_1_out_c_18_V_we1;
reg   [13:0] conv_1_out_c_18_V_d1;
wire   [13:0] conv_1_out_c_18_V_q1;
reg   [7:0] conv_1_out_c_19_V_address0;
reg    conv_1_out_c_19_V_ce0;
reg    conv_1_out_c_19_V_we0;
reg   [13:0] conv_1_out_c_19_V_d0;
wire   [13:0] conv_1_out_c_19_V_q0;
reg   [7:0] conv_1_out_c_19_V_address1;
reg    conv_1_out_c_19_V_ce1;
reg    conv_1_out_c_19_V_we1;
reg   [13:0] conv_1_out_c_19_V_d1;
wire   [13:0] conv_1_out_c_19_V_q1;
reg   [7:0] conv_1_out_c_20_V_address0;
reg    conv_1_out_c_20_V_ce0;
reg    conv_1_out_c_20_V_we0;
reg   [13:0] conv_1_out_c_20_V_d0;
wire   [13:0] conv_1_out_c_20_V_q0;
reg   [7:0] conv_1_out_c_20_V_address1;
reg    conv_1_out_c_20_V_ce1;
reg    conv_1_out_c_20_V_we1;
reg   [13:0] conv_1_out_c_20_V_d1;
wire   [13:0] conv_1_out_c_20_V_q1;
reg   [7:0] conv_1_out_c_21_V_address0;
reg    conv_1_out_c_21_V_ce0;
reg    conv_1_out_c_21_V_we0;
reg   [13:0] conv_1_out_c_21_V_d0;
wire   [13:0] conv_1_out_c_21_V_q0;
reg   [7:0] conv_1_out_c_21_V_address1;
reg    conv_1_out_c_21_V_ce1;
reg    conv_1_out_c_21_V_we1;
reg   [13:0] conv_1_out_c_21_V_d1;
wire   [13:0] conv_1_out_c_21_V_q1;
reg   [7:0] conv_1_out_c_22_V_address0;
reg    conv_1_out_c_22_V_ce0;
reg    conv_1_out_c_22_V_we0;
reg   [13:0] conv_1_out_c_22_V_d0;
wire   [13:0] conv_1_out_c_22_V_q0;
reg   [7:0] conv_1_out_c_22_V_address1;
reg    conv_1_out_c_22_V_ce1;
reg    conv_1_out_c_22_V_we1;
reg   [13:0] conv_1_out_c_22_V_d1;
wire   [13:0] conv_1_out_c_22_V_q1;
reg   [7:0] conv_1_out_c_23_V_address0;
reg    conv_1_out_c_23_V_ce0;
reg    conv_1_out_c_23_V_we0;
reg   [13:0] conv_1_out_c_23_V_d0;
wire   [13:0] conv_1_out_c_23_V_q0;
reg   [7:0] conv_1_out_c_23_V_address1;
reg    conv_1_out_c_23_V_ce1;
reg    conv_1_out_c_23_V_we1;
reg   [13:0] conv_1_out_c_23_V_d1;
wire   [13:0] conv_1_out_c_23_V_q1;
reg   [7:0] conv_1_out_c_24_V_address0;
reg    conv_1_out_c_24_V_ce0;
reg    conv_1_out_c_24_V_we0;
reg   [13:0] conv_1_out_c_24_V_d0;
wire   [13:0] conv_1_out_c_24_V_q0;
reg   [7:0] conv_1_out_c_24_V_address1;
reg    conv_1_out_c_24_V_ce1;
reg    conv_1_out_c_24_V_we1;
reg   [13:0] conv_1_out_c_24_V_d1;
wire   [13:0] conv_1_out_c_24_V_q1;
reg   [7:0] conv_1_out_c_25_V_address0;
reg    conv_1_out_c_25_V_ce0;
reg    conv_1_out_c_25_V_we0;
reg   [13:0] conv_1_out_c_25_V_d0;
wire   [13:0] conv_1_out_c_25_V_q0;
reg   [7:0] conv_1_out_c_25_V_address1;
reg    conv_1_out_c_25_V_ce1;
reg    conv_1_out_c_25_V_we1;
reg   [13:0] conv_1_out_c_25_V_d1;
wire   [13:0] conv_1_out_c_25_V_q1;
reg   [6:0] max_pool_1_out_0_V_address0;
reg    max_pool_1_out_0_V_ce0;
reg    max_pool_1_out_0_V_we0;
reg   [13:0] max_pool_1_out_0_V_d0;
wire   [13:0] max_pool_1_out_0_V_q0;
reg   [6:0] max_pool_1_out_0_V_address1;
reg    max_pool_1_out_0_V_ce1;
wire   [13:0] max_pool_1_out_0_V_q1;
reg   [6:0] max_pool_1_out_1_V_address0;
reg    max_pool_1_out_1_V_ce0;
reg    max_pool_1_out_1_V_we0;
wire   [13:0] max_pool_1_out_1_V_q0;
reg   [6:0] max_pool_1_out_1_V_address1;
reg    max_pool_1_out_1_V_ce1;
wire   [13:0] max_pool_1_out_1_V_q1;
reg   [6:0] max_pool_1_out_2_V_address0;
reg    max_pool_1_out_2_V_ce0;
reg    max_pool_1_out_2_V_we0;
wire   [13:0] max_pool_1_out_2_V_q0;
reg   [6:0] max_pool_1_out_2_V_address1;
reg    max_pool_1_out_2_V_ce1;
wire   [13:0] max_pool_1_out_2_V_q1;
reg   [6:0] max_pool_1_out_3_V_address0;
reg    max_pool_1_out_3_V_ce0;
reg    max_pool_1_out_3_V_we0;
wire   [13:0] max_pool_1_out_3_V_q0;
reg   [6:0] max_pool_1_out_3_V_address1;
reg    max_pool_1_out_3_V_ce1;
wire   [13:0] max_pool_1_out_3_V_q1;
reg   [6:0] max_pool_1_out_4_V_address0;
reg    max_pool_1_out_4_V_ce0;
reg    max_pool_1_out_4_V_we0;
wire   [13:0] max_pool_1_out_4_V_q0;
reg   [6:0] max_pool_1_out_4_V_address1;
reg    max_pool_1_out_4_V_ce1;
wire   [13:0] max_pool_1_out_4_V_q1;
reg   [6:0] max_pool_1_out_5_V_address0;
reg    max_pool_1_out_5_V_ce0;
reg    max_pool_1_out_5_V_we0;
wire   [13:0] max_pool_1_out_5_V_q0;
reg   [6:0] max_pool_1_out_5_V_address1;
reg    max_pool_1_out_5_V_ce1;
wire   [13:0] max_pool_1_out_5_V_q1;
reg   [6:0] max_pool_1_out_6_V_address0;
reg    max_pool_1_out_6_V_ce0;
reg    max_pool_1_out_6_V_we0;
wire   [13:0] max_pool_1_out_6_V_q0;
reg   [6:0] max_pool_1_out_6_V_address1;
reg    max_pool_1_out_6_V_ce1;
wire   [13:0] max_pool_1_out_6_V_q1;
reg   [6:0] max_pool_1_out_7_V_address0;
reg    max_pool_1_out_7_V_ce0;
reg    max_pool_1_out_7_V_we0;
wire   [13:0] max_pool_1_out_7_V_q0;
reg   [6:0] max_pool_1_out_7_V_address1;
reg    max_pool_1_out_7_V_ce1;
wire   [13:0] max_pool_1_out_7_V_q1;
reg   [6:0] max_pool_1_out_8_V_address0;
reg    max_pool_1_out_8_V_ce0;
reg    max_pool_1_out_8_V_we0;
wire   [13:0] max_pool_1_out_8_V_q0;
reg   [6:0] max_pool_1_out_8_V_address1;
reg    max_pool_1_out_8_V_ce1;
wire   [13:0] max_pool_1_out_8_V_q1;
reg   [6:0] max_pool_1_out_9_V_address0;
reg    max_pool_1_out_9_V_ce0;
reg    max_pool_1_out_9_V_we0;
wire   [13:0] max_pool_1_out_9_V_q0;
reg   [6:0] max_pool_1_out_9_V_address1;
reg    max_pool_1_out_9_V_ce1;
wire   [13:0] max_pool_1_out_9_V_q1;
reg   [6:0] max_pool_1_out_10_V_address0;
reg    max_pool_1_out_10_V_ce0;
reg    max_pool_1_out_10_V_we0;
wire   [13:0] max_pool_1_out_10_V_q0;
reg   [6:0] max_pool_1_out_10_V_address1;
reg    max_pool_1_out_10_V_ce1;
wire   [13:0] max_pool_1_out_10_V_q1;
reg   [6:0] max_pool_1_out_11_V_address0;
reg    max_pool_1_out_11_V_ce0;
reg    max_pool_1_out_11_V_we0;
wire   [13:0] max_pool_1_out_11_V_q0;
reg   [6:0] max_pool_1_out_11_V_address1;
reg    max_pool_1_out_11_V_ce1;
wire   [13:0] max_pool_1_out_11_V_q1;
reg   [6:0] max_pool_1_out_12_V_address0;
reg    max_pool_1_out_12_V_ce0;
reg    max_pool_1_out_12_V_we0;
wire   [13:0] max_pool_1_out_12_V_q0;
reg   [6:0] max_pool_1_out_12_V_address1;
reg    max_pool_1_out_12_V_ce1;
wire   [13:0] max_pool_1_out_12_V_q1;
reg   [4:0] max_pool_1_out_c_0_s_address0;
reg    max_pool_1_out_c_0_s_ce0;
reg    max_pool_1_out_c_0_s_we0;
reg   [13:0] max_pool_1_out_c_0_s_d0;
wire   [13:0] max_pool_1_out_c_0_s_q0;
reg   [4:0] max_pool_1_out_c_0_2_address0;
reg    max_pool_1_out_c_0_2_ce0;
reg    max_pool_1_out_c_0_2_we0;
wire   [13:0] max_pool_1_out_c_0_2_q0;
reg   [4:0] max_pool_1_out_c_0_3_address0;
reg    max_pool_1_out_c_0_3_ce0;
reg    max_pool_1_out_c_0_3_we0;
wire   [13:0] max_pool_1_out_c_0_3_q0;
reg   [4:0] max_pool_1_out_c_0_4_address0;
reg    max_pool_1_out_c_0_4_ce0;
reg    max_pool_1_out_c_0_4_we0;
wire   [13:0] max_pool_1_out_c_0_4_q0;
reg   [4:0] max_pool_1_out_c_0_5_address0;
reg    max_pool_1_out_c_0_5_ce0;
reg    max_pool_1_out_c_0_5_we0;
wire   [13:0] max_pool_1_out_c_0_5_q0;
reg   [4:0] max_pool_1_out_c_0_6_address0;
reg    max_pool_1_out_c_0_6_ce0;
reg    max_pool_1_out_c_0_6_we0;
wire   [13:0] max_pool_1_out_c_0_6_q0;
reg   [4:0] max_pool_1_out_c_0_7_address0;
reg    max_pool_1_out_c_0_7_ce0;
reg    max_pool_1_out_c_0_7_we0;
wire   [13:0] max_pool_1_out_c_0_7_q0;
reg   [4:0] max_pool_1_out_c_0_8_address0;
reg    max_pool_1_out_c_0_8_ce0;
reg    max_pool_1_out_c_0_8_we0;
wire   [13:0] max_pool_1_out_c_0_8_q0;
reg   [4:0] max_pool_1_out_c_0_9_address0;
reg    max_pool_1_out_c_0_9_ce0;
reg    max_pool_1_out_c_0_9_we0;
wire   [13:0] max_pool_1_out_c_0_9_q0;
reg   [4:0] max_pool_1_out_c_0_10_address0;
reg    max_pool_1_out_c_0_10_ce0;
reg    max_pool_1_out_c_0_10_we0;
wire   [13:0] max_pool_1_out_c_0_10_q0;
reg   [4:0] max_pool_1_out_c_0_11_address0;
reg    max_pool_1_out_c_0_11_ce0;
reg    max_pool_1_out_c_0_11_we0;
wire   [13:0] max_pool_1_out_c_0_11_q0;
reg   [4:0] max_pool_1_out_c_0_12_address0;
reg    max_pool_1_out_c_0_12_ce0;
reg    max_pool_1_out_c_0_12_we0;
wire   [13:0] max_pool_1_out_c_0_12_q0;
reg   [4:0] max_pool_1_out_c_0_13_address0;
reg    max_pool_1_out_c_0_13_ce0;
reg    max_pool_1_out_c_0_13_we0;
wire   [13:0] max_pool_1_out_c_0_13_q0;
reg   [4:0] max_pool_1_out_c_0_14_address0;
reg    max_pool_1_out_c_0_14_ce0;
reg    max_pool_1_out_c_0_14_we0;
wire   [13:0] max_pool_1_out_c_0_14_q0;
reg   [4:0] max_pool_1_out_c_0_15_address0;
reg    max_pool_1_out_c_0_15_ce0;
reg    max_pool_1_out_c_0_15_we0;
wire   [13:0] max_pool_1_out_c_0_15_q0;
reg   [4:0] max_pool_1_out_c_0_16_address0;
reg    max_pool_1_out_c_0_16_ce0;
reg    max_pool_1_out_c_0_16_we0;
wire   [13:0] max_pool_1_out_c_0_16_q0;
reg   [4:0] max_pool_1_out_c_0_17_address0;
reg    max_pool_1_out_c_0_17_ce0;
reg    max_pool_1_out_c_0_17_we0;
wire   [13:0] max_pool_1_out_c_0_17_q0;
reg   [4:0] max_pool_1_out_c_0_18_address0;
reg    max_pool_1_out_c_0_18_ce0;
reg    max_pool_1_out_c_0_18_we0;
wire   [13:0] max_pool_1_out_c_0_18_q0;
reg   [4:0] max_pool_1_out_c_1_s_address0;
reg    max_pool_1_out_c_1_s_ce0;
reg    max_pool_1_out_c_1_s_we0;
wire   [13:0] max_pool_1_out_c_1_s_q0;
reg   [4:0] max_pool_1_out_c_1_1_address0;
reg    max_pool_1_out_c_1_1_ce0;
reg    max_pool_1_out_c_1_1_we0;
wire   [13:0] max_pool_1_out_c_1_1_q0;
reg   [4:0] max_pool_1_out_c_1_2_address0;
reg    max_pool_1_out_c_1_2_ce0;
reg    max_pool_1_out_c_1_2_we0;
wire   [13:0] max_pool_1_out_c_1_2_q0;
reg   [4:0] max_pool_1_out_c_1_3_address0;
reg    max_pool_1_out_c_1_3_ce0;
reg    max_pool_1_out_c_1_3_we0;
wire   [13:0] max_pool_1_out_c_1_3_q0;
reg   [4:0] max_pool_1_out_c_1_4_address0;
reg    max_pool_1_out_c_1_4_ce0;
reg    max_pool_1_out_c_1_4_we0;
wire   [13:0] max_pool_1_out_c_1_4_q0;
reg   [4:0] max_pool_1_out_c_1_5_address0;
reg    max_pool_1_out_c_1_5_ce0;
reg    max_pool_1_out_c_1_5_we0;
wire   [13:0] max_pool_1_out_c_1_5_q0;
reg   [3:0] max_pool_1_out_c_1_6_address0;
reg    max_pool_1_out_c_1_6_ce0;
reg    max_pool_1_out_c_1_6_we0;
wire   [13:0] max_pool_1_out_c_1_6_q0;
reg   [3:0] max_pool_1_out_c_1_7_address0;
reg    max_pool_1_out_c_1_7_ce0;
reg    max_pool_1_out_c_1_7_we0;
wire   [13:0] max_pool_1_out_c_1_7_q0;
reg   [3:0] max_pool_1_out_c_1_8_address0;
reg    max_pool_1_out_c_1_8_ce0;
reg    max_pool_1_out_c_1_8_we0;
wire   [13:0] max_pool_1_out_c_1_8_q0;
reg   [3:0] max_pool_1_out_c_1_9_address0;
reg    max_pool_1_out_c_1_9_ce0;
reg    max_pool_1_out_c_1_9_we0;
wire   [13:0] max_pool_1_out_c_1_9_q0;
reg   [3:0] max_pool_1_out_c_1_10_address0;
reg    max_pool_1_out_c_1_10_ce0;
reg    max_pool_1_out_c_1_10_we0;
wire   [13:0] max_pool_1_out_c_1_10_q0;
reg   [3:0] max_pool_1_out_c_1_11_address0;
reg    max_pool_1_out_c_1_11_ce0;
reg    max_pool_1_out_c_1_11_we0;
wire   [13:0] max_pool_1_out_c_1_11_q0;
reg   [3:0] max_pool_1_out_c_1_12_address0;
reg    max_pool_1_out_c_1_12_ce0;
reg    max_pool_1_out_c_1_12_we0;
wire   [13:0] max_pool_1_out_c_1_12_q0;
reg   [3:0] max_pool_1_out_c_1_13_address0;
reg    max_pool_1_out_c_1_13_ce0;
reg    max_pool_1_out_c_1_13_we0;
wire   [13:0] max_pool_1_out_c_1_13_q0;
reg   [3:0] max_pool_1_out_c_1_14_address0;
reg    max_pool_1_out_c_1_14_ce0;
reg    max_pool_1_out_c_1_14_we0;
wire   [13:0] max_pool_1_out_c_1_14_q0;
reg   [3:0] max_pool_1_out_c_1_15_address0;
reg    max_pool_1_out_c_1_15_ce0;
reg    max_pool_1_out_c_1_15_we0;
wire   [13:0] max_pool_1_out_c_1_15_q0;
reg   [3:0] max_pool_1_out_c_1_16_address0;
reg    max_pool_1_out_c_1_16_ce0;
reg    max_pool_1_out_c_1_16_we0;
wire   [13:0] max_pool_1_out_c_1_16_q0;
reg   [3:0] max_pool_1_out_c_1_17_address0;
reg    max_pool_1_out_c_1_17_ce0;
reg    max_pool_1_out_c_1_17_we0;
wire   [13:0] max_pool_1_out_c_1_17_q0;
reg   [4:0] max_pool_1_out_c_2_s_address0;
reg    max_pool_1_out_c_2_s_ce0;
reg    max_pool_1_out_c_2_s_we0;
wire   [13:0] max_pool_1_out_c_2_s_q0;
reg   [4:0] max_pool_1_out_c_2_1_address0;
reg    max_pool_1_out_c_2_1_ce0;
reg    max_pool_1_out_c_2_1_we0;
wire   [13:0] max_pool_1_out_c_2_1_q0;
reg   [4:0] max_pool_1_out_c_2_2_address0;
reg    max_pool_1_out_c_2_2_ce0;
reg    max_pool_1_out_c_2_2_we0;
wire   [13:0] max_pool_1_out_c_2_2_q0;
reg   [4:0] max_pool_1_out_c_2_3_address0;
reg    max_pool_1_out_c_2_3_ce0;
reg    max_pool_1_out_c_2_3_we0;
wire   [13:0] max_pool_1_out_c_2_3_q0;
reg   [4:0] max_pool_1_out_c_2_4_address0;
reg    max_pool_1_out_c_2_4_ce0;
reg    max_pool_1_out_c_2_4_we0;
wire   [13:0] max_pool_1_out_c_2_4_q0;
reg   [4:0] max_pool_1_out_c_2_5_address0;
reg    max_pool_1_out_c_2_5_ce0;
reg    max_pool_1_out_c_2_5_we0;
wire   [13:0] max_pool_1_out_c_2_5_q0;
reg   [3:0] max_pool_1_out_c_2_6_address0;
reg    max_pool_1_out_c_2_6_ce0;
reg    max_pool_1_out_c_2_6_we0;
wire   [13:0] max_pool_1_out_c_2_6_q0;
reg   [3:0] max_pool_1_out_c_2_7_address0;
reg    max_pool_1_out_c_2_7_ce0;
reg    max_pool_1_out_c_2_7_we0;
wire   [13:0] max_pool_1_out_c_2_7_q0;
reg   [3:0] max_pool_1_out_c_2_8_address0;
reg    max_pool_1_out_c_2_8_ce0;
reg    max_pool_1_out_c_2_8_we0;
wire   [13:0] max_pool_1_out_c_2_8_q0;
reg   [3:0] max_pool_1_out_c_2_9_address0;
reg    max_pool_1_out_c_2_9_ce0;
reg    max_pool_1_out_c_2_9_we0;
wire   [13:0] max_pool_1_out_c_2_9_q0;
reg   [3:0] max_pool_1_out_c_2_10_address0;
reg    max_pool_1_out_c_2_10_ce0;
reg    max_pool_1_out_c_2_10_we0;
wire   [13:0] max_pool_1_out_c_2_10_q0;
reg   [3:0] max_pool_1_out_c_2_11_address0;
reg    max_pool_1_out_c_2_11_ce0;
reg    max_pool_1_out_c_2_11_we0;
wire   [13:0] max_pool_1_out_c_2_11_q0;
reg   [3:0] max_pool_1_out_c_2_12_address0;
reg    max_pool_1_out_c_2_12_ce0;
reg    max_pool_1_out_c_2_12_we0;
wire   [13:0] max_pool_1_out_c_2_12_q0;
reg   [3:0] max_pool_1_out_c_2_13_address0;
reg    max_pool_1_out_c_2_13_ce0;
reg    max_pool_1_out_c_2_13_we0;
wire   [13:0] max_pool_1_out_c_2_13_q0;
reg   [3:0] max_pool_1_out_c_2_14_address0;
reg    max_pool_1_out_c_2_14_ce0;
reg    max_pool_1_out_c_2_14_we0;
wire   [13:0] max_pool_1_out_c_2_14_q0;
reg   [3:0] max_pool_1_out_c_2_15_address0;
reg    max_pool_1_out_c_2_15_ce0;
reg    max_pool_1_out_c_2_15_we0;
wire   [13:0] max_pool_1_out_c_2_15_q0;
reg   [3:0] max_pool_1_out_c_2_16_address0;
reg    max_pool_1_out_c_2_16_ce0;
reg    max_pool_1_out_c_2_16_we0;
wire   [13:0] max_pool_1_out_c_2_16_q0;
reg   [3:0] max_pool_1_out_c_2_17_address0;
reg    max_pool_1_out_c_2_17_ce0;
reg    max_pool_1_out_c_2_17_we0;
wire   [13:0] max_pool_1_out_c_2_17_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [13:0] conv_2_out_V_d0;
wire   [13:0] conv_2_out_V_q0;
reg   [10:0] conv_2_out_V_address1;
reg    conv_2_out_V_ce1;
wire   [13:0] conv_2_out_V_q1;
reg   [3:0] conv_2_out_c_0_0_V_address0;
reg    conv_2_out_c_0_0_V_ce0;
reg    conv_2_out_c_0_0_V_we0;
reg   [13:0] conv_2_out_c_0_0_V_d0;
wire   [13:0] conv_2_out_c_0_0_V_q0;
reg   [3:0] conv_2_out_c_0_0_V_address1;
reg    conv_2_out_c_0_0_V_ce1;
reg    conv_2_out_c_0_0_V_we1;
reg   [13:0] conv_2_out_c_0_0_V_d1;
reg   [3:0] conv_2_out_c_0_1_V_address0;
reg    conv_2_out_c_0_1_V_ce0;
reg    conv_2_out_c_0_1_V_we0;
reg   [13:0] conv_2_out_c_0_1_V_d0;
wire   [13:0] conv_2_out_c_0_1_V_q0;
reg   [3:0] conv_2_out_c_0_1_V_address1;
reg    conv_2_out_c_0_1_V_ce1;
reg    conv_2_out_c_0_1_V_we1;
reg   [13:0] conv_2_out_c_0_1_V_d1;
reg   [3:0] conv_2_out_c_0_2_V_address0;
reg    conv_2_out_c_0_2_V_ce0;
reg    conv_2_out_c_0_2_V_we0;
reg   [13:0] conv_2_out_c_0_2_V_d0;
wire   [13:0] conv_2_out_c_0_2_V_q0;
reg   [3:0] conv_2_out_c_0_2_V_address1;
reg    conv_2_out_c_0_2_V_ce1;
reg    conv_2_out_c_0_2_V_we1;
reg   [13:0] conv_2_out_c_0_2_V_d1;
reg   [3:0] conv_2_out_c_0_3_V_address0;
reg    conv_2_out_c_0_3_V_ce0;
reg    conv_2_out_c_0_3_V_we0;
reg   [13:0] conv_2_out_c_0_3_V_d0;
wire   [13:0] conv_2_out_c_0_3_V_q0;
reg   [3:0] conv_2_out_c_0_3_V_address1;
reg    conv_2_out_c_0_3_V_ce1;
reg    conv_2_out_c_0_3_V_we1;
reg   [13:0] conv_2_out_c_0_3_V_d1;
reg   [3:0] conv_2_out_c_0_4_V_address0;
reg    conv_2_out_c_0_4_V_ce0;
reg    conv_2_out_c_0_4_V_we0;
reg   [13:0] conv_2_out_c_0_4_V_d0;
wire   [13:0] conv_2_out_c_0_4_V_q0;
reg   [3:0] conv_2_out_c_0_4_V_address1;
reg    conv_2_out_c_0_4_V_ce1;
reg    conv_2_out_c_0_4_V_we1;
reg   [13:0] conv_2_out_c_0_4_V_d1;
reg   [3:0] conv_2_out_c_0_5_V_address0;
reg    conv_2_out_c_0_5_V_ce0;
reg    conv_2_out_c_0_5_V_we0;
reg   [13:0] conv_2_out_c_0_5_V_d0;
wire   [13:0] conv_2_out_c_0_5_V_q0;
reg   [3:0] conv_2_out_c_0_5_V_address1;
reg    conv_2_out_c_0_5_V_ce1;
reg    conv_2_out_c_0_5_V_we1;
reg   [13:0] conv_2_out_c_0_5_V_d1;
reg   [3:0] conv_2_out_c_0_6_V_address0;
reg    conv_2_out_c_0_6_V_ce0;
reg    conv_2_out_c_0_6_V_we0;
reg   [13:0] conv_2_out_c_0_6_V_d0;
wire   [13:0] conv_2_out_c_0_6_V_q0;
reg   [3:0] conv_2_out_c_0_6_V_address1;
reg    conv_2_out_c_0_6_V_ce1;
reg    conv_2_out_c_0_6_V_we1;
reg   [13:0] conv_2_out_c_0_6_V_d1;
reg   [3:0] conv_2_out_c_0_7_V_address0;
reg    conv_2_out_c_0_7_V_ce0;
reg    conv_2_out_c_0_7_V_we0;
reg   [13:0] conv_2_out_c_0_7_V_d0;
wire   [13:0] conv_2_out_c_0_7_V_q0;
reg   [3:0] conv_2_out_c_0_7_V_address1;
reg    conv_2_out_c_0_7_V_ce1;
reg    conv_2_out_c_0_7_V_we1;
reg   [13:0] conv_2_out_c_0_7_V_d1;
reg   [3:0] conv_2_out_c_0_8_V_address0;
reg    conv_2_out_c_0_8_V_ce0;
reg    conv_2_out_c_0_8_V_we0;
reg   [13:0] conv_2_out_c_0_8_V_d0;
wire   [13:0] conv_2_out_c_0_8_V_q0;
reg   [3:0] conv_2_out_c_0_8_V_address1;
reg    conv_2_out_c_0_8_V_ce1;
reg    conv_2_out_c_0_8_V_we1;
reg   [13:0] conv_2_out_c_0_8_V_d1;
reg   [3:0] conv_2_out_c_0_9_V_address0;
reg    conv_2_out_c_0_9_V_ce0;
reg    conv_2_out_c_0_9_V_we0;
reg   [13:0] conv_2_out_c_0_9_V_d0;
wire   [13:0] conv_2_out_c_0_9_V_q0;
reg   [3:0] conv_2_out_c_0_9_V_address1;
reg    conv_2_out_c_0_9_V_ce1;
reg    conv_2_out_c_0_9_V_we1;
reg   [13:0] conv_2_out_c_0_9_V_d1;
reg   [3:0] conv_2_out_c_1_0_V_address0;
reg    conv_2_out_c_1_0_V_ce0;
reg    conv_2_out_c_1_0_V_we0;
reg   [13:0] conv_2_out_c_1_0_V_d0;
wire   [13:0] conv_2_out_c_1_0_V_q0;
reg   [3:0] conv_2_out_c_1_0_V_address1;
reg    conv_2_out_c_1_0_V_ce1;
reg    conv_2_out_c_1_0_V_we1;
reg   [13:0] conv_2_out_c_1_0_V_d1;
reg   [3:0] conv_2_out_c_1_1_V_address0;
reg    conv_2_out_c_1_1_V_ce0;
reg    conv_2_out_c_1_1_V_we0;
reg   [13:0] conv_2_out_c_1_1_V_d0;
wire   [13:0] conv_2_out_c_1_1_V_q0;
reg   [3:0] conv_2_out_c_1_1_V_address1;
reg    conv_2_out_c_1_1_V_ce1;
reg    conv_2_out_c_1_1_V_we1;
reg   [13:0] conv_2_out_c_1_1_V_d1;
reg   [3:0] conv_2_out_c_1_2_V_address0;
reg    conv_2_out_c_1_2_V_ce0;
reg    conv_2_out_c_1_2_V_we0;
reg   [13:0] conv_2_out_c_1_2_V_d0;
wire   [13:0] conv_2_out_c_1_2_V_q0;
reg   [3:0] conv_2_out_c_1_2_V_address1;
reg    conv_2_out_c_1_2_V_ce1;
reg    conv_2_out_c_1_2_V_we1;
reg   [13:0] conv_2_out_c_1_2_V_d1;
reg   [3:0] conv_2_out_c_1_3_V_address0;
reg    conv_2_out_c_1_3_V_ce0;
reg    conv_2_out_c_1_3_V_we0;
reg   [13:0] conv_2_out_c_1_3_V_d0;
wire   [13:0] conv_2_out_c_1_3_V_q0;
reg   [3:0] conv_2_out_c_1_3_V_address1;
reg    conv_2_out_c_1_3_V_ce1;
reg    conv_2_out_c_1_3_V_we1;
reg   [13:0] conv_2_out_c_1_3_V_d1;
reg   [3:0] conv_2_out_c_1_4_V_address0;
reg    conv_2_out_c_1_4_V_ce0;
reg    conv_2_out_c_1_4_V_we0;
reg   [13:0] conv_2_out_c_1_4_V_d0;
wire   [13:0] conv_2_out_c_1_4_V_q0;
reg   [3:0] conv_2_out_c_1_4_V_address1;
reg    conv_2_out_c_1_4_V_ce1;
reg    conv_2_out_c_1_4_V_we1;
reg   [13:0] conv_2_out_c_1_4_V_d1;
reg   [3:0] conv_2_out_c_1_5_V_address0;
reg    conv_2_out_c_1_5_V_ce0;
reg    conv_2_out_c_1_5_V_we0;
reg   [13:0] conv_2_out_c_1_5_V_d0;
wire   [13:0] conv_2_out_c_1_5_V_q0;
reg   [3:0] conv_2_out_c_1_5_V_address1;
reg    conv_2_out_c_1_5_V_ce1;
reg    conv_2_out_c_1_5_V_we1;
reg   [13:0] conv_2_out_c_1_5_V_d1;
reg   [3:0] conv_2_out_c_1_6_V_address0;
reg    conv_2_out_c_1_6_V_ce0;
reg    conv_2_out_c_1_6_V_we0;
reg   [13:0] conv_2_out_c_1_6_V_d0;
wire   [13:0] conv_2_out_c_1_6_V_q0;
reg   [3:0] conv_2_out_c_1_6_V_address1;
reg    conv_2_out_c_1_6_V_ce1;
reg    conv_2_out_c_1_6_V_we1;
reg   [13:0] conv_2_out_c_1_6_V_d1;
reg   [3:0] conv_2_out_c_1_7_V_address0;
reg    conv_2_out_c_1_7_V_ce0;
reg    conv_2_out_c_1_7_V_we0;
reg   [13:0] conv_2_out_c_1_7_V_d0;
wire   [13:0] conv_2_out_c_1_7_V_q0;
reg   [3:0] conv_2_out_c_1_7_V_address1;
reg    conv_2_out_c_1_7_V_ce1;
reg    conv_2_out_c_1_7_V_we1;
reg   [13:0] conv_2_out_c_1_7_V_d1;
reg   [3:0] conv_2_out_c_1_8_V_address0;
reg    conv_2_out_c_1_8_V_ce0;
reg    conv_2_out_c_1_8_V_we0;
reg   [13:0] conv_2_out_c_1_8_V_d0;
wire   [13:0] conv_2_out_c_1_8_V_q0;
reg   [3:0] conv_2_out_c_1_8_V_address1;
reg    conv_2_out_c_1_8_V_ce1;
reg    conv_2_out_c_1_8_V_we1;
reg   [13:0] conv_2_out_c_1_8_V_d1;
reg   [3:0] conv_2_out_c_1_9_V_address0;
reg    conv_2_out_c_1_9_V_ce0;
reg    conv_2_out_c_1_9_V_we0;
reg   [13:0] conv_2_out_c_1_9_V_d0;
wire   [13:0] conv_2_out_c_1_9_V_q0;
reg   [3:0] conv_2_out_c_1_9_V_address1;
reg    conv_2_out_c_1_9_V_ce1;
reg    conv_2_out_c_1_9_V_we1;
reg   [13:0] conv_2_out_c_1_9_V_d1;
reg   [3:0] conv_2_out_c_2_0_V_address0;
reg    conv_2_out_c_2_0_V_ce0;
reg    conv_2_out_c_2_0_V_we0;
reg   [13:0] conv_2_out_c_2_0_V_d0;
wire   [13:0] conv_2_out_c_2_0_V_q0;
reg   [3:0] conv_2_out_c_2_0_V_address1;
reg    conv_2_out_c_2_0_V_ce1;
reg    conv_2_out_c_2_0_V_we1;
reg   [13:0] conv_2_out_c_2_0_V_d1;
reg   [3:0] conv_2_out_c_2_1_V_address0;
reg    conv_2_out_c_2_1_V_ce0;
reg    conv_2_out_c_2_1_V_we0;
reg   [13:0] conv_2_out_c_2_1_V_d0;
wire   [13:0] conv_2_out_c_2_1_V_q0;
reg   [3:0] conv_2_out_c_2_1_V_address1;
reg    conv_2_out_c_2_1_V_ce1;
reg    conv_2_out_c_2_1_V_we1;
reg   [13:0] conv_2_out_c_2_1_V_d1;
reg   [3:0] conv_2_out_c_2_2_V_address0;
reg    conv_2_out_c_2_2_V_ce0;
reg    conv_2_out_c_2_2_V_we0;
reg   [13:0] conv_2_out_c_2_2_V_d0;
wire   [13:0] conv_2_out_c_2_2_V_q0;
reg   [3:0] conv_2_out_c_2_2_V_address1;
reg    conv_2_out_c_2_2_V_ce1;
reg    conv_2_out_c_2_2_V_we1;
reg   [13:0] conv_2_out_c_2_2_V_d1;
reg   [3:0] conv_2_out_c_2_3_V_address0;
reg    conv_2_out_c_2_3_V_ce0;
reg    conv_2_out_c_2_3_V_we0;
reg   [13:0] conv_2_out_c_2_3_V_d0;
wire   [13:0] conv_2_out_c_2_3_V_q0;
reg   [3:0] conv_2_out_c_2_3_V_address1;
reg    conv_2_out_c_2_3_V_ce1;
reg    conv_2_out_c_2_3_V_we1;
reg   [13:0] conv_2_out_c_2_3_V_d1;
reg   [3:0] conv_2_out_c_2_4_V_address0;
reg    conv_2_out_c_2_4_V_ce0;
reg    conv_2_out_c_2_4_V_we0;
reg   [13:0] conv_2_out_c_2_4_V_d0;
wire   [13:0] conv_2_out_c_2_4_V_q0;
reg   [3:0] conv_2_out_c_2_4_V_address1;
reg    conv_2_out_c_2_4_V_ce1;
reg    conv_2_out_c_2_4_V_we1;
reg   [13:0] conv_2_out_c_2_4_V_d1;
reg   [3:0] conv_2_out_c_2_5_V_address0;
reg    conv_2_out_c_2_5_V_ce0;
reg    conv_2_out_c_2_5_V_we0;
reg   [13:0] conv_2_out_c_2_5_V_d0;
wire   [13:0] conv_2_out_c_2_5_V_q0;
reg   [3:0] conv_2_out_c_2_5_V_address1;
reg    conv_2_out_c_2_5_V_ce1;
reg    conv_2_out_c_2_5_V_we1;
reg   [13:0] conv_2_out_c_2_5_V_d1;
reg   [3:0] conv_2_out_c_2_6_V_address0;
reg    conv_2_out_c_2_6_V_ce0;
reg    conv_2_out_c_2_6_V_we0;
reg   [13:0] conv_2_out_c_2_6_V_d0;
wire   [13:0] conv_2_out_c_2_6_V_q0;
reg   [3:0] conv_2_out_c_2_6_V_address1;
reg    conv_2_out_c_2_6_V_ce1;
reg    conv_2_out_c_2_6_V_we1;
reg   [13:0] conv_2_out_c_2_6_V_d1;
reg   [3:0] conv_2_out_c_2_7_V_address0;
reg    conv_2_out_c_2_7_V_ce0;
reg    conv_2_out_c_2_7_V_we0;
reg   [13:0] conv_2_out_c_2_7_V_d0;
wire   [13:0] conv_2_out_c_2_7_V_q0;
reg   [3:0] conv_2_out_c_2_7_V_address1;
reg    conv_2_out_c_2_7_V_ce1;
reg    conv_2_out_c_2_7_V_we1;
reg   [13:0] conv_2_out_c_2_7_V_d1;
reg   [3:0] conv_2_out_c_2_8_V_address0;
reg    conv_2_out_c_2_8_V_ce0;
reg    conv_2_out_c_2_8_V_we0;
reg   [13:0] conv_2_out_c_2_8_V_d0;
wire   [13:0] conv_2_out_c_2_8_V_q0;
reg   [3:0] conv_2_out_c_2_8_V_address1;
reg    conv_2_out_c_2_8_V_ce1;
reg    conv_2_out_c_2_8_V_we1;
reg   [13:0] conv_2_out_c_2_8_V_d1;
reg   [3:0] conv_2_out_c_2_9_V_address0;
reg    conv_2_out_c_2_9_V_ce0;
reg    conv_2_out_c_2_9_V_we0;
reg   [13:0] conv_2_out_c_2_9_V_d0;
wire   [13:0] conv_2_out_c_2_9_V_q0;
reg   [3:0] conv_2_out_c_2_9_V_address1;
reg    conv_2_out_c_2_9_V_ce1;
reg    conv_2_out_c_2_9_V_we1;
reg   [13:0] conv_2_out_c_2_9_V_d1;
reg   [3:0] conv_2_out_c_3_0_V_address0;
reg    conv_2_out_c_3_0_V_ce0;
reg    conv_2_out_c_3_0_V_we0;
reg   [13:0] conv_2_out_c_3_0_V_d0;
wire   [13:0] conv_2_out_c_3_0_V_q0;
reg   [3:0] conv_2_out_c_3_0_V_address1;
reg    conv_2_out_c_3_0_V_ce1;
reg    conv_2_out_c_3_0_V_we1;
reg   [13:0] conv_2_out_c_3_0_V_d1;
reg   [3:0] conv_2_out_c_3_1_V_address0;
reg    conv_2_out_c_3_1_V_ce0;
reg    conv_2_out_c_3_1_V_we0;
reg   [13:0] conv_2_out_c_3_1_V_d0;
wire   [13:0] conv_2_out_c_3_1_V_q0;
reg   [3:0] conv_2_out_c_3_1_V_address1;
reg    conv_2_out_c_3_1_V_ce1;
reg    conv_2_out_c_3_1_V_we1;
reg   [13:0] conv_2_out_c_3_1_V_d1;
reg   [3:0] conv_2_out_c_3_2_V_address0;
reg    conv_2_out_c_3_2_V_ce0;
reg    conv_2_out_c_3_2_V_we0;
reg   [13:0] conv_2_out_c_3_2_V_d0;
wire   [13:0] conv_2_out_c_3_2_V_q0;
reg   [3:0] conv_2_out_c_3_2_V_address1;
reg    conv_2_out_c_3_2_V_ce1;
reg    conv_2_out_c_3_2_V_we1;
reg   [13:0] conv_2_out_c_3_2_V_d1;
reg   [3:0] conv_2_out_c_3_3_V_address0;
reg    conv_2_out_c_3_3_V_ce0;
reg    conv_2_out_c_3_3_V_we0;
reg   [13:0] conv_2_out_c_3_3_V_d0;
wire   [13:0] conv_2_out_c_3_3_V_q0;
reg   [3:0] conv_2_out_c_3_3_V_address1;
reg    conv_2_out_c_3_3_V_ce1;
reg    conv_2_out_c_3_3_V_we1;
reg   [13:0] conv_2_out_c_3_3_V_d1;
reg   [3:0] conv_2_out_c_3_4_V_address0;
reg    conv_2_out_c_3_4_V_ce0;
reg    conv_2_out_c_3_4_V_we0;
reg   [13:0] conv_2_out_c_3_4_V_d0;
wire   [13:0] conv_2_out_c_3_4_V_q0;
reg   [3:0] conv_2_out_c_3_4_V_address1;
reg    conv_2_out_c_3_4_V_ce1;
reg    conv_2_out_c_3_4_V_we1;
reg   [13:0] conv_2_out_c_3_4_V_d1;
reg   [3:0] conv_2_out_c_3_5_V_address0;
reg    conv_2_out_c_3_5_V_ce0;
reg    conv_2_out_c_3_5_V_we0;
reg   [13:0] conv_2_out_c_3_5_V_d0;
wire   [13:0] conv_2_out_c_3_5_V_q0;
reg   [3:0] conv_2_out_c_3_5_V_address1;
reg    conv_2_out_c_3_5_V_ce1;
reg    conv_2_out_c_3_5_V_we1;
reg   [13:0] conv_2_out_c_3_5_V_d1;
reg   [3:0] conv_2_out_c_3_6_V_address0;
reg    conv_2_out_c_3_6_V_ce0;
reg    conv_2_out_c_3_6_V_we0;
reg   [13:0] conv_2_out_c_3_6_V_d0;
wire   [13:0] conv_2_out_c_3_6_V_q0;
reg   [3:0] conv_2_out_c_3_6_V_address1;
reg    conv_2_out_c_3_6_V_ce1;
reg    conv_2_out_c_3_6_V_we1;
reg   [13:0] conv_2_out_c_3_6_V_d1;
reg   [3:0] conv_2_out_c_3_7_V_address0;
reg    conv_2_out_c_3_7_V_ce0;
reg    conv_2_out_c_3_7_V_we0;
reg   [13:0] conv_2_out_c_3_7_V_d0;
wire   [13:0] conv_2_out_c_3_7_V_q0;
reg   [3:0] conv_2_out_c_3_7_V_address1;
reg    conv_2_out_c_3_7_V_ce1;
reg    conv_2_out_c_3_7_V_we1;
reg   [13:0] conv_2_out_c_3_7_V_d1;
reg   [3:0] conv_2_out_c_3_8_V_address0;
reg    conv_2_out_c_3_8_V_ce0;
reg    conv_2_out_c_3_8_V_we0;
reg   [13:0] conv_2_out_c_3_8_V_d0;
wire   [13:0] conv_2_out_c_3_8_V_q0;
reg   [3:0] conv_2_out_c_3_8_V_address1;
reg    conv_2_out_c_3_8_V_ce1;
reg    conv_2_out_c_3_8_V_we1;
reg   [13:0] conv_2_out_c_3_8_V_d1;
reg   [3:0] conv_2_out_c_3_9_V_address0;
reg    conv_2_out_c_3_9_V_ce0;
reg    conv_2_out_c_3_9_V_we0;
reg   [13:0] conv_2_out_c_3_9_V_d0;
wire   [13:0] conv_2_out_c_3_9_V_q0;
reg   [3:0] conv_2_out_c_3_9_V_address1;
reg    conv_2_out_c_3_9_V_ce1;
reg    conv_2_out_c_3_9_V_we1;
reg   [13:0] conv_2_out_c_3_9_V_d1;
reg   [3:0] conv_2_out_c_4_0_V_address0;
reg    conv_2_out_c_4_0_V_ce0;
reg    conv_2_out_c_4_0_V_we0;
reg   [13:0] conv_2_out_c_4_0_V_d0;
wire   [13:0] conv_2_out_c_4_0_V_q0;
reg   [3:0] conv_2_out_c_4_0_V_address1;
reg    conv_2_out_c_4_0_V_ce1;
reg    conv_2_out_c_4_0_V_we1;
reg   [13:0] conv_2_out_c_4_0_V_d1;
reg   [3:0] conv_2_out_c_4_1_V_address0;
reg    conv_2_out_c_4_1_V_ce0;
reg    conv_2_out_c_4_1_V_we0;
reg   [13:0] conv_2_out_c_4_1_V_d0;
wire   [13:0] conv_2_out_c_4_1_V_q0;
reg   [3:0] conv_2_out_c_4_1_V_address1;
reg    conv_2_out_c_4_1_V_ce1;
reg    conv_2_out_c_4_1_V_we1;
reg   [13:0] conv_2_out_c_4_1_V_d1;
reg   [3:0] conv_2_out_c_4_2_V_address0;
reg    conv_2_out_c_4_2_V_ce0;
reg    conv_2_out_c_4_2_V_we0;
reg   [13:0] conv_2_out_c_4_2_V_d0;
wire   [13:0] conv_2_out_c_4_2_V_q0;
reg   [3:0] conv_2_out_c_4_2_V_address1;
reg    conv_2_out_c_4_2_V_ce1;
reg    conv_2_out_c_4_2_V_we1;
reg   [13:0] conv_2_out_c_4_2_V_d1;
reg   [3:0] conv_2_out_c_4_3_V_address0;
reg    conv_2_out_c_4_3_V_ce0;
reg    conv_2_out_c_4_3_V_we0;
reg   [13:0] conv_2_out_c_4_3_V_d0;
wire   [13:0] conv_2_out_c_4_3_V_q0;
reg   [3:0] conv_2_out_c_4_3_V_address1;
reg    conv_2_out_c_4_3_V_ce1;
reg    conv_2_out_c_4_3_V_we1;
reg   [13:0] conv_2_out_c_4_3_V_d1;
reg   [3:0] conv_2_out_c_4_4_V_address0;
reg    conv_2_out_c_4_4_V_ce0;
reg    conv_2_out_c_4_4_V_we0;
reg   [13:0] conv_2_out_c_4_4_V_d0;
wire   [13:0] conv_2_out_c_4_4_V_q0;
reg   [3:0] conv_2_out_c_4_4_V_address1;
reg    conv_2_out_c_4_4_V_ce1;
reg    conv_2_out_c_4_4_V_we1;
reg   [13:0] conv_2_out_c_4_4_V_d1;
reg   [3:0] conv_2_out_c_4_5_V_address0;
reg    conv_2_out_c_4_5_V_ce0;
reg    conv_2_out_c_4_5_V_we0;
reg   [13:0] conv_2_out_c_4_5_V_d0;
wire   [13:0] conv_2_out_c_4_5_V_q0;
reg   [3:0] conv_2_out_c_4_5_V_address1;
reg    conv_2_out_c_4_5_V_ce1;
reg    conv_2_out_c_4_5_V_we1;
reg   [13:0] conv_2_out_c_4_5_V_d1;
reg   [3:0] conv_2_out_c_4_6_V_address0;
reg    conv_2_out_c_4_6_V_ce0;
reg    conv_2_out_c_4_6_V_we0;
reg   [13:0] conv_2_out_c_4_6_V_d0;
wire   [13:0] conv_2_out_c_4_6_V_q0;
reg   [3:0] conv_2_out_c_4_6_V_address1;
reg    conv_2_out_c_4_6_V_ce1;
reg    conv_2_out_c_4_6_V_we1;
reg   [13:0] conv_2_out_c_4_6_V_d1;
reg   [3:0] conv_2_out_c_4_7_V_address0;
reg    conv_2_out_c_4_7_V_ce0;
reg    conv_2_out_c_4_7_V_we0;
reg   [13:0] conv_2_out_c_4_7_V_d0;
wire   [13:0] conv_2_out_c_4_7_V_q0;
reg   [3:0] conv_2_out_c_4_7_V_address1;
reg    conv_2_out_c_4_7_V_ce1;
reg    conv_2_out_c_4_7_V_we1;
reg   [13:0] conv_2_out_c_4_7_V_d1;
reg   [3:0] conv_2_out_c_4_8_V_address0;
reg    conv_2_out_c_4_8_V_ce0;
reg    conv_2_out_c_4_8_V_we0;
reg   [13:0] conv_2_out_c_4_8_V_d0;
wire   [13:0] conv_2_out_c_4_8_V_q0;
reg   [3:0] conv_2_out_c_4_8_V_address1;
reg    conv_2_out_c_4_8_V_ce1;
reg    conv_2_out_c_4_8_V_we1;
reg   [13:0] conv_2_out_c_4_8_V_d1;
reg   [3:0] conv_2_out_c_4_9_V_address0;
reg    conv_2_out_c_4_9_V_ce0;
reg    conv_2_out_c_4_9_V_we0;
reg   [13:0] conv_2_out_c_4_9_V_d0;
wire   [13:0] conv_2_out_c_4_9_V_q0;
reg   [3:0] conv_2_out_c_4_9_V_address1;
reg    conv_2_out_c_4_9_V_ce1;
reg    conv_2_out_c_4_9_V_we1;
reg   [13:0] conv_2_out_c_4_9_V_d1;
reg   [3:0] conv_2_out_c_5_0_V_address0;
reg    conv_2_out_c_5_0_V_ce0;
reg    conv_2_out_c_5_0_V_we0;
reg   [13:0] conv_2_out_c_5_0_V_d0;
wire   [13:0] conv_2_out_c_5_0_V_q0;
reg   [3:0] conv_2_out_c_5_0_V_address1;
reg    conv_2_out_c_5_0_V_ce1;
reg    conv_2_out_c_5_0_V_we1;
reg   [13:0] conv_2_out_c_5_0_V_d1;
reg   [3:0] conv_2_out_c_5_1_V_address0;
reg    conv_2_out_c_5_1_V_ce0;
reg    conv_2_out_c_5_1_V_we0;
reg   [13:0] conv_2_out_c_5_1_V_d0;
wire   [13:0] conv_2_out_c_5_1_V_q0;
reg   [3:0] conv_2_out_c_5_1_V_address1;
reg    conv_2_out_c_5_1_V_ce1;
reg    conv_2_out_c_5_1_V_we1;
reg   [13:0] conv_2_out_c_5_1_V_d1;
reg   [3:0] conv_2_out_c_5_2_V_address0;
reg    conv_2_out_c_5_2_V_ce0;
reg    conv_2_out_c_5_2_V_we0;
reg   [13:0] conv_2_out_c_5_2_V_d0;
wire   [13:0] conv_2_out_c_5_2_V_q0;
reg   [3:0] conv_2_out_c_5_2_V_address1;
reg    conv_2_out_c_5_2_V_ce1;
reg    conv_2_out_c_5_2_V_we1;
reg   [13:0] conv_2_out_c_5_2_V_d1;
reg   [3:0] conv_2_out_c_5_3_V_address0;
reg    conv_2_out_c_5_3_V_ce0;
reg    conv_2_out_c_5_3_V_we0;
reg   [13:0] conv_2_out_c_5_3_V_d0;
wire   [13:0] conv_2_out_c_5_3_V_q0;
reg   [3:0] conv_2_out_c_5_3_V_address1;
reg    conv_2_out_c_5_3_V_ce1;
reg    conv_2_out_c_5_3_V_we1;
reg   [13:0] conv_2_out_c_5_3_V_d1;
reg   [3:0] conv_2_out_c_5_4_V_address0;
reg    conv_2_out_c_5_4_V_ce0;
reg    conv_2_out_c_5_4_V_we0;
reg   [13:0] conv_2_out_c_5_4_V_d0;
wire   [13:0] conv_2_out_c_5_4_V_q0;
reg   [3:0] conv_2_out_c_5_4_V_address1;
reg    conv_2_out_c_5_4_V_ce1;
reg    conv_2_out_c_5_4_V_we1;
reg   [13:0] conv_2_out_c_5_4_V_d1;
reg   [3:0] conv_2_out_c_5_5_V_address0;
reg    conv_2_out_c_5_5_V_ce0;
reg    conv_2_out_c_5_5_V_we0;
reg   [13:0] conv_2_out_c_5_5_V_d0;
wire   [13:0] conv_2_out_c_5_5_V_q0;
reg   [3:0] conv_2_out_c_5_5_V_address1;
reg    conv_2_out_c_5_5_V_ce1;
reg    conv_2_out_c_5_5_V_we1;
reg   [13:0] conv_2_out_c_5_5_V_d1;
reg   [3:0] conv_2_out_c_5_6_V_address0;
reg    conv_2_out_c_5_6_V_ce0;
reg    conv_2_out_c_5_6_V_we0;
reg   [13:0] conv_2_out_c_5_6_V_d0;
wire   [13:0] conv_2_out_c_5_6_V_q0;
reg   [3:0] conv_2_out_c_5_6_V_address1;
reg    conv_2_out_c_5_6_V_ce1;
reg    conv_2_out_c_5_6_V_we1;
reg   [13:0] conv_2_out_c_5_6_V_d1;
reg   [3:0] conv_2_out_c_5_7_V_address0;
reg    conv_2_out_c_5_7_V_ce0;
reg    conv_2_out_c_5_7_V_we0;
reg   [13:0] conv_2_out_c_5_7_V_d0;
wire   [13:0] conv_2_out_c_5_7_V_q0;
reg   [3:0] conv_2_out_c_5_7_V_address1;
reg    conv_2_out_c_5_7_V_ce1;
reg    conv_2_out_c_5_7_V_we1;
reg   [13:0] conv_2_out_c_5_7_V_d1;
reg   [3:0] conv_2_out_c_5_8_V_address0;
reg    conv_2_out_c_5_8_V_ce0;
reg    conv_2_out_c_5_8_V_we0;
reg   [13:0] conv_2_out_c_5_8_V_d0;
wire   [13:0] conv_2_out_c_5_8_V_q0;
reg   [3:0] conv_2_out_c_5_8_V_address1;
reg    conv_2_out_c_5_8_V_ce1;
reg    conv_2_out_c_5_8_V_we1;
reg   [13:0] conv_2_out_c_5_8_V_d1;
reg   [3:0] conv_2_out_c_5_9_V_address0;
reg    conv_2_out_c_5_9_V_ce0;
reg    conv_2_out_c_5_9_V_we0;
reg   [13:0] conv_2_out_c_5_9_V_d0;
wire   [13:0] conv_2_out_c_5_9_V_q0;
reg   [3:0] conv_2_out_c_5_9_V_address1;
reg    conv_2_out_c_5_9_V_ce1;
reg    conv_2_out_c_5_9_V_we1;
reg   [13:0] conv_2_out_c_5_9_V_d1;
reg   [3:0] conv_2_out_c_6_0_V_address0;
reg    conv_2_out_c_6_0_V_ce0;
reg    conv_2_out_c_6_0_V_we0;
reg   [13:0] conv_2_out_c_6_0_V_d0;
wire   [13:0] conv_2_out_c_6_0_V_q0;
reg   [3:0] conv_2_out_c_6_0_V_address1;
reg    conv_2_out_c_6_0_V_ce1;
reg    conv_2_out_c_6_0_V_we1;
reg   [13:0] conv_2_out_c_6_0_V_d1;
reg   [3:0] conv_2_out_c_6_1_V_address0;
reg    conv_2_out_c_6_1_V_ce0;
reg    conv_2_out_c_6_1_V_we0;
reg   [13:0] conv_2_out_c_6_1_V_d0;
wire   [13:0] conv_2_out_c_6_1_V_q0;
reg   [3:0] conv_2_out_c_6_1_V_address1;
reg    conv_2_out_c_6_1_V_ce1;
reg    conv_2_out_c_6_1_V_we1;
reg   [13:0] conv_2_out_c_6_1_V_d1;
reg   [3:0] conv_2_out_c_6_2_V_address0;
reg    conv_2_out_c_6_2_V_ce0;
reg    conv_2_out_c_6_2_V_we0;
reg   [13:0] conv_2_out_c_6_2_V_d0;
wire   [13:0] conv_2_out_c_6_2_V_q0;
reg   [3:0] conv_2_out_c_6_2_V_address1;
reg    conv_2_out_c_6_2_V_ce1;
reg    conv_2_out_c_6_2_V_we1;
reg   [13:0] conv_2_out_c_6_2_V_d1;
reg   [3:0] conv_2_out_c_6_3_V_address0;
reg    conv_2_out_c_6_3_V_ce0;
reg    conv_2_out_c_6_3_V_we0;
reg   [13:0] conv_2_out_c_6_3_V_d0;
wire   [13:0] conv_2_out_c_6_3_V_q0;
reg   [3:0] conv_2_out_c_6_3_V_address1;
reg    conv_2_out_c_6_3_V_ce1;
reg    conv_2_out_c_6_3_V_we1;
reg   [13:0] conv_2_out_c_6_3_V_d1;
reg   [3:0] conv_2_out_c_6_4_V_address0;
reg    conv_2_out_c_6_4_V_ce0;
reg    conv_2_out_c_6_4_V_we0;
reg   [13:0] conv_2_out_c_6_4_V_d0;
wire   [13:0] conv_2_out_c_6_4_V_q0;
reg   [3:0] conv_2_out_c_6_4_V_address1;
reg    conv_2_out_c_6_4_V_ce1;
reg    conv_2_out_c_6_4_V_we1;
reg   [13:0] conv_2_out_c_6_4_V_d1;
reg   [3:0] conv_2_out_c_6_5_V_address0;
reg    conv_2_out_c_6_5_V_ce0;
reg    conv_2_out_c_6_5_V_we0;
reg   [13:0] conv_2_out_c_6_5_V_d0;
wire   [13:0] conv_2_out_c_6_5_V_q0;
reg   [3:0] conv_2_out_c_6_5_V_address1;
reg    conv_2_out_c_6_5_V_ce1;
reg    conv_2_out_c_6_5_V_we1;
reg   [13:0] conv_2_out_c_6_5_V_d1;
reg   [3:0] conv_2_out_c_6_6_V_address0;
reg    conv_2_out_c_6_6_V_ce0;
reg    conv_2_out_c_6_6_V_we0;
reg   [13:0] conv_2_out_c_6_6_V_d0;
wire   [13:0] conv_2_out_c_6_6_V_q0;
reg   [3:0] conv_2_out_c_6_6_V_address1;
reg    conv_2_out_c_6_6_V_ce1;
reg    conv_2_out_c_6_6_V_we1;
reg   [13:0] conv_2_out_c_6_6_V_d1;
reg   [3:0] conv_2_out_c_6_7_V_address0;
reg    conv_2_out_c_6_7_V_ce0;
reg    conv_2_out_c_6_7_V_we0;
reg   [13:0] conv_2_out_c_6_7_V_d0;
wire   [13:0] conv_2_out_c_6_7_V_q0;
reg   [3:0] conv_2_out_c_6_7_V_address1;
reg    conv_2_out_c_6_7_V_ce1;
reg    conv_2_out_c_6_7_V_we1;
reg   [13:0] conv_2_out_c_6_7_V_d1;
reg   [3:0] conv_2_out_c_6_8_V_address0;
reg    conv_2_out_c_6_8_V_ce0;
reg    conv_2_out_c_6_8_V_we0;
reg   [13:0] conv_2_out_c_6_8_V_d0;
wire   [13:0] conv_2_out_c_6_8_V_q0;
reg   [3:0] conv_2_out_c_6_8_V_address1;
reg    conv_2_out_c_6_8_V_ce1;
reg    conv_2_out_c_6_8_V_we1;
reg   [13:0] conv_2_out_c_6_8_V_d1;
reg   [3:0] conv_2_out_c_6_9_V_address0;
reg    conv_2_out_c_6_9_V_ce0;
reg    conv_2_out_c_6_9_V_we0;
reg   [13:0] conv_2_out_c_6_9_V_d0;
wire   [13:0] conv_2_out_c_6_9_V_q0;
reg   [3:0] conv_2_out_c_6_9_V_address1;
reg    conv_2_out_c_6_9_V_ce1;
reg    conv_2_out_c_6_9_V_we1;
reg   [13:0] conv_2_out_c_6_9_V_d1;
reg   [3:0] conv_2_out_c_7_0_V_address0;
reg    conv_2_out_c_7_0_V_ce0;
reg    conv_2_out_c_7_0_V_we0;
reg   [13:0] conv_2_out_c_7_0_V_d0;
wire   [13:0] conv_2_out_c_7_0_V_q0;
reg   [3:0] conv_2_out_c_7_0_V_address1;
reg    conv_2_out_c_7_0_V_ce1;
reg    conv_2_out_c_7_0_V_we1;
reg   [13:0] conv_2_out_c_7_0_V_d1;
reg   [3:0] conv_2_out_c_7_1_V_address0;
reg    conv_2_out_c_7_1_V_ce0;
reg    conv_2_out_c_7_1_V_we0;
reg   [13:0] conv_2_out_c_7_1_V_d0;
wire   [13:0] conv_2_out_c_7_1_V_q0;
reg   [3:0] conv_2_out_c_7_1_V_address1;
reg    conv_2_out_c_7_1_V_ce1;
reg    conv_2_out_c_7_1_V_we1;
reg   [13:0] conv_2_out_c_7_1_V_d1;
reg   [3:0] conv_2_out_c_7_2_V_address0;
reg    conv_2_out_c_7_2_V_ce0;
reg    conv_2_out_c_7_2_V_we0;
reg   [13:0] conv_2_out_c_7_2_V_d0;
wire   [13:0] conv_2_out_c_7_2_V_q0;
reg   [3:0] conv_2_out_c_7_2_V_address1;
reg    conv_2_out_c_7_2_V_ce1;
reg    conv_2_out_c_7_2_V_we1;
reg   [13:0] conv_2_out_c_7_2_V_d1;
reg   [3:0] conv_2_out_c_7_3_V_address0;
reg    conv_2_out_c_7_3_V_ce0;
reg    conv_2_out_c_7_3_V_we0;
reg   [13:0] conv_2_out_c_7_3_V_d0;
wire   [13:0] conv_2_out_c_7_3_V_q0;
reg   [3:0] conv_2_out_c_7_3_V_address1;
reg    conv_2_out_c_7_3_V_ce1;
reg    conv_2_out_c_7_3_V_we1;
reg   [13:0] conv_2_out_c_7_3_V_d1;
reg   [3:0] conv_2_out_c_7_4_V_address0;
reg    conv_2_out_c_7_4_V_ce0;
reg    conv_2_out_c_7_4_V_we0;
reg   [13:0] conv_2_out_c_7_4_V_d0;
wire   [13:0] conv_2_out_c_7_4_V_q0;
reg   [3:0] conv_2_out_c_7_4_V_address1;
reg    conv_2_out_c_7_4_V_ce1;
reg    conv_2_out_c_7_4_V_we1;
reg   [13:0] conv_2_out_c_7_4_V_d1;
reg   [3:0] conv_2_out_c_7_5_V_address0;
reg    conv_2_out_c_7_5_V_ce0;
reg    conv_2_out_c_7_5_V_we0;
reg   [13:0] conv_2_out_c_7_5_V_d0;
wire   [13:0] conv_2_out_c_7_5_V_q0;
reg   [3:0] conv_2_out_c_7_5_V_address1;
reg    conv_2_out_c_7_5_V_ce1;
reg    conv_2_out_c_7_5_V_we1;
reg   [13:0] conv_2_out_c_7_5_V_d1;
reg   [3:0] conv_2_out_c_7_6_V_address0;
reg    conv_2_out_c_7_6_V_ce0;
reg    conv_2_out_c_7_6_V_we0;
reg   [13:0] conv_2_out_c_7_6_V_d0;
wire   [13:0] conv_2_out_c_7_6_V_q0;
reg   [3:0] conv_2_out_c_7_6_V_address1;
reg    conv_2_out_c_7_6_V_ce1;
reg    conv_2_out_c_7_6_V_we1;
reg   [13:0] conv_2_out_c_7_6_V_d1;
reg   [3:0] conv_2_out_c_7_7_V_address0;
reg    conv_2_out_c_7_7_V_ce0;
reg    conv_2_out_c_7_7_V_we0;
reg   [13:0] conv_2_out_c_7_7_V_d0;
wire   [13:0] conv_2_out_c_7_7_V_q0;
reg   [3:0] conv_2_out_c_7_7_V_address1;
reg    conv_2_out_c_7_7_V_ce1;
reg    conv_2_out_c_7_7_V_we1;
reg   [13:0] conv_2_out_c_7_7_V_d1;
reg   [3:0] conv_2_out_c_7_8_V_address0;
reg    conv_2_out_c_7_8_V_ce0;
reg    conv_2_out_c_7_8_V_we0;
reg   [13:0] conv_2_out_c_7_8_V_d0;
wire   [13:0] conv_2_out_c_7_8_V_q0;
reg   [3:0] conv_2_out_c_7_8_V_address1;
reg    conv_2_out_c_7_8_V_ce1;
reg    conv_2_out_c_7_8_V_we1;
reg   [13:0] conv_2_out_c_7_8_V_d1;
reg   [3:0] conv_2_out_c_7_9_V_address0;
reg    conv_2_out_c_7_9_V_ce0;
reg    conv_2_out_c_7_9_V_we0;
reg   [13:0] conv_2_out_c_7_9_V_d0;
wire   [13:0] conv_2_out_c_7_9_V_q0;
reg   [3:0] conv_2_out_c_7_9_V_address1;
reg    conv_2_out_c_7_9_V_ce1;
reg    conv_2_out_c_7_9_V_we1;
reg   [13:0] conv_2_out_c_7_9_V_d1;
reg   [3:0] conv_2_out_c_8_0_V_address0;
reg    conv_2_out_c_8_0_V_ce0;
reg    conv_2_out_c_8_0_V_we0;
reg   [13:0] conv_2_out_c_8_0_V_d0;
wire   [13:0] conv_2_out_c_8_0_V_q0;
reg   [3:0] conv_2_out_c_8_0_V_address1;
reg    conv_2_out_c_8_0_V_ce1;
reg    conv_2_out_c_8_0_V_we1;
reg   [13:0] conv_2_out_c_8_0_V_d1;
reg   [3:0] conv_2_out_c_8_1_V_address0;
reg    conv_2_out_c_8_1_V_ce0;
reg    conv_2_out_c_8_1_V_we0;
reg   [13:0] conv_2_out_c_8_1_V_d0;
wire   [13:0] conv_2_out_c_8_1_V_q0;
reg   [3:0] conv_2_out_c_8_1_V_address1;
reg    conv_2_out_c_8_1_V_ce1;
reg    conv_2_out_c_8_1_V_we1;
reg   [13:0] conv_2_out_c_8_1_V_d1;
reg   [3:0] conv_2_out_c_8_2_V_address0;
reg    conv_2_out_c_8_2_V_ce0;
reg    conv_2_out_c_8_2_V_we0;
reg   [13:0] conv_2_out_c_8_2_V_d0;
wire   [13:0] conv_2_out_c_8_2_V_q0;
reg   [3:0] conv_2_out_c_8_2_V_address1;
reg    conv_2_out_c_8_2_V_ce1;
reg    conv_2_out_c_8_2_V_we1;
reg   [13:0] conv_2_out_c_8_2_V_d1;
reg   [3:0] conv_2_out_c_8_3_V_address0;
reg    conv_2_out_c_8_3_V_ce0;
reg    conv_2_out_c_8_3_V_we0;
reg   [13:0] conv_2_out_c_8_3_V_d0;
wire   [13:0] conv_2_out_c_8_3_V_q0;
reg   [3:0] conv_2_out_c_8_3_V_address1;
reg    conv_2_out_c_8_3_V_ce1;
reg    conv_2_out_c_8_3_V_we1;
reg   [13:0] conv_2_out_c_8_3_V_d1;
reg   [3:0] conv_2_out_c_8_4_V_address0;
reg    conv_2_out_c_8_4_V_ce0;
reg    conv_2_out_c_8_4_V_we0;
reg   [13:0] conv_2_out_c_8_4_V_d0;
wire   [13:0] conv_2_out_c_8_4_V_q0;
reg   [3:0] conv_2_out_c_8_4_V_address1;
reg    conv_2_out_c_8_4_V_ce1;
reg    conv_2_out_c_8_4_V_we1;
reg   [13:0] conv_2_out_c_8_4_V_d1;
reg   [3:0] conv_2_out_c_8_5_V_address0;
reg    conv_2_out_c_8_5_V_ce0;
reg    conv_2_out_c_8_5_V_we0;
reg   [13:0] conv_2_out_c_8_5_V_d0;
wire   [13:0] conv_2_out_c_8_5_V_q0;
reg   [3:0] conv_2_out_c_8_5_V_address1;
reg    conv_2_out_c_8_5_V_ce1;
reg    conv_2_out_c_8_5_V_we1;
reg   [13:0] conv_2_out_c_8_5_V_d1;
reg   [3:0] conv_2_out_c_8_6_V_address0;
reg    conv_2_out_c_8_6_V_ce0;
reg    conv_2_out_c_8_6_V_we0;
reg   [13:0] conv_2_out_c_8_6_V_d0;
wire   [13:0] conv_2_out_c_8_6_V_q0;
reg   [3:0] conv_2_out_c_8_6_V_address1;
reg    conv_2_out_c_8_6_V_ce1;
reg    conv_2_out_c_8_6_V_we1;
reg   [13:0] conv_2_out_c_8_6_V_d1;
reg   [3:0] conv_2_out_c_8_7_V_address0;
reg    conv_2_out_c_8_7_V_ce0;
reg    conv_2_out_c_8_7_V_we0;
reg   [13:0] conv_2_out_c_8_7_V_d0;
wire   [13:0] conv_2_out_c_8_7_V_q0;
reg   [3:0] conv_2_out_c_8_7_V_address1;
reg    conv_2_out_c_8_7_V_ce1;
reg    conv_2_out_c_8_7_V_we1;
reg   [13:0] conv_2_out_c_8_7_V_d1;
reg   [3:0] conv_2_out_c_8_8_V_address0;
reg    conv_2_out_c_8_8_V_ce0;
reg    conv_2_out_c_8_8_V_we0;
reg   [13:0] conv_2_out_c_8_8_V_d0;
wire   [13:0] conv_2_out_c_8_8_V_q0;
reg   [3:0] conv_2_out_c_8_8_V_address1;
reg    conv_2_out_c_8_8_V_ce1;
reg    conv_2_out_c_8_8_V_we1;
reg   [13:0] conv_2_out_c_8_8_V_d1;
reg   [3:0] conv_2_out_c_8_9_V_address0;
reg    conv_2_out_c_8_9_V_ce0;
reg    conv_2_out_c_8_9_V_we0;
reg   [13:0] conv_2_out_c_8_9_V_d0;
wire   [13:0] conv_2_out_c_8_9_V_q0;
reg   [3:0] conv_2_out_c_8_9_V_address1;
reg    conv_2_out_c_8_9_V_ce1;
reg    conv_2_out_c_8_9_V_we1;
reg   [13:0] conv_2_out_c_8_9_V_d1;
reg   [3:0] conv_2_out_c_9_0_V_address0;
reg    conv_2_out_c_9_0_V_ce0;
reg    conv_2_out_c_9_0_V_we0;
reg   [13:0] conv_2_out_c_9_0_V_d0;
wire   [13:0] conv_2_out_c_9_0_V_q0;
reg   [3:0] conv_2_out_c_9_0_V_address1;
reg    conv_2_out_c_9_0_V_ce1;
reg    conv_2_out_c_9_0_V_we1;
reg   [13:0] conv_2_out_c_9_0_V_d1;
reg   [3:0] conv_2_out_c_9_1_V_address0;
reg    conv_2_out_c_9_1_V_ce0;
reg    conv_2_out_c_9_1_V_we0;
reg   [13:0] conv_2_out_c_9_1_V_d0;
wire   [13:0] conv_2_out_c_9_1_V_q0;
reg   [3:0] conv_2_out_c_9_1_V_address1;
reg    conv_2_out_c_9_1_V_ce1;
reg    conv_2_out_c_9_1_V_we1;
reg   [13:0] conv_2_out_c_9_1_V_d1;
reg   [3:0] conv_2_out_c_9_2_V_address0;
reg    conv_2_out_c_9_2_V_ce0;
reg    conv_2_out_c_9_2_V_we0;
reg   [13:0] conv_2_out_c_9_2_V_d0;
wire   [13:0] conv_2_out_c_9_2_V_q0;
reg   [3:0] conv_2_out_c_9_2_V_address1;
reg    conv_2_out_c_9_2_V_ce1;
reg    conv_2_out_c_9_2_V_we1;
reg   [13:0] conv_2_out_c_9_2_V_d1;
reg   [3:0] conv_2_out_c_9_3_V_address0;
reg    conv_2_out_c_9_3_V_ce0;
reg    conv_2_out_c_9_3_V_we0;
reg   [13:0] conv_2_out_c_9_3_V_d0;
wire   [13:0] conv_2_out_c_9_3_V_q0;
reg   [3:0] conv_2_out_c_9_3_V_address1;
reg    conv_2_out_c_9_3_V_ce1;
reg    conv_2_out_c_9_3_V_we1;
reg   [13:0] conv_2_out_c_9_3_V_d1;
reg   [3:0] conv_2_out_c_9_4_V_address0;
reg    conv_2_out_c_9_4_V_ce0;
reg    conv_2_out_c_9_4_V_we0;
reg   [13:0] conv_2_out_c_9_4_V_d0;
wire   [13:0] conv_2_out_c_9_4_V_q0;
reg   [3:0] conv_2_out_c_9_4_V_address1;
reg    conv_2_out_c_9_4_V_ce1;
reg    conv_2_out_c_9_4_V_we1;
reg   [13:0] conv_2_out_c_9_4_V_d1;
reg   [3:0] conv_2_out_c_9_5_V_address0;
reg    conv_2_out_c_9_5_V_ce0;
reg    conv_2_out_c_9_5_V_we0;
reg   [13:0] conv_2_out_c_9_5_V_d0;
wire   [13:0] conv_2_out_c_9_5_V_q0;
reg   [3:0] conv_2_out_c_9_5_V_address1;
reg    conv_2_out_c_9_5_V_ce1;
reg    conv_2_out_c_9_5_V_we1;
reg   [13:0] conv_2_out_c_9_5_V_d1;
reg   [3:0] conv_2_out_c_9_6_V_address0;
reg    conv_2_out_c_9_6_V_ce0;
reg    conv_2_out_c_9_6_V_we0;
reg   [13:0] conv_2_out_c_9_6_V_d0;
wire   [13:0] conv_2_out_c_9_6_V_q0;
reg   [3:0] conv_2_out_c_9_6_V_address1;
reg    conv_2_out_c_9_6_V_ce1;
reg    conv_2_out_c_9_6_V_we1;
reg   [13:0] conv_2_out_c_9_6_V_d1;
reg   [3:0] conv_2_out_c_9_7_V_address0;
reg    conv_2_out_c_9_7_V_ce0;
reg    conv_2_out_c_9_7_V_we0;
reg   [13:0] conv_2_out_c_9_7_V_d0;
wire   [13:0] conv_2_out_c_9_7_V_q0;
reg   [3:0] conv_2_out_c_9_7_V_address1;
reg    conv_2_out_c_9_7_V_ce1;
reg    conv_2_out_c_9_7_V_we1;
reg   [13:0] conv_2_out_c_9_7_V_d1;
reg   [3:0] conv_2_out_c_9_8_V_address0;
reg    conv_2_out_c_9_8_V_ce0;
reg    conv_2_out_c_9_8_V_we0;
reg   [13:0] conv_2_out_c_9_8_V_d0;
wire   [13:0] conv_2_out_c_9_8_V_q0;
reg   [3:0] conv_2_out_c_9_8_V_address1;
reg    conv_2_out_c_9_8_V_ce1;
reg    conv_2_out_c_9_8_V_we1;
reg   [13:0] conv_2_out_c_9_8_V_d1;
reg   [3:0] conv_2_out_c_9_9_V_address0;
reg    conv_2_out_c_9_9_V_ce0;
reg    conv_2_out_c_9_9_V_we0;
reg   [13:0] conv_2_out_c_9_9_V_d0;
wire   [13:0] conv_2_out_c_9_9_V_q0;
reg   [3:0] conv_2_out_c_9_9_V_address1;
reg    conv_2_out_c_9_9_V_ce1;
reg    conv_2_out_c_9_9_V_we1;
reg   [13:0] conv_2_out_c_9_9_V_d1;
reg   [3:0] max_pool_2_out_0_0_address0;
reg    max_pool_2_out_0_0_ce0;
reg    max_pool_2_out_0_0_we0;
reg   [13:0] max_pool_2_out_0_0_d0;
wire   [13:0] max_pool_2_out_0_0_q0;
reg   [3:0] max_pool_2_out_0_1_address0;
reg    max_pool_2_out_0_1_ce0;
reg    max_pool_2_out_0_1_we0;
wire   [13:0] max_pool_2_out_0_1_q0;
reg   [3:0] max_pool_2_out_0_2_address0;
reg    max_pool_2_out_0_2_ce0;
reg    max_pool_2_out_0_2_we0;
wire   [13:0] max_pool_2_out_0_2_q0;
reg   [3:0] max_pool_2_out_0_3_address0;
reg    max_pool_2_out_0_3_ce0;
reg    max_pool_2_out_0_3_we0;
wire   [13:0] max_pool_2_out_0_3_q0;
reg   [3:0] max_pool_2_out_0_4_address0;
reg    max_pool_2_out_0_4_ce0;
reg    max_pool_2_out_0_4_we0;
wire   [13:0] max_pool_2_out_0_4_q0;
reg   [3:0] max_pool_2_out_1_0_address0;
reg    max_pool_2_out_1_0_ce0;
reg    max_pool_2_out_1_0_we0;
wire   [13:0] max_pool_2_out_1_0_q0;
reg   [3:0] max_pool_2_out_1_1_address0;
reg    max_pool_2_out_1_1_ce0;
reg    max_pool_2_out_1_1_we0;
wire   [13:0] max_pool_2_out_1_1_q0;
reg   [3:0] max_pool_2_out_1_2_address0;
reg    max_pool_2_out_1_2_ce0;
reg    max_pool_2_out_1_2_we0;
wire   [13:0] max_pool_2_out_1_2_q0;
reg   [3:0] max_pool_2_out_1_3_address0;
reg    max_pool_2_out_1_3_ce0;
reg    max_pool_2_out_1_3_we0;
wire   [13:0] max_pool_2_out_1_3_q0;
reg   [3:0] max_pool_2_out_1_4_address0;
reg    max_pool_2_out_1_4_ce0;
reg    max_pool_2_out_1_4_we0;
wire   [13:0] max_pool_2_out_1_4_q0;
reg   [3:0] max_pool_2_out_2_0_address0;
reg    max_pool_2_out_2_0_ce0;
reg    max_pool_2_out_2_0_we0;
wire   [13:0] max_pool_2_out_2_0_q0;
reg   [3:0] max_pool_2_out_2_1_address0;
reg    max_pool_2_out_2_1_ce0;
reg    max_pool_2_out_2_1_we0;
wire   [13:0] max_pool_2_out_2_1_q0;
reg   [3:0] max_pool_2_out_2_2_address0;
reg    max_pool_2_out_2_2_ce0;
reg    max_pool_2_out_2_2_we0;
wire   [13:0] max_pool_2_out_2_2_q0;
reg   [3:0] max_pool_2_out_2_3_address0;
reg    max_pool_2_out_2_3_ce0;
reg    max_pool_2_out_2_3_we0;
wire   [13:0] max_pool_2_out_2_3_q0;
reg   [3:0] max_pool_2_out_2_4_address0;
reg    max_pool_2_out_2_4_ce0;
reg    max_pool_2_out_2_4_we0;
wire   [13:0] max_pool_2_out_2_4_q0;
reg   [3:0] max_pool_2_out_3_0_address0;
reg    max_pool_2_out_3_0_ce0;
reg    max_pool_2_out_3_0_we0;
wire   [13:0] max_pool_2_out_3_0_q0;
reg   [3:0] max_pool_2_out_3_1_address0;
reg    max_pool_2_out_3_1_ce0;
reg    max_pool_2_out_3_1_we0;
wire   [13:0] max_pool_2_out_3_1_q0;
reg   [3:0] max_pool_2_out_3_2_address0;
reg    max_pool_2_out_3_2_ce0;
reg    max_pool_2_out_3_2_we0;
wire   [13:0] max_pool_2_out_3_2_q0;
reg   [3:0] max_pool_2_out_3_3_address0;
reg    max_pool_2_out_3_3_ce0;
reg    max_pool_2_out_3_3_we0;
wire   [13:0] max_pool_2_out_3_3_q0;
reg   [3:0] max_pool_2_out_3_4_address0;
reg    max_pool_2_out_3_4_ce0;
reg    max_pool_2_out_3_4_we0;
wire   [13:0] max_pool_2_out_3_4_q0;
reg   [3:0] max_pool_2_out_4_0_address0;
reg    max_pool_2_out_4_0_ce0;
reg    max_pool_2_out_4_0_we0;
wire   [13:0] max_pool_2_out_4_0_q0;
reg   [3:0] max_pool_2_out_4_1_address0;
reg    max_pool_2_out_4_1_ce0;
reg    max_pool_2_out_4_1_we0;
wire   [13:0] max_pool_2_out_4_1_q0;
reg   [3:0] max_pool_2_out_4_2_address0;
reg    max_pool_2_out_4_2_ce0;
reg    max_pool_2_out_4_2_we0;
wire   [13:0] max_pool_2_out_4_2_q0;
reg   [3:0] max_pool_2_out_4_3_address0;
reg    max_pool_2_out_4_3_ce0;
reg    max_pool_2_out_4_3_we0;
wire   [13:0] max_pool_2_out_4_3_q0;
reg   [3:0] max_pool_2_out_4_4_address0;
reg    max_pool_2_out_4_4_ce0;
reg    max_pool_2_out_4_4_we0;
wire   [13:0] max_pool_2_out_4_4_q0;
reg   [8:0] max_pool_2_out_c_V_address0;
reg    max_pool_2_out_c_V_ce0;
reg    max_pool_2_out_c_V_we0;
reg   [13:0] max_pool_2_out_c_V_d0;
wire   [13:0] max_pool_2_out_c_V_q0;
reg   [3:0] flat_array_0_V_address0;
reg    flat_array_0_V_ce0;
reg    flat_array_0_V_we0;
reg   [13:0] flat_array_0_V_d0;
wire   [13:0] flat_array_0_V_q0;
reg    flat_array_0_V_ce1;
wire   [13:0] flat_array_0_V_q1;
reg   [3:0] flat_array_1_V_address0;
reg    flat_array_1_V_ce0;
reg    flat_array_1_V_we0;
wire   [13:0] flat_array_1_V_q0;
reg    flat_array_1_V_ce1;
wire   [13:0] flat_array_1_V_q1;
reg   [3:0] flat_array_2_V_address0;
reg    flat_array_2_V_ce0;
reg    flat_array_2_V_we0;
wire   [13:0] flat_array_2_V_q0;
reg    flat_array_2_V_ce1;
wire   [13:0] flat_array_2_V_q1;
reg   [3:0] flat_array_3_V_address0;
reg    flat_array_3_V_ce0;
reg    flat_array_3_V_we0;
wire   [13:0] flat_array_3_V_q0;
reg    flat_array_3_V_ce1;
wire   [13:0] flat_array_3_V_q1;
reg   [3:0] flat_array_4_V_address0;
reg    flat_array_4_V_ce0;
reg    flat_array_4_V_we0;
wire   [13:0] flat_array_4_V_q0;
reg    flat_array_4_V_ce1;
wire   [13:0] flat_array_4_V_q1;
reg   [3:0] flat_array_5_V_address0;
reg    flat_array_5_V_ce0;
reg    flat_array_5_V_we0;
wire   [13:0] flat_array_5_V_q0;
reg    flat_array_5_V_ce1;
wire   [13:0] flat_array_5_V_q1;
reg   [3:0] flat_array_6_V_address0;
reg    flat_array_6_V_ce0;
reg    flat_array_6_V_we0;
wire   [13:0] flat_array_6_V_q0;
reg    flat_array_6_V_ce1;
wire   [13:0] flat_array_6_V_q1;
reg   [3:0] flat_array_7_V_address0;
reg    flat_array_7_V_ce0;
reg    flat_array_7_V_we0;
wire   [13:0] flat_array_7_V_q0;
reg    flat_array_7_V_ce1;
wire   [13:0] flat_array_7_V_q1;
reg   [3:0] flat_array_8_V_address0;
reg    flat_array_8_V_ce0;
reg    flat_array_8_V_we0;
wire   [13:0] flat_array_8_V_q0;
reg    flat_array_8_V_ce1;
wire   [13:0] flat_array_8_V_q1;
reg   [3:0] flat_array_9_V_address0;
reg    flat_array_9_V_ce0;
reg    flat_array_9_V_we0;
wire   [13:0] flat_array_9_V_q0;
reg    flat_array_9_V_ce1;
wire   [13:0] flat_array_9_V_q1;
reg   [3:0] flat_array_10_V_address0;
reg    flat_array_10_V_ce0;
reg    flat_array_10_V_we0;
wire   [13:0] flat_array_10_V_q0;
reg    flat_array_10_V_ce1;
wire   [13:0] flat_array_10_V_q1;
reg   [3:0] flat_array_11_V_address0;
reg    flat_array_11_V_ce0;
reg    flat_array_11_V_we0;
wire   [13:0] flat_array_11_V_q0;
reg    flat_array_11_V_ce1;
wire   [13:0] flat_array_11_V_q1;
reg   [3:0] flat_array_12_V_address0;
reg    flat_array_12_V_ce0;
reg    flat_array_12_V_we0;
wire   [13:0] flat_array_12_V_q0;
reg    flat_array_12_V_ce1;
wire   [13:0] flat_array_12_V_q1;
reg   [3:0] flat_array_13_V_address0;
reg    flat_array_13_V_ce0;
reg    flat_array_13_V_we0;
wire   [13:0] flat_array_13_V_q0;
reg    flat_array_13_V_ce1;
wire   [13:0] flat_array_13_V_q1;
reg   [3:0] flat_array_14_V_address0;
reg    flat_array_14_V_ce0;
reg    flat_array_14_V_we0;
wire   [13:0] flat_array_14_V_q0;
reg    flat_array_14_V_ce1;
wire   [13:0] flat_array_14_V_q1;
reg   [3:0] flat_array_15_V_address0;
reg    flat_array_15_V_ce0;
reg    flat_array_15_V_we0;
wire   [13:0] flat_array_15_V_q0;
reg    flat_array_15_V_ce1;
wire   [13:0] flat_array_15_V_q1;
reg   [3:0] flat_array_16_V_address0;
reg    flat_array_16_V_ce0;
reg    flat_array_16_V_we0;
wire   [13:0] flat_array_16_V_q0;
reg    flat_array_16_V_ce1;
wire   [13:0] flat_array_16_V_q1;
reg   [3:0] flat_array_17_V_address0;
reg    flat_array_17_V_ce0;
reg    flat_array_17_V_we0;
wire   [13:0] flat_array_17_V_q0;
reg    flat_array_17_V_ce1;
wire   [13:0] flat_array_17_V_q1;
reg   [3:0] flat_array_18_V_address0;
reg    flat_array_18_V_ce0;
reg    flat_array_18_V_we0;
wire   [13:0] flat_array_18_V_q0;
reg    flat_array_18_V_ce1;
wire   [13:0] flat_array_18_V_q1;
reg   [3:0] flat_array_19_V_address0;
reg    flat_array_19_V_ce0;
reg    flat_array_19_V_we0;
wire   [13:0] flat_array_19_V_q0;
reg    flat_array_19_V_ce1;
wire   [13:0] flat_array_19_V_q1;
reg   [3:0] flat_array_20_V_address0;
reg    flat_array_20_V_ce0;
reg    flat_array_20_V_we0;
wire   [13:0] flat_array_20_V_q0;
reg    flat_array_20_V_ce1;
wire   [13:0] flat_array_20_V_q1;
reg   [3:0] flat_array_21_V_address0;
reg    flat_array_21_V_ce0;
reg    flat_array_21_V_we0;
wire   [13:0] flat_array_21_V_q0;
reg    flat_array_21_V_ce1;
wire   [13:0] flat_array_21_V_q1;
reg   [3:0] flat_array_22_V_address0;
reg    flat_array_22_V_ce0;
reg    flat_array_22_V_we0;
wire   [13:0] flat_array_22_V_q0;
reg    flat_array_22_V_ce1;
wire   [13:0] flat_array_22_V_q1;
reg   [3:0] flat_array_23_V_address0;
reg    flat_array_23_V_ce0;
reg    flat_array_23_V_we0;
wire   [13:0] flat_array_23_V_q0;
reg    flat_array_23_V_ce1;
wire   [13:0] flat_array_23_V_q1;
reg   [3:0] flat_array_24_V_address0;
reg    flat_array_24_V_ce0;
reg    flat_array_24_V_we0;
wire   [13:0] flat_array_24_V_q0;
reg    flat_array_24_V_ce1;
wire   [13:0] flat_array_24_V_q1;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [12:0] dense_1_out_V_d0;
wire   [12:0] dense_1_out_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [12:0] dense_2_out_V_d0;
wire   [12:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [13:0] prediction_V_d0;
wire   [13:0] prediction_V_q0;
wire    grp_conv_2_fu_17966_ap_start;
wire    grp_conv_2_fu_17966_ap_idle;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_0_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_1_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_2_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_3_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_4_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_0_5_V_address0;
wire    grp_conv_2_fu_17966_input_0_0_5_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_0_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_0_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_1_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_1_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_2_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_2_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_3_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_3_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_4_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_4_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_1_5_V_address0;
wire    grp_conv_2_fu_17966_input_0_1_5_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_0_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_0_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_1_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_1_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_2_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_2_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_3_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_3_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_4_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_4_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_0_2_5_V_address0;
wire    grp_conv_2_fu_17966_input_0_2_5_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_0_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_1_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_2_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_3_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_4_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_1_0_5_V_address0;
wire    grp_conv_2_fu_17966_input_1_0_5_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_0_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_0_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_1_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_1_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_2_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_2_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_3_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_3_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_4_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_4_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_1_5_V_address0;
wire    grp_conv_2_fu_17966_input_1_1_5_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_0_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_0_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_1_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_1_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_2_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_2_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_3_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_3_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_4_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_4_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_1_2_5_V_address0;
wire    grp_conv_2_fu_17966_input_1_2_5_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_0_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_0_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_1_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_1_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_2_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_2_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_3_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_3_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_4_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_4_V_ce0;
wire   [4:0] grp_conv_2_fu_17966_input_2_0_5_V_address0;
wire    grp_conv_2_fu_17966_input_2_0_5_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_0_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_0_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_1_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_1_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_2_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_2_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_3_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_3_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_4_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_4_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_1_5_V_address0;
wire    grp_conv_2_fu_17966_input_2_1_5_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_0_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_0_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_1_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_1_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_2_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_2_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_3_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_3_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_4_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_4_V_ce0;
wire   [3:0] grp_conv_2_fu_17966_input_2_2_5_V_address0;
wire    grp_conv_2_fu_17966_input_2_2_5_V_ce0;
wire   [10:0] grp_conv_2_fu_17966_conv_out_V_address0;
wire    grp_conv_2_fu_17966_conv_out_V_ce0;
wire    grp_conv_2_fu_17966_conv_out_V_we0;
wire   [13:0] grp_conv_2_fu_17966_conv_out_V_d0;
wire    grp_conv_1_fu_18135_ap_start;
wire    grp_conv_1_fu_18135_ap_idle;
wire   [6:0] grp_conv_1_fu_18135_input_0_0_V_address0;
wire    grp_conv_1_fu_18135_input_0_0_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_0_0_V_address1;
wire    grp_conv_1_fu_18135_input_0_0_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_0_1_V_address0;
wire    grp_conv_1_fu_18135_input_0_1_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_0_1_V_address1;
wire    grp_conv_1_fu_18135_input_0_1_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_0_2_V_address0;
wire    grp_conv_1_fu_18135_input_0_2_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_0_2_V_address1;
wire    grp_conv_1_fu_18135_input_0_2_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_1_0_V_address0;
wire    grp_conv_1_fu_18135_input_1_0_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_1_0_V_address1;
wire    grp_conv_1_fu_18135_input_1_0_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_1_1_V_address0;
wire    grp_conv_1_fu_18135_input_1_1_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_1_1_V_address1;
wire    grp_conv_1_fu_18135_input_1_1_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_1_2_V_address0;
wire    grp_conv_1_fu_18135_input_1_2_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_1_2_V_address1;
wire    grp_conv_1_fu_18135_input_1_2_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_2_0_V_address0;
wire    grp_conv_1_fu_18135_input_2_0_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_2_0_V_address1;
wire    grp_conv_1_fu_18135_input_2_0_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_2_1_V_address0;
wire    grp_conv_1_fu_18135_input_2_1_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_2_1_V_address1;
wire    grp_conv_1_fu_18135_input_2_1_V_ce1;
wire   [6:0] grp_conv_1_fu_18135_input_2_2_V_address0;
wire    grp_conv_1_fu_18135_input_2_2_V_ce0;
wire   [6:0] grp_conv_1_fu_18135_input_2_2_V_address1;
wire    grp_conv_1_fu_18135_input_2_2_V_ce1;
wire   [10:0] grp_conv_1_fu_18135_conv_out_0_V_address0;
wire    grp_conv_1_fu_18135_conv_out_0_V_ce0;
wire    grp_conv_1_fu_18135_conv_out_0_V_we0;
wire   [13:0] grp_conv_1_fu_18135_conv_out_0_V_d0;
wire   [10:0] grp_conv_1_fu_18135_conv_out_1_V_address0;
wire    grp_conv_1_fu_18135_conv_out_1_V_ce0;
wire    grp_conv_1_fu_18135_conv_out_1_V_we0;
wire   [13:0] grp_conv_1_fu_18135_conv_out_1_V_d0;
wire   [10:0] grp_conv_1_fu_18135_conv_out_2_V_address0;
wire    grp_conv_1_fu_18135_conv_out_2_V_ce0;
wire    grp_conv_1_fu_18135_conv_out_2_V_we0;
wire   [13:0] grp_conv_1_fu_18135_conv_out_2_V_d0;
wire    grp_dense_1_fu_18155_ap_start;
wire    grp_dense_1_fu_18155_ap_idle;
wire   [3:0] grp_dense_1_fu_18155_flat_array_0_V_address0;
wire    grp_dense_1_fu_18155_flat_array_0_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_0_V_address1;
wire    grp_dense_1_fu_18155_flat_array_0_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_1_V_address0;
wire    grp_dense_1_fu_18155_flat_array_1_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_1_V_address1;
wire    grp_dense_1_fu_18155_flat_array_1_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_2_V_address0;
wire    grp_dense_1_fu_18155_flat_array_2_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_2_V_address1;
wire    grp_dense_1_fu_18155_flat_array_2_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_3_V_address0;
wire    grp_dense_1_fu_18155_flat_array_3_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_3_V_address1;
wire    grp_dense_1_fu_18155_flat_array_3_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_4_V_address0;
wire    grp_dense_1_fu_18155_flat_array_4_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_4_V_address1;
wire    grp_dense_1_fu_18155_flat_array_4_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_5_V_address0;
wire    grp_dense_1_fu_18155_flat_array_5_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_5_V_address1;
wire    grp_dense_1_fu_18155_flat_array_5_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_6_V_address0;
wire    grp_dense_1_fu_18155_flat_array_6_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_6_V_address1;
wire    grp_dense_1_fu_18155_flat_array_6_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_7_V_address0;
wire    grp_dense_1_fu_18155_flat_array_7_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_7_V_address1;
wire    grp_dense_1_fu_18155_flat_array_7_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_8_V_address0;
wire    grp_dense_1_fu_18155_flat_array_8_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_8_V_address1;
wire    grp_dense_1_fu_18155_flat_array_8_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_9_V_address0;
wire    grp_dense_1_fu_18155_flat_array_9_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_9_V_address1;
wire    grp_dense_1_fu_18155_flat_array_9_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_10_V_address0;
wire    grp_dense_1_fu_18155_flat_array_10_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_10_V_address1;
wire    grp_dense_1_fu_18155_flat_array_10_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_11_V_address0;
wire    grp_dense_1_fu_18155_flat_array_11_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_11_V_address1;
wire    grp_dense_1_fu_18155_flat_array_11_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_12_V_address0;
wire    grp_dense_1_fu_18155_flat_array_12_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_12_V_address1;
wire    grp_dense_1_fu_18155_flat_array_12_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_13_V_address0;
wire    grp_dense_1_fu_18155_flat_array_13_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_13_V_address1;
wire    grp_dense_1_fu_18155_flat_array_13_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_14_V_address0;
wire    grp_dense_1_fu_18155_flat_array_14_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_14_V_address1;
wire    grp_dense_1_fu_18155_flat_array_14_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_15_V_address0;
wire    grp_dense_1_fu_18155_flat_array_15_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_15_V_address1;
wire    grp_dense_1_fu_18155_flat_array_15_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_16_V_address0;
wire    grp_dense_1_fu_18155_flat_array_16_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_16_V_address1;
wire    grp_dense_1_fu_18155_flat_array_16_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_17_V_address0;
wire    grp_dense_1_fu_18155_flat_array_17_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_17_V_address1;
wire    grp_dense_1_fu_18155_flat_array_17_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_18_V_address0;
wire    grp_dense_1_fu_18155_flat_array_18_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_18_V_address1;
wire    grp_dense_1_fu_18155_flat_array_18_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_19_V_address0;
wire    grp_dense_1_fu_18155_flat_array_19_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_19_V_address1;
wire    grp_dense_1_fu_18155_flat_array_19_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_20_V_address0;
wire    grp_dense_1_fu_18155_flat_array_20_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_20_V_address1;
wire    grp_dense_1_fu_18155_flat_array_20_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_21_V_address0;
wire    grp_dense_1_fu_18155_flat_array_21_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_21_V_address1;
wire    grp_dense_1_fu_18155_flat_array_21_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_22_V_address0;
wire    grp_dense_1_fu_18155_flat_array_22_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_22_V_address1;
wire    grp_dense_1_fu_18155_flat_array_22_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_23_V_address0;
wire    grp_dense_1_fu_18155_flat_array_23_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_23_V_address1;
wire    grp_dense_1_fu_18155_flat_array_23_V_ce1;
wire   [3:0] grp_dense_1_fu_18155_flat_array_24_V_address0;
wire    grp_dense_1_fu_18155_flat_array_24_V_ce0;
wire   [3:0] grp_dense_1_fu_18155_flat_array_24_V_address1;
wire    grp_dense_1_fu_18155_flat_array_24_V_ce1;
wire   [5:0] grp_dense_1_fu_18155_dense_1_out_V_address0;
wire    grp_dense_1_fu_18155_dense_1_out_V_ce0;
wire    grp_dense_1_fu_18155_dense_1_out_V_we0;
wire   [12:0] grp_dense_1_fu_18155_dense_1_out_V_d0;
wire    grp_max_pool_2_fu_18189_ap_start;
wire    grp_max_pool_2_fu_18189_ap_idle;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_0_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_1_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_2_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_3_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_4_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_5_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_6_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_7_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_8_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_0_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_1_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_2_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_3_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_4_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_5_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_6_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_7_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_8_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_conv_out_9_9_V_address0;
wire    grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0;
wire   [3:0] grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0;
wire    grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0;
wire   [13:0] grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0;
wire    grp_soft_max_fu_18318_ap_start;
wire    grp_soft_max_fu_18318_ap_done;
wire    grp_soft_max_fu_18318_ap_idle;
wire    grp_soft_max_fu_18318_ap_ready;
wire   [3:0] grp_soft_max_fu_18318_dense_array_V_address0;
wire    grp_soft_max_fu_18318_dense_array_V_ce0;
wire   [3:0] grp_soft_max_fu_18318_dense_array_V_address1;
wire    grp_soft_max_fu_18318_dense_array_V_ce1;
wire    grp_soft_max_fu_18318_dense_array_V_we1;
wire   [13:0] grp_soft_max_fu_18318_dense_array_V_d1;
wire   [3:0] grp_soft_max_fu_18318_prediction_V_address0;
wire    grp_soft_max_fu_18318_prediction_V_ce0;
wire    grp_soft_max_fu_18318_prediction_V_we0;
wire   [13:0] grp_soft_max_fu_18318_prediction_V_d0;
wire    grp_max_pool_1_fu_18330_ap_start;
wire    grp_max_pool_1_fu_18330_ap_idle;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_0_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_0_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_0_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_0_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_1_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_1_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_1_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_1_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_2_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_2_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_2_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_2_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_3_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_3_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_3_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_3_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_4_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_4_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_4_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_4_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_5_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_5_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_5_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_5_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_6_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_6_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_6_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_6_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_7_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_7_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_7_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_7_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_8_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_8_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_8_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_8_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_9_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_9_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_9_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_9_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_10_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_10_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_10_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_10_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_11_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_11_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_11_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_11_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_12_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_12_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_12_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_12_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_13_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_13_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_13_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_13_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_14_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_14_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_14_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_14_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_15_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_15_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_15_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_15_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_16_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_16_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_16_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_16_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_17_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_17_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_17_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_17_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_18_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_18_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_18_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_18_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_19_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_19_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_19_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_19_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_20_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_20_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_20_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_20_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_21_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_21_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_21_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_21_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_22_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_22_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_22_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_22_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_23_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_23_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_23_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_23_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_24_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_24_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_24_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_24_V_ce1;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_25_V_address0;
wire    grp_max_pool_1_fu_18330_conv_out_25_V_ce0;
wire   [7:0] grp_max_pool_1_fu_18330_conv_out_25_V_address1;
wire    grp_max_pool_1_fu_18330_conv_out_25_V_ce1;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_0_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_0_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_0_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_1_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_1_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_1_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_2_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_2_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_2_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_3_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_3_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_3_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_4_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_4_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_4_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_5_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_5_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_5_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_6_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_6_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_6_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_7_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_7_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_7_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_8_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_8_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_8_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_9_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_9_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_9_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_10_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_10_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_10_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_11_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_11_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_11_V_d0;
wire   [6:0] grp_max_pool_1_fu_18330_max_pool_out_12_V_address0;
wire    grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0;
wire    grp_max_pool_1_fu_18330_max_pool_out_12_V_we0;
wire   [13:0] grp_max_pool_1_fu_18330_max_pool_out_12_V_d0;
wire    grp_flat_fu_18373_ap_start;
wire    grp_flat_fu_18373_ap_done;
wire    grp_flat_fu_18373_ap_idle;
wire    grp_flat_fu_18373_ap_ready;
wire   [8:0] grp_flat_fu_18373_max_pool_out_V_address0;
wire    grp_flat_fu_18373_max_pool_out_V_ce0;
wire   [3:0] grp_flat_fu_18373_flat_array_0_V_address0;
wire    grp_flat_fu_18373_flat_array_0_V_ce0;
wire    grp_flat_fu_18373_flat_array_0_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_0_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_1_V_address0;
wire    grp_flat_fu_18373_flat_array_1_V_ce0;
wire    grp_flat_fu_18373_flat_array_1_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_1_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_2_V_address0;
wire    grp_flat_fu_18373_flat_array_2_V_ce0;
wire    grp_flat_fu_18373_flat_array_2_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_2_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_3_V_address0;
wire    grp_flat_fu_18373_flat_array_3_V_ce0;
wire    grp_flat_fu_18373_flat_array_3_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_3_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_4_V_address0;
wire    grp_flat_fu_18373_flat_array_4_V_ce0;
wire    grp_flat_fu_18373_flat_array_4_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_4_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_5_V_address0;
wire    grp_flat_fu_18373_flat_array_5_V_ce0;
wire    grp_flat_fu_18373_flat_array_5_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_5_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_6_V_address0;
wire    grp_flat_fu_18373_flat_array_6_V_ce0;
wire    grp_flat_fu_18373_flat_array_6_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_6_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_7_V_address0;
wire    grp_flat_fu_18373_flat_array_7_V_ce0;
wire    grp_flat_fu_18373_flat_array_7_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_7_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_8_V_address0;
wire    grp_flat_fu_18373_flat_array_8_V_ce0;
wire    grp_flat_fu_18373_flat_array_8_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_8_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_9_V_address0;
wire    grp_flat_fu_18373_flat_array_9_V_ce0;
wire    grp_flat_fu_18373_flat_array_9_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_9_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_10_V_address0;
wire    grp_flat_fu_18373_flat_array_10_V_ce0;
wire    grp_flat_fu_18373_flat_array_10_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_10_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_11_V_address0;
wire    grp_flat_fu_18373_flat_array_11_V_ce0;
wire    grp_flat_fu_18373_flat_array_11_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_11_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_12_V_address0;
wire    grp_flat_fu_18373_flat_array_12_V_ce0;
wire    grp_flat_fu_18373_flat_array_12_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_12_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_13_V_address0;
wire    grp_flat_fu_18373_flat_array_13_V_ce0;
wire    grp_flat_fu_18373_flat_array_13_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_13_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_14_V_address0;
wire    grp_flat_fu_18373_flat_array_14_V_ce0;
wire    grp_flat_fu_18373_flat_array_14_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_14_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_15_V_address0;
wire    grp_flat_fu_18373_flat_array_15_V_ce0;
wire    grp_flat_fu_18373_flat_array_15_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_15_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_16_V_address0;
wire    grp_flat_fu_18373_flat_array_16_V_ce0;
wire    grp_flat_fu_18373_flat_array_16_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_16_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_17_V_address0;
wire    grp_flat_fu_18373_flat_array_17_V_ce0;
wire    grp_flat_fu_18373_flat_array_17_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_17_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_18_V_address0;
wire    grp_flat_fu_18373_flat_array_18_V_ce0;
wire    grp_flat_fu_18373_flat_array_18_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_18_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_19_V_address0;
wire    grp_flat_fu_18373_flat_array_19_V_ce0;
wire    grp_flat_fu_18373_flat_array_19_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_19_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_20_V_address0;
wire    grp_flat_fu_18373_flat_array_20_V_ce0;
wire    grp_flat_fu_18373_flat_array_20_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_20_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_21_V_address0;
wire    grp_flat_fu_18373_flat_array_21_V_ce0;
wire    grp_flat_fu_18373_flat_array_21_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_21_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_22_V_address0;
wire    grp_flat_fu_18373_flat_array_22_V_ce0;
wire    grp_flat_fu_18373_flat_array_22_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_22_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_23_V_address0;
wire    grp_flat_fu_18373_flat_array_23_V_ce0;
wire    grp_flat_fu_18373_flat_array_23_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_23_V_d0;
wire   [3:0] grp_flat_fu_18373_flat_array_24_V_address0;
wire    grp_flat_fu_18373_flat_array_24_V_ce0;
wire    grp_flat_fu_18373_flat_array_24_V_we0;
wire   [13:0] grp_flat_fu_18373_flat_array_24_V_d0;
reg   [4:0] ap_phi_mux_i_0_phi_fu_17682_p4;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_indvar_flatten163_phi_fu_17715_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] ap_phi_mux_i14_0_phi_fu_17726_p4;
reg   [4:0] ap_phi_mux_j15_0_phi_fu_17737_p4;
reg   [7:0] ap_phi_mux_indvar_flatten253_phi_fu_17748_p4;
wire    ap_block_pp2_stage0;
reg   [3:0] ap_phi_mux_i26_0_phi_fu_17759_p4;
reg   [3:0] ap_phi_mux_j27_0_phi_fu_17770_p4;
reg   [6:0] ap_phi_mux_indvar_flatten265_phi_fu_17781_p4;
wire    ap_block_pp3_stage0;
reg   [3:0] ap_phi_mux_i39_0_phi_fu_17792_p4;
reg   [3:0] ap_phi_mux_j40_0_phi_fu_17803_p4;
reg   [2:0] ap_phi_mux_i52_0_phi_fu_17825_p4;
wire    ap_block_pp4_stage0;
reg   [2:0] ap_phi_mux_j53_0_phi_fu_17847_p4;
reg   [4:0] ap_phi_mux_i_0_i_phi_fu_17880_p4;
wire    ap_block_pp5_stage0;
reg   [5:0] ap_phi_mux_j_0_i_phi_fu_17903_p4;
reg   [3:0] ap_phi_mux_d_0_i_phi_fu_17925_p4;
wire    ap_block_pp6_stage0;
reg   [4:0] ap_phi_mux_f_0_i_phi_fu_17948_p4;
reg   [3:0] i55_0_reg_17955;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state61;
reg    grp_conv_2_fu_17966_ap_start_reg;
wire    ap_CS_fsm_state31;
reg    grp_conv_1_fu_18135_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_dense_1_fu_18155_ap_start_reg;
wire    ap_CS_fsm_state50;
reg    grp_max_pool_2_fu_18189_ap_start_reg;
wire    ap_CS_fsm_state43;
reg    grp_soft_max_fu_18318_ap_start_reg;
wire    ap_CS_fsm_state57;
reg    grp_max_pool_1_fu_18330_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_flat_fu_18373_ap_start_reg;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire   [63:0] zext_ln27_fu_18573_p1;
wire   [63:0] zext_ln203_33_fu_18936_p1;
wire   [63:0] zext_ln203_34_fu_18949_p1;
wire   [63:0] zext_ln203_40_fu_19014_p1;
wire   [63:0] zext_ln203_41_fu_19035_p1;
wire  signed [63:0] sext_ln203_fu_19070_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln203_38_fu_19106_p1;
wire  signed [63:0] sext_ln203_1_fu_19141_p1;
wire    ap_block_pp1_stage2;
wire  signed [63:0] sext_ln203_2_fu_19176_p1;
wire  signed [63:0] sext_ln203_3_fu_19216_p1;
wire  signed [63:0] sext_ln203_4_fu_19251_p1;
wire  signed [63:0] sext_ln54_3_fu_19410_p1;
wire    ap_block_pp2_stage2;
wire  signed [63:0] sext_ln54_4_fu_19432_p1;
wire  signed [63:0] sext_ln54_fu_19468_p1;
wire   [63:0] zext_ln54_1_fu_19489_p1;
wire  signed [63:0] sext_ln54_1_fu_19515_p1;
wire    ap_block_pp2_stage1;
wire  signed [63:0] sext_ln54_2_fu_19537_p1;
wire   [63:0] zext_ln203_49_fu_19664_p1;
wire   [63:0] zext_ln203_50_fu_19692_p1;
wire   [63:0] zext_ln203_53_fu_19787_p1;
wire   [63:0] zext_ln203_54_fu_19798_p1;
wire   [63:0] zext_ln203_55_fu_19808_p1;
wire    ap_block_pp3_stage1;
wire   [63:0] zext_ln203_56_fu_19818_p1;
wire   [63:0] zext_ln203_57_fu_19828_p1;
wire    ap_block_pp3_stage2;
wire   [63:0] zext_ln203_58_fu_19838_p1;
wire   [63:0] zext_ln203_59_fu_19848_p1;
wire    ap_block_pp3_stage3;
wire   [63:0] zext_ln203_60_fu_19858_p1;
wire   [63:0] zext_ln203_61_fu_19868_p1;
wire    ap_block_pp3_stage4;
wire   [63:0] zext_ln203_62_fu_19878_p1;
wire   [63:0] zext_ln203_63_fu_19888_p1;
wire    ap_block_pp3_stage5;
wire   [63:0] zext_ln203_64_fu_19898_p1;
wire   [63:0] zext_ln203_65_fu_19908_p1;
wire    ap_block_pp3_stage6;
wire   [63:0] zext_ln203_66_fu_19918_p1;
wire   [63:0] zext_ln203_67_fu_19928_p1;
wire    ap_block_pp3_stage7;
wire   [63:0] zext_ln203_68_fu_19938_p1;
wire    ap_CS_fsm_state42;
wire   [63:0] zext_ln82_2_fu_20132_p1;
wire   [63:0] zext_ln203_72_fu_20227_p1;
wire    ap_CS_fsm_state47;
wire  signed [63:0] sext_ln1117_fu_20378_p1;
wire   [63:0] zext_ln14_1_fu_20337_p1;
wire   [63:0] zext_ln1116_29_fu_20563_p1;
wire   [63:0] zext_ln48_1_fu_20522_p1;
wire   [2:0] trunc_ln28_fu_18792_p1;
wire   [2:0] trunc_ln203_fu_18903_p1;
wire   [13:0] select_ln603_fu_18887_p3;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire   [2:0] trunc_ln203_1_fu_19651_p1;
wire    ap_CS_fsm_state30;
wire   [13:0] tmp_3_fu_20232_p27;
wire   [12:0] select_ln19_fu_20464_p3;
reg   [3:0] grp_fu_18407_p14;
reg   [3:0] grp_fu_18447_p14;
wire   [0:0] icmp_ln25_fu_18511_p2;
wire   [9:0] add_ln28_1_fu_18505_p2;
wire   [4:0] i_fu_18499_p2;
wire   [4:0] grp_fu_18541_p0;
wire   [2:0] grp_fu_18541_p1;
wire   [2:0] grp_fu_18555_p1;
wire   [63:0] grp_fu_18403_p1;
wire   [63:0] ireg_V_fu_18577_p1;
wire   [10:0] exp_tmp_V_fu_18593_p4;
wire   [51:0] trunc_ln565_fu_18607_p1;
wire   [52:0] tmp_2_fu_18611_p3;
wire   [53:0] p_Result_30_fu_18619_p1;
wire   [0:0] p_Result_29_fu_18585_p3;
wire   [53:0] man_V_1_fu_18623_p2;
wire   [62:0] trunc_ln556_fu_18581_p1;
wire   [11:0] zext_ln461_fu_18603_p1;
wire   [11:0] F2_fu_18643_p2;
wire   [0:0] icmp_ln581_fu_18649_p2;
wire   [11:0] add_ln581_fu_18655_p2;
wire   [11:0] sub_ln581_fu_18661_p2;
wire   [31:0] bitcast_ln696_fu_18697_p1;
wire   [0:0] tmp_fu_18700_p3;
wire   [0:0] icmp_ln571_fu_18637_p2;
wire   [0:0] icmp_ln582_fu_18675_p2;
wire   [0:0] xor_ln571_fu_18716_p2;
wire   [0:0] and_ln582_fu_18722_p2;
wire   [0:0] or_ln582_fu_18736_p2;
wire   [0:0] xor_ln582_fu_18742_p2;
wire   [0:0] xor_ln585_fu_18754_p2;
wire   [0:0] and_ln585_fu_18760_p2;
wire   [13:0] select_ln588_fu_18708_p3;
wire   [13:0] select_ln582_fu_18728_p3;
wire   [0:0] or_ln581_fu_18774_p2;
wire   [0:0] icmp_ln603_fu_18691_p2;
wire   [0:0] xor_ln581_fu_18780_p2;
wire   [2:0] grp_fu_18541_p2;
wire   [4:0] mul_ln28_fu_18799_p1;
wire   [11:0] mul_ln28_fu_18799_p2;
wire   [4:0] zext_ln203_7_mid2_v_fu_18805_p4;
wire   [5:0] tmp_149_fu_18827_p3;
wire   [7:0] zext_ln203_30_fu_18835_p1;
wire   [7:0] tmp_148_fu_18819_p3;
wire   [7:0] zext_ln203_fu_18815_p1;
wire  signed [31:0] sext_ln581_fu_18851_p1;
wire   [53:0] zext_ln586_fu_18854_p1;
wire   [53:0] ashr_ln586_fu_18858_p2;
wire   [13:0] sext_ln581cast_fu_18867_p1;
wire   [0:0] and_ln585_1_fu_18876_p2;
wire   [13:0] trunc_ln586_fu_18863_p1;
wire   [13:0] shl_ln604_fu_18871_p2;
wire   [13:0] select_ln585_1_fu_18880_p3;
wire   [2:0] grp_fu_18555_p2;
wire   [4:0] mul_ln203_fu_18910_p1;
wire   [11:0] mul_ln203_fu_18910_p2;
wire   [4:0] tmp_154_fu_18916_p4;
wire   [7:0] add_ln203_10_fu_18839_p2;
wire   [7:0] zext_ln203_32_fu_18926_p1;
wire   [7:0] add_ln203_12_fu_18930_p2;
wire   [7:0] add_ln203_11_fu_18845_p2;
wire   [7:0] add_ln203_13_fu_18943_p2;
wire   [0:0] icmp_ln38_fu_18977_p2;
wire   [4:0] i_1_fu_18971_p2;
wire   [9:0] grp_fu_20931_p3;
wire   [10:0] tmp_155_fu_19007_p3;
wire   [10:0] or_ln203_2_fu_19021_p2;
wire   [11:0] or_ln203_1_fu_19027_p3;
wire   [7:0] tmp_150_fu_19042_p3;
wire   [5:0] tmp_151_fu_19053_p3;
wire   [8:0] zext_ln203_36_fu_19049_p1;
wire   [8:0] zext_ln203_37_fu_19060_p1;
wire   [8:0] or_ln203_fu_19100_p2;
wire   [8:0] add_ln203_14_fu_19136_p2;
wire   [8:0] add_ln203_15_fu_19171_p2;
wire   [8:0] add_ln203_16_fu_19211_p2;
wire   [8:0] add_ln203_17_fu_19246_p2;
wire   [6:0] tmp_152_fu_19281_p3;
wire   [4:0] tmp_153_fu_19293_p3;
wire   [7:0] zext_ln203_42_fu_19289_p1;
wire   [7:0] zext_ln203_43_fu_19301_p1;
wire   [0:0] icmp_ln52_fu_19329_p2;
wire   [3:0] i_2_fu_19323_p2;
wire   [6:0] tmp_156_fu_19343_p3;
wire   [4:0] tmp_157_fu_19355_p3;
wire   [7:0] zext_ln203_44_fu_19351_p1;
wire   [7:0] zext_ln203_45_fu_19363_p1;
wire   [3:0] grp_fu_19381_p0;
wire   [2:0] grp_fu_19381_p1;
wire   [7:0] sub_ln203_2_fu_19367_p2;
wire   [7:0] sub_ln203_1_fu_19305_p2;
wire   [2:0] grp_fu_19395_p1;
wire   [7:0] add_ln54_2_fu_19405_p2;
wire   [7:0] add_ln54_3_fu_19427_p2;
wire   [3:0] mul_ln54_fu_19452_p1;
wire   [9:0] mul_ln54_fu_19452_p2;
wire   [7:0] or_ln54_fu_19484_p2;
wire   [2:0] grp_fu_19381_p2;
wire   [7:0] add_ln54_fu_19510_p2;
wire   [7:0] add_ln54_1_fu_19532_p2;
wire   [3:0] mul_ln203_8_fu_19588_p1;
wire   [9:0] mul_ln203_8_fu_19588_p2;
wire   [5:0] zext_ln203_46_fu_19635_p1;
wire   [5:0] tmp_158_fu_19638_p3;
wire   [2:0] grp_fu_19395_p2;
wire   [5:0] add_ln203_19_fu_19645_p2;
wire   [5:0] zext_ln203_48_fu_19655_p1;
wire   [5:0] add_ln203_20_fu_19658_p2;
wire   [5:0] add_ln203_21_fu_19686_p2;
wire   [0:0] icmp_ln66_fu_19750_p2;
wire   [3:0] i_3_fu_19744_p2;
wire   [7:0] grp_fu_20940_p3;
wire   [11:0] or_ln203_3_fu_19792_p2;
wire   [11:0] or_ln203_4_fu_19803_p2;
wire   [11:0] or_ln203_5_fu_19813_p2;
wire   [11:0] or_ln203_6_fu_19823_p2;
wire   [11:0] or_ln203_7_fu_19833_p2;
wire   [11:0] or_ln203_8_fu_19843_p2;
wire   [11:0] or_ln203_9_fu_19853_p2;
wire   [11:0] or_ln203_10_fu_19863_p2;
wire   [11:0] or_ln203_11_fu_19873_p2;
wire   [11:0] or_ln203_12_fu_19883_p2;
wire   [11:0] or_ln203_13_fu_19893_p2;
wire   [11:0] or_ln203_14_fu_19903_p2;
wire   [11:0] or_ln203_15_fu_19913_p2;
wire   [11:0] or_ln203_16_fu_19923_p2;
wire   [11:0] or_ln203_17_fu_19933_p2;
wire   [3:0] zext_ln203_10_fu_19948_p1;
wire   [3:0] zext_ln203_11_fu_19960_p1;
wire   [3:0] add_ln203_1_fu_19964_p2;
wire   [4:0] zext_ln203_12_fu_19970_p1;
wire   [4:0] shl_ln_fu_19952_p3;
wire   [0:0] icmp_ln80_fu_19998_p2;
wire   [2:0] i_5_fu_19992_p2;
wire   [4:0] shl_ln203_mid1_fu_20028_p3;
wire   [4:0] zext_ln203_26_fu_20020_p1;
wire   [4:0] add_ln203_24_fu_20044_p2;
wire   [4:0] add_ln203_fu_19974_p2;
wire   [0:0] icmp_ln81_fu_20064_p2;
wire   [0:0] xor_ln82_fu_20058_p2;
wire   [2:0] select_ln82_fu_20004_p3;
wire   [0:0] and_ln82_fu_20070_p2;
wire   [0:0] or_ln82_fu_20082_p2;
wire   [2:0] j_2_fu_20076_p2;
wire   [3:0] zext_ln203_28_fu_20104_p1;
wire   [3:0] zext_ln82_fu_20024_p1;
wire   [3:0] add_ln203_26_fu_20108_p2;
wire   [4:0] select_ln82_2_fu_20036_p3;
wire   [4:0] zext_ln203_29_fu_20114_p1;
wire   [4:0] add_ln203_27_fu_20118_p2;
wire   [4:0] select_ln82_3_fu_20050_p3;
wire   [7:0] add_ln80_fu_20167_p2;
wire   [4:0] tmp_161_fu_20184_p3;
wire   [5:0] zext_ln203_69_fu_20181_p1;
wire   [5:0] zext_ln203_70_fu_20191_p1;
wire   [5:0] add_ln203_23_fu_20195_p2;
wire   [5:0] zext_ln82_1_fu_20201_p1;
wire   [5:0] add_ln203_25_fu_20204_p2;
wire   [9:0] tmp_189_cast_fu_20210_p3;
wire   [9:0] zext_ln203_71_fu_20218_p1;
wire   [9:0] add_ln203_28_fu_20221_p2;
wire   [4:0] i_6_fu_20300_p2;
wire   [5:0] select_ln14_fu_20312_p3;
wire   [10:0] tmp_162_fu_20342_p3;
wire   [6:0] tmp_163_fu_20354_p3;
wire   [11:0] zext_ln1117_fu_20350_p1;
wire   [11:0] zext_ln1117_158_fu_20362_p1;
wire   [11:0] sub_ln1117_fu_20366_p2;
wire   [11:0] zext_ln13_fu_20333_p1;
wire   [11:0] add_ln1117_fu_20372_p2;
wire   [13:0] select_ln14_2_fu_20403_p3;
wire  signed [21:0] grp_fu_20949_p3;
wire  signed [8:0] sext_ln1265_fu_20427_p0;
wire  signed [8:0] sext_ln703_fu_20440_p0;
wire  signed [13:0] sext_ln1265_fu_20427_p1;
wire   [12:0] trunc_ln_fu_20431_p4;
wire  signed [12:0] sext_ln703_fu_20440_p1;
wire   [13:0] add_ln703_fu_20444_p2;
wire   [0:0] tmp_164_fu_20456_p3;
wire   [12:0] add_ln203_2_fu_20450_p2;
wire   [3:0] d_fu_20485_p2;
wire   [4:0] select_ln48_fu_20497_p3;
wire   [7:0] tmp_165_fu_20527_p3;
wire   [5:0] tmp_166_fu_20539_p3;
wire   [8:0] zext_ln1116_28_fu_20547_p1;
wire   [8:0] zext_ln1116_fu_20535_p1;
wire   [8:0] add_ln1116_fu_20551_p2;
wire   [8:0] zext_ln47_fu_20518_p1;
wire   [8:0] add_ln1116_18_fu_20557_p2;
wire   [13:0] select_ln48_2_fu_20588_p3;
wire  signed [21:0] grp_fu_20959_p3;
wire  signed [13:0] sext_ln1265_3_fu_20612_p1;
wire   [13:0] tmp_V_fu_20654_p2;
reg   [13:0] p_Result_13_fu_20668_p4;
wire   [31:0] p_Result_32_fu_20678_p3;
reg   [31:0] l_fu_20686_p3;
wire   [31:0] lsb_index_fu_20704_p2;
wire   [30:0] tmp_168_fu_20710_p4;
wire   [3:0] trunc_ln947_fu_20726_p1;
wire   [3:0] sub_ln947_fu_20730_p2;
wire   [13:0] zext_ln947_fu_20736_p1;
wire   [13:0] lshr_ln947_fu_20740_p2;
wire   [13:0] p_Result_s_fu_20746_p2;
wire   [0:0] icmp_ln947_fu_20720_p2;
wire   [0:0] icmp_ln947_1_fu_20752_p2;
wire   [0:0] tmp_169_fu_20764_p3;
wire   [13:0] trunc_ln944_fu_20700_p1;
wire   [13:0] add_ln949_fu_20778_p2;
wire   [0:0] p_Result_27_fu_20784_p3;
wire   [0:0] xor_ln949_fu_20772_p2;
wire   [0:0] and_ln949_fu_20792_p2;
wire   [0:0] a_fu_20758_p2;
wire   [0:0] or_ln949_fu_20798_p2;
wire   [31:0] m_fu_20822_p1;
wire   [31:0] add_ln958_fu_20825_p2;
wire   [31:0] sub_ln958_fu_20836_p2;
wire   [31:0] lshr_ln958_fu_20830_p2;
wire   [31:0] shl_ln958_fu_20841_p2;
wire   [31:0] m_7_fu_20847_p3;
wire   [31:0] m_8_fu_20854_p2;
wire   [30:0] m_s_fu_20859_p4;
wire   [0:0] tmp_170_fu_20873_p3;
wire   [7:0] select_ln964_fu_20881_p3;
wire   [7:0] sub_ln964_fu_20889_p2;
wire   [7:0] add_ln964_fu_20894_p2;
wire   [31:0] m_11_fu_20869_p1;
wire   [8:0] tmp_10_fu_20900_p3;
wire   [31:0] p_Result_33_fu_20907_p5;
wire   [31:0] bitcast_ln739_fu_20919_p1;
wire   [4:0] grp_fu_20931_p0;
wire   [5:0] grp_fu_20931_p1;
wire   [4:0] grp_fu_20931_p2;
wire   [3:0] grp_fu_20940_p0;
wire   [4:0] grp_fu_20940_p1;
wire   [3:0] grp_fu_20940_p2;
wire   [12:0] grp_fu_20949_p1;
wire   [21:0] grp_fu_20949_p2;
wire   [12:0] grp_fu_20959_p0;
wire   [21:0] grp_fu_20959_p2;
reg   [41:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage4_subdone;
wire    ap_block_pp3_stage5_subdone;
wire    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
wire   [9:0] grp_fu_20931_p00;
wire   [9:0] grp_fu_20931_p20;
wire   [7:0] grp_fu_20940_p00;
wire   [7:0] grp_fu_20940_p20;
wire   [21:0] grp_fu_20949_p10;
wire   [21:0] grp_fu_20959_p00;
wire   [9:0] mul_ln203_8_fu_19588_p10;
wire   [11:0] mul_ln203_fu_18910_p10;
wire   [11:0] mul_ln28_fu_18799_p10;
wire   [9:0] mul_ln54_fu_19452_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 grp_conv_2_fu_17966_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_18135_ap_start_reg = 1'b0;
#0 grp_dense_1_fu_18155_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_18189_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_18318_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_18330_ap_start_reg = 1'b0;
#0 grp_flat_fu_18373_ap_start_reg = 1'b0;
end

cnn_dense_2_bias_V #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_2_weighbsm #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_out_biabtn #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_dense_out_weibun #(
    .DataWidth( 9 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0),
    .address1(grp_soft_max_fu_18318_dense_array_V_address1),
    .ce1(dense_array_V_ce1),
    .we1(dense_array_V_we1),
    .d1(grp_soft_max_fu_18318_dense_array_V_d1),
    .q1(dense_array_V_q1)
);

cnn_conv_1_input_bvn #(
    .DataWidth( 14 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv_1_input_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_0_V_address0),
    .ce0(conv_1_input_0_0_V_ce0),
    .we0(conv_1_input_0_0_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_0_0_V_q0),
    .address1(grp_conv_1_fu_18135_input_0_0_V_address1),
    .ce1(conv_1_input_0_0_V_ce1),
    .q1(conv_1_input_0_0_V_q1)
);

cnn_conv_1_input_bwn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_1_V_address0),
    .ce0(conv_1_input_0_1_V_ce0),
    .we0(conv_1_input_0_1_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_0_1_V_q0),
    .address1(grp_conv_1_fu_18135_input_0_1_V_address1),
    .ce1(conv_1_input_0_1_V_ce1),
    .q1(conv_1_input_0_1_V_q1)
);

cnn_conv_1_input_bwn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_0_2_V_address0),
    .ce0(conv_1_input_0_2_V_ce0),
    .we0(conv_1_input_0_2_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_0_2_V_q0),
    .address1(grp_conv_1_fu_18135_input_0_2_V_address1),
    .ce1(conv_1_input_0_2_V_ce1),
    .q1(conv_1_input_0_2_V_q1)
);

cnn_conv_1_input_bwn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_0_V_address0),
    .ce0(conv_1_input_1_0_V_ce0),
    .we0(conv_1_input_1_0_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_1_0_V_q0),
    .address1(grp_conv_1_fu_18135_input_1_0_V_address1),
    .ce1(conv_1_input_1_0_V_ce1),
    .q1(conv_1_input_1_0_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_1_V_address0),
    .ce0(conv_1_input_1_1_V_ce0),
    .we0(conv_1_input_1_1_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_1_1_V_q0),
    .address1(grp_conv_1_fu_18135_input_1_1_V_address1),
    .ce1(conv_1_input_1_1_V_ce1),
    .q1(conv_1_input_1_1_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_1_2_V_address0),
    .ce0(conv_1_input_1_2_V_ce0),
    .we0(conv_1_input_1_2_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_1_2_V_q0),
    .address1(grp_conv_1_fu_18135_input_1_2_V_address1),
    .ce1(conv_1_input_1_2_V_ce1),
    .q1(conv_1_input_1_2_V_q1)
);

cnn_conv_1_input_bwn #(
    .DataWidth( 14 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
conv_1_input_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_0_V_address0),
    .ce0(conv_1_input_2_0_V_ce0),
    .we0(conv_1_input_2_0_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_2_0_V_q0),
    .address1(grp_conv_1_fu_18135_input_2_0_V_address1),
    .ce1(conv_1_input_2_0_V_ce1),
    .q1(conv_1_input_2_0_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_1_V_address0),
    .ce0(conv_1_input_2_1_V_ce0),
    .we0(conv_1_input_2_1_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_2_1_V_q0),
    .address1(grp_conv_1_fu_18135_input_2_1_V_address1),
    .ce1(conv_1_input_2_1_V_ce1),
    .q1(conv_1_input_2_1_V_q1)
);

cnn_conv_1_input_bzo #(
    .DataWidth( 14 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
conv_1_input_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_input_2_2_V_address0),
    .ce0(conv_1_input_2_2_V_ce0),
    .we0(conv_1_input_2_2_V_we0),
    .d0(select_ln603_fu_18887_p3),
    .q0(conv_1_input_2_2_V_q0),
    .address1(grp_conv_1_fu_18135_input_2_2_V_address1),
    .ce1(conv_1_input_2_2_V_ce1),
    .q1(conv_1_input_2_2_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_0_V_address0),
    .ce0(conv_1_out_0_V_ce0),
    .we0(conv_1_out_0_V_we0),
    .d0(conv_1_out_0_V_d0),
    .q0(conv_1_out_0_V_q0),
    .address1(conv_1_out_0_V_address1),
    .ce1(conv_1_out_0_V_ce1),
    .q1(conv_1_out_0_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_1_V_address0),
    .ce0(conv_1_out_1_V_ce0),
    .we0(conv_1_out_1_V_we0),
    .d0(grp_conv_1_fu_18135_conv_out_1_V_d0),
    .q0(conv_1_out_1_V_q0),
    .address1(conv_1_out_1_V_address1),
    .ce1(conv_1_out_1_V_ce1),
    .q1(conv_1_out_1_V_q1)
);

cnn_conv_1_out_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
conv_1_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_2_V_address0),
    .ce0(conv_1_out_2_V_ce0),
    .we0(conv_1_out_2_V_we0),
    .d0(grp_conv_1_fu_18135_conv_out_2_V_d0),
    .q0(conv_1_out_2_V_q0),
    .address1(conv_1_out_2_V_address1),
    .ce1(conv_1_out_2_V_ce1),
    .q1(conv_1_out_2_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_0_V_address0),
    .ce0(conv_1_out_c_0_V_ce0),
    .we0(conv_1_out_c_0_V_we0),
    .d0(conv_1_out_c_0_V_d0),
    .q0(conv_1_out_c_0_V_q0),
    .address1(conv_1_out_c_0_V_address1),
    .ce1(conv_1_out_c_0_V_ce1),
    .we1(conv_1_out_c_0_V_we1),
    .d1(conv_1_out_c_0_V_d1),
    .q1(conv_1_out_c_0_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_1_V_address0),
    .ce0(conv_1_out_c_1_V_ce0),
    .we0(conv_1_out_c_1_V_we0),
    .d0(conv_1_out_c_1_V_d0),
    .q0(conv_1_out_c_1_V_q0),
    .address1(conv_1_out_c_1_V_address1),
    .ce1(conv_1_out_c_1_V_ce1),
    .we1(conv_1_out_c_1_V_we1),
    .d1(conv_1_out_c_1_V_d1),
    .q1(conv_1_out_c_1_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_2_V_address0),
    .ce0(conv_1_out_c_2_V_ce0),
    .we0(conv_1_out_c_2_V_we0),
    .d0(conv_1_out_c_2_V_d0),
    .q0(conv_1_out_c_2_V_q0),
    .address1(conv_1_out_c_2_V_address1),
    .ce1(conv_1_out_c_2_V_ce1),
    .we1(conv_1_out_c_2_V_we1),
    .d1(conv_1_out_c_2_V_d1),
    .q1(conv_1_out_c_2_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_3_V_address0),
    .ce0(conv_1_out_c_3_V_ce0),
    .we0(conv_1_out_c_3_V_we0),
    .d0(conv_1_out_c_3_V_d0),
    .q0(conv_1_out_c_3_V_q0),
    .address1(conv_1_out_c_3_V_address1),
    .ce1(conv_1_out_c_3_V_ce1),
    .we1(conv_1_out_c_3_V_we1),
    .d1(conv_1_out_c_3_V_d1),
    .q1(conv_1_out_c_3_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_4_V_address0),
    .ce0(conv_1_out_c_4_V_ce0),
    .we0(conv_1_out_c_4_V_we0),
    .d0(conv_1_out_c_4_V_d0),
    .q0(conv_1_out_c_4_V_q0),
    .address1(conv_1_out_c_4_V_address1),
    .ce1(conv_1_out_c_4_V_ce1),
    .we1(conv_1_out_c_4_V_we1),
    .d1(conv_1_out_c_4_V_d1),
    .q1(conv_1_out_c_4_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_5_V_address0),
    .ce0(conv_1_out_c_5_V_ce0),
    .we0(conv_1_out_c_5_V_we0),
    .d0(conv_1_out_c_5_V_d0),
    .q0(conv_1_out_c_5_V_q0),
    .address1(conv_1_out_c_5_V_address1),
    .ce1(conv_1_out_c_5_V_ce1),
    .we1(conv_1_out_c_5_V_we1),
    .d1(conv_1_out_c_5_V_d1),
    .q1(conv_1_out_c_5_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_6_V_address0),
    .ce0(conv_1_out_c_6_V_ce0),
    .we0(conv_1_out_c_6_V_we0),
    .d0(conv_1_out_c_6_V_d0),
    .q0(conv_1_out_c_6_V_q0),
    .address1(conv_1_out_c_6_V_address1),
    .ce1(conv_1_out_c_6_V_ce1),
    .we1(conv_1_out_c_6_V_we1),
    .d1(conv_1_out_c_6_V_d1),
    .q1(conv_1_out_c_6_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_7_V_address0),
    .ce0(conv_1_out_c_7_V_ce0),
    .we0(conv_1_out_c_7_V_we0),
    .d0(conv_1_out_c_7_V_d0),
    .q0(conv_1_out_c_7_V_q0),
    .address1(conv_1_out_c_7_V_address1),
    .ce1(conv_1_out_c_7_V_ce1),
    .we1(conv_1_out_c_7_V_we1),
    .d1(conv_1_out_c_7_V_d1),
    .q1(conv_1_out_c_7_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_8_V_address0),
    .ce0(conv_1_out_c_8_V_ce0),
    .we0(conv_1_out_c_8_V_we0),
    .d0(conv_1_out_c_8_V_d0),
    .q0(conv_1_out_c_8_V_q0),
    .address1(conv_1_out_c_8_V_address1),
    .ce1(conv_1_out_c_8_V_ce1),
    .we1(conv_1_out_c_8_V_we1),
    .d1(conv_1_out_c_8_V_d1),
    .q1(conv_1_out_c_8_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_9_V_address0),
    .ce0(conv_1_out_c_9_V_ce0),
    .we0(conv_1_out_c_9_V_we0),
    .d0(conv_1_out_c_9_V_d0),
    .q0(conv_1_out_c_9_V_q0),
    .address1(conv_1_out_c_9_V_address1),
    .ce1(conv_1_out_c_9_V_ce1),
    .we1(conv_1_out_c_9_V_we1),
    .d1(conv_1_out_c_9_V_d1),
    .q1(conv_1_out_c_9_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_10_V_address0),
    .ce0(conv_1_out_c_10_V_ce0),
    .we0(conv_1_out_c_10_V_we0),
    .d0(conv_1_out_c_10_V_d0),
    .q0(conv_1_out_c_10_V_q0),
    .address1(conv_1_out_c_10_V_address1),
    .ce1(conv_1_out_c_10_V_ce1),
    .we1(conv_1_out_c_10_V_we1),
    .d1(conv_1_out_c_10_V_d1),
    .q1(conv_1_out_c_10_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_11_V_address0),
    .ce0(conv_1_out_c_11_V_ce0),
    .we0(conv_1_out_c_11_V_we0),
    .d0(conv_1_out_c_11_V_d0),
    .q0(conv_1_out_c_11_V_q0),
    .address1(conv_1_out_c_11_V_address1),
    .ce1(conv_1_out_c_11_V_ce1),
    .we1(conv_1_out_c_11_V_we1),
    .d1(conv_1_out_c_11_V_d1),
    .q1(conv_1_out_c_11_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_12_V_address0),
    .ce0(conv_1_out_c_12_V_ce0),
    .we0(conv_1_out_c_12_V_we0),
    .d0(conv_1_out_c_12_V_d0),
    .q0(conv_1_out_c_12_V_q0),
    .address1(conv_1_out_c_12_V_address1),
    .ce1(conv_1_out_c_12_V_ce1),
    .we1(conv_1_out_c_12_V_we1),
    .d1(conv_1_out_c_12_V_d1),
    .q1(conv_1_out_c_12_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_13_V_address0),
    .ce0(conv_1_out_c_13_V_ce0),
    .we0(conv_1_out_c_13_V_we0),
    .d0(conv_1_out_c_13_V_d0),
    .q0(conv_1_out_c_13_V_q0),
    .address1(conv_1_out_c_13_V_address1),
    .ce1(conv_1_out_c_13_V_ce1),
    .we1(conv_1_out_c_13_V_we1),
    .d1(conv_1_out_c_13_V_d1),
    .q1(conv_1_out_c_13_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_14_V_address0),
    .ce0(conv_1_out_c_14_V_ce0),
    .we0(conv_1_out_c_14_V_we0),
    .d0(conv_1_out_c_14_V_d0),
    .q0(conv_1_out_c_14_V_q0),
    .address1(conv_1_out_c_14_V_address1),
    .ce1(conv_1_out_c_14_V_ce1),
    .we1(conv_1_out_c_14_V_we1),
    .d1(conv_1_out_c_14_V_d1),
    .q1(conv_1_out_c_14_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_15_V_address0),
    .ce0(conv_1_out_c_15_V_ce0),
    .we0(conv_1_out_c_15_V_we0),
    .d0(conv_1_out_c_15_V_d0),
    .q0(conv_1_out_c_15_V_q0),
    .address1(conv_1_out_c_15_V_address1),
    .ce1(conv_1_out_c_15_V_ce1),
    .we1(conv_1_out_c_15_V_we1),
    .d1(conv_1_out_c_15_V_d1),
    .q1(conv_1_out_c_15_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_16_V_address0),
    .ce0(conv_1_out_c_16_V_ce0),
    .we0(conv_1_out_c_16_V_we0),
    .d0(conv_1_out_c_16_V_d0),
    .q0(conv_1_out_c_16_V_q0),
    .address1(conv_1_out_c_16_V_address1),
    .ce1(conv_1_out_c_16_V_ce1),
    .we1(conv_1_out_c_16_V_we1),
    .d1(conv_1_out_c_16_V_d1),
    .q1(conv_1_out_c_16_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_17_V_address0),
    .ce0(conv_1_out_c_17_V_ce0),
    .we0(conv_1_out_c_17_V_we0),
    .d0(conv_1_out_c_17_V_d0),
    .q0(conv_1_out_c_17_V_q0),
    .address1(conv_1_out_c_17_V_address1),
    .ce1(conv_1_out_c_17_V_ce1),
    .we1(conv_1_out_c_17_V_we1),
    .d1(conv_1_out_c_17_V_d1),
    .q1(conv_1_out_c_17_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_18_V_address0),
    .ce0(conv_1_out_c_18_V_ce0),
    .we0(conv_1_out_c_18_V_we0),
    .d0(conv_1_out_c_18_V_d0),
    .q0(conv_1_out_c_18_V_q0),
    .address1(conv_1_out_c_18_V_address1),
    .ce1(conv_1_out_c_18_V_ce1),
    .we1(conv_1_out_c_18_V_we1),
    .d1(conv_1_out_c_18_V_d1),
    .q1(conv_1_out_c_18_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_19_V_address0),
    .ce0(conv_1_out_c_19_V_ce0),
    .we0(conv_1_out_c_19_V_we0),
    .d0(conv_1_out_c_19_V_d0),
    .q0(conv_1_out_c_19_V_q0),
    .address1(conv_1_out_c_19_V_address1),
    .ce1(conv_1_out_c_19_V_ce1),
    .we1(conv_1_out_c_19_V_we1),
    .d1(conv_1_out_c_19_V_d1),
    .q1(conv_1_out_c_19_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_20_V_address0),
    .ce0(conv_1_out_c_20_V_ce0),
    .we0(conv_1_out_c_20_V_we0),
    .d0(conv_1_out_c_20_V_d0),
    .q0(conv_1_out_c_20_V_q0),
    .address1(conv_1_out_c_20_V_address1),
    .ce1(conv_1_out_c_20_V_ce1),
    .we1(conv_1_out_c_20_V_we1),
    .d1(conv_1_out_c_20_V_d1),
    .q1(conv_1_out_c_20_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_21_V_address0),
    .ce0(conv_1_out_c_21_V_ce0),
    .we0(conv_1_out_c_21_V_we0),
    .d0(conv_1_out_c_21_V_d0),
    .q0(conv_1_out_c_21_V_q0),
    .address1(conv_1_out_c_21_V_address1),
    .ce1(conv_1_out_c_21_V_ce1),
    .we1(conv_1_out_c_21_V_we1),
    .d1(conv_1_out_c_21_V_d1),
    .q1(conv_1_out_c_21_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_22_V_address0),
    .ce0(conv_1_out_c_22_V_ce0),
    .we0(conv_1_out_c_22_V_we0),
    .d0(conv_1_out_c_22_V_d0),
    .q0(conv_1_out_c_22_V_q0),
    .address1(conv_1_out_c_22_V_address1),
    .ce1(conv_1_out_c_22_V_ce1),
    .we1(conv_1_out_c_22_V_we1),
    .d1(conv_1_out_c_22_V_d1),
    .q1(conv_1_out_c_22_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_23_V_address0),
    .ce0(conv_1_out_c_23_V_ce0),
    .we0(conv_1_out_c_23_V_we0),
    .d0(conv_1_out_c_23_V_d0),
    .q0(conv_1_out_c_23_V_q0),
    .address1(conv_1_out_c_23_V_address1),
    .ce1(conv_1_out_c_23_V_ce1),
    .we1(conv_1_out_c_23_V_we1),
    .d1(conv_1_out_c_23_V_d1),
    .q1(conv_1_out_c_23_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_24_V_address0),
    .ce0(conv_1_out_c_24_V_ce0),
    .we0(conv_1_out_c_24_V_we0),
    .d0(conv_1_out_c_24_V_d0),
    .q0(conv_1_out_c_24_V_q0),
    .address1(conv_1_out_c_24_V_address1),
    .ce1(conv_1_out_c_24_V_ce1),
    .we1(conv_1_out_c_24_V_we1),
    .d1(conv_1_out_c_24_V_d1),
    .q1(conv_1_out_c_24_V_q1)
);

cnn_conv_1_out_c_bEo #(
    .DataWidth( 14 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_1_out_c_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_out_c_25_V_address0),
    .ce0(conv_1_out_c_25_V_ce0),
    .we0(conv_1_out_c_25_V_we0),
    .d0(conv_1_out_c_25_V_d0),
    .q0(conv_1_out_c_25_V_q0),
    .address1(conv_1_out_c_25_V_address1),
    .ce1(conv_1_out_c_25_V_ce1),
    .we1(conv_1_out_c_25_V_we1),
    .d1(conv_1_out_c_25_V_d1),
    .q1(conv_1_out_c_25_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_0_V_address0),
    .ce0(max_pool_1_out_0_V_ce0),
    .we0(max_pool_1_out_0_V_we0),
    .d0(max_pool_1_out_0_V_d0),
    .q0(max_pool_1_out_0_V_q0),
    .address1(max_pool_1_out_0_V_address1),
    .ce1(max_pool_1_out_0_V_ce1),
    .q1(max_pool_1_out_0_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_1_V_address0),
    .ce0(max_pool_1_out_1_V_ce0),
    .we0(max_pool_1_out_1_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_1_V_d0),
    .q0(max_pool_1_out_1_V_q0),
    .address1(max_pool_1_out_1_V_address1),
    .ce1(max_pool_1_out_1_V_ce1),
    .q1(max_pool_1_out_1_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_2_V_address0),
    .ce0(max_pool_1_out_2_V_ce0),
    .we0(max_pool_1_out_2_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_2_V_d0),
    .q0(max_pool_1_out_2_V_q0),
    .address1(max_pool_1_out_2_V_address1),
    .ce1(max_pool_1_out_2_V_ce1),
    .q1(max_pool_1_out_2_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_3_V_address0),
    .ce0(max_pool_1_out_3_V_ce0),
    .we0(max_pool_1_out_3_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_3_V_d0),
    .q0(max_pool_1_out_3_V_q0),
    .address1(max_pool_1_out_3_V_address1),
    .ce1(max_pool_1_out_3_V_ce1),
    .q1(max_pool_1_out_3_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_4_V_address0),
    .ce0(max_pool_1_out_4_V_ce0),
    .we0(max_pool_1_out_4_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_4_V_d0),
    .q0(max_pool_1_out_4_V_q0),
    .address1(max_pool_1_out_4_V_address1),
    .ce1(max_pool_1_out_4_V_ce1),
    .q1(max_pool_1_out_4_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_5_V_address0),
    .ce0(max_pool_1_out_5_V_ce0),
    .we0(max_pool_1_out_5_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_5_V_d0),
    .q0(max_pool_1_out_5_V_q0),
    .address1(max_pool_1_out_5_V_address1),
    .ce1(max_pool_1_out_5_V_ce1),
    .q1(max_pool_1_out_5_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_6_V_address0),
    .ce0(max_pool_1_out_6_V_ce0),
    .we0(max_pool_1_out_6_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_6_V_d0),
    .q0(max_pool_1_out_6_V_q0),
    .address1(max_pool_1_out_6_V_address1),
    .ce1(max_pool_1_out_6_V_ce1),
    .q1(max_pool_1_out_6_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_7_V_address0),
    .ce0(max_pool_1_out_7_V_ce0),
    .we0(max_pool_1_out_7_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_7_V_d0),
    .q0(max_pool_1_out_7_V_q0),
    .address1(max_pool_1_out_7_V_address1),
    .ce1(max_pool_1_out_7_V_ce1),
    .q1(max_pool_1_out_7_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_8_V_address0),
    .ce0(max_pool_1_out_8_V_ce0),
    .we0(max_pool_1_out_8_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_8_V_d0),
    .q0(max_pool_1_out_8_V_q0),
    .address1(max_pool_1_out_8_V_address1),
    .ce1(max_pool_1_out_8_V_ce1),
    .q1(max_pool_1_out_8_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_9_V_address0),
    .ce0(max_pool_1_out_9_V_ce0),
    .we0(max_pool_1_out_9_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_9_V_d0),
    .q0(max_pool_1_out_9_V_q0),
    .address1(max_pool_1_out_9_V_address1),
    .ce1(max_pool_1_out_9_V_ce1),
    .q1(max_pool_1_out_9_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_10_V_address0),
    .ce0(max_pool_1_out_10_V_ce0),
    .we0(max_pool_1_out_10_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_10_V_d0),
    .q0(max_pool_1_out_10_V_q0),
    .address1(max_pool_1_out_10_V_address1),
    .ce1(max_pool_1_out_10_V_ce1),
    .q1(max_pool_1_out_10_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_11_V_address0),
    .ce0(max_pool_1_out_11_V_ce0),
    .we0(max_pool_1_out_11_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_11_V_d0),
    .q0(max_pool_1_out_11_V_q0),
    .address1(max_pool_1_out_11_V_address1),
    .ce1(max_pool_1_out_11_V_ce1),
    .q1(max_pool_1_out_11_V_q1)
);

cnn_max_pool_1_oub4t #(
    .DataWidth( 14 ),
    .AddressRange( 78 ),
    .AddressWidth( 7 ))
max_pool_1_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_12_V_address0),
    .ce0(max_pool_1_out_12_V_ce0),
    .we0(max_pool_1_out_12_V_we0),
    .d0(grp_max_pool_1_fu_18330_max_pool_out_12_V_d0),
    .q0(max_pool_1_out_12_V_q0),
    .address1(max_pool_1_out_12_V_address1),
    .ce1(max_pool_1_out_12_V_ce1),
    .q1(max_pool_1_out_12_V_q1)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_s_address0),
    .ce0(max_pool_1_out_c_0_s_ce0),
    .we0(max_pool_1_out_c_0_s_we0),
    .d0(max_pool_1_out_c_0_s_d0),
    .q0(max_pool_1_out_c_0_s_q0)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_2_address0),
    .ce0(max_pool_1_out_c_0_2_ce0),
    .we0(max_pool_1_out_c_0_2_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_0_2_q0)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_3_address0),
    .ce0(max_pool_1_out_c_0_3_ce0),
    .we0(max_pool_1_out_c_0_3_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_0_3_q0)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_4_address0),
    .ce0(max_pool_1_out_c_0_4_ce0),
    .we0(max_pool_1_out_c_0_4_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_0_4_q0)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_5_address0),
    .ce0(max_pool_1_out_c_0_5_ce0),
    .we0(max_pool_1_out_c_0_5_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_0_5_q0)
);

cnn_max_pool_1_ouchv #(
    .DataWidth( 14 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_6_address0),
    .ce0(max_pool_1_out_c_0_6_ce0),
    .we0(max_pool_1_out_c_0_6_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_0_6_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_7_address0),
    .ce0(max_pool_1_out_c_0_7_ce0),
    .we0(max_pool_1_out_c_0_7_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_0_7_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_8_address0),
    .ce0(max_pool_1_out_c_0_8_ce0),
    .we0(max_pool_1_out_c_0_8_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_0_8_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_9_address0),
    .ce0(max_pool_1_out_c_0_9_ce0),
    .we0(max_pool_1_out_c_0_9_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_0_9_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_10_address0),
    .ce0(max_pool_1_out_c_0_10_ce0),
    .we0(max_pool_1_out_c_0_10_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_0_10_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_11_address0),
    .ce0(max_pool_1_out_c_0_11_ce0),
    .we0(max_pool_1_out_c_0_11_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_0_11_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_12_address0),
    .ce0(max_pool_1_out_c_0_12_ce0),
    .we0(max_pool_1_out_c_0_12_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_0_12_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_13_address0),
    .ce0(max_pool_1_out_c_0_13_ce0),
    .we0(max_pool_1_out_c_0_13_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_0_13_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_14_address0),
    .ce0(max_pool_1_out_c_0_14_ce0),
    .we0(max_pool_1_out_c_0_14_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_0_14_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_15_address0),
    .ce0(max_pool_1_out_c_0_15_ce0),
    .we0(max_pool_1_out_c_0_15_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_0_15_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_16_address0),
    .ce0(max_pool_1_out_c_0_16_ce0),
    .we0(max_pool_1_out_c_0_16_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_0_16_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_17_address0),
    .ce0(max_pool_1_out_c_0_17_ce0),
    .we0(max_pool_1_out_c_0_17_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_0_17_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_0_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_0_18_address0),
    .ce0(max_pool_1_out_c_0_18_ce0),
    .we0(max_pool_1_out_c_0_18_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_0_18_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_s_address0),
    .ce0(max_pool_1_out_c_1_s_ce0),
    .we0(max_pool_1_out_c_1_s_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_1_s_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_1_address0),
    .ce0(max_pool_1_out_c_1_1_ce0),
    .we0(max_pool_1_out_c_1_1_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_1_1_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_2_address0),
    .ce0(max_pool_1_out_c_1_2_ce0),
    .we0(max_pool_1_out_c_1_2_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_1_2_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_3_address0),
    .ce0(max_pool_1_out_c_1_3_ce0),
    .we0(max_pool_1_out_c_1_3_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_1_3_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_4_address0),
    .ce0(max_pool_1_out_c_1_4_ce0),
    .we0(max_pool_1_out_c_1_4_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_1_4_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_5_address0),
    .ce0(max_pool_1_out_c_1_5_ce0),
    .we0(max_pool_1_out_c_1_5_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_1_5_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_6_address0),
    .ce0(max_pool_1_out_c_1_6_ce0),
    .we0(max_pool_1_out_c_1_6_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_1_6_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_7_address0),
    .ce0(max_pool_1_out_c_1_7_ce0),
    .we0(max_pool_1_out_c_1_7_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_1_7_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_8_address0),
    .ce0(max_pool_1_out_c_1_8_ce0),
    .we0(max_pool_1_out_c_1_8_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_1_8_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_9_address0),
    .ce0(max_pool_1_out_c_1_9_ce0),
    .we0(max_pool_1_out_c_1_9_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_1_9_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_10_address0),
    .ce0(max_pool_1_out_c_1_10_ce0),
    .we0(max_pool_1_out_c_1_10_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_1_10_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_11_address0),
    .ce0(max_pool_1_out_c_1_11_ce0),
    .we0(max_pool_1_out_c_1_11_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_1_11_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_12_address0),
    .ce0(max_pool_1_out_c_1_12_ce0),
    .we0(max_pool_1_out_c_1_12_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_1_12_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_13_address0),
    .ce0(max_pool_1_out_c_1_13_ce0),
    .we0(max_pool_1_out_c_1_13_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_1_13_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_14_address0),
    .ce0(max_pool_1_out_c_1_14_ce0),
    .we0(max_pool_1_out_c_1_14_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_1_14_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_15_address0),
    .ce0(max_pool_1_out_c_1_15_ce0),
    .we0(max_pool_1_out_c_1_15_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_1_15_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_16_address0),
    .ce0(max_pool_1_out_c_1_16_ce0),
    .we0(max_pool_1_out_c_1_16_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_1_16_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_1_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_1_17_address0),
    .ce0(max_pool_1_out_c_1_17_ce0),
    .we0(max_pool_1_out_c_1_17_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_1_17_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_s_address0),
    .ce0(max_pool_1_out_c_2_s_ce0),
    .we0(max_pool_1_out_c_2_s_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_2_s_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_1_address0),
    .ce0(max_pool_1_out_c_2_1_ce0),
    .we0(max_pool_1_out_c_2_1_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_2_1_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_2_address0),
    .ce0(max_pool_1_out_c_2_2_ce0),
    .we0(max_pool_1_out_c_2_2_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_2_2_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_3_address0),
    .ce0(max_pool_1_out_c_2_3_ce0),
    .we0(max_pool_1_out_c_2_3_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_2_3_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_4_address0),
    .ce0(max_pool_1_out_c_2_4_ce0),
    .we0(max_pool_1_out_c_2_4_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_2_4_q0)
);

cnn_max_pool_1_oucnw #(
    .DataWidth( 14 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
max_pool_1_out_c_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_5_address0),
    .ce0(max_pool_1_out_c_2_5_ce0),
    .we0(max_pool_1_out_c_2_5_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_2_5_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_6_address0),
    .ce0(max_pool_1_out_c_2_6_ce0),
    .we0(max_pool_1_out_c_2_6_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_2_6_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_7_address0),
    .ce0(max_pool_1_out_c_2_7_ce0),
    .we0(max_pool_1_out_c_2_7_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_2_7_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_8_address0),
    .ce0(max_pool_1_out_c_2_8_ce0),
    .we0(max_pool_1_out_c_2_8_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_2_8_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_9_address0),
    .ce0(max_pool_1_out_c_2_9_ce0),
    .we0(max_pool_1_out_c_2_9_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_2_9_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_10_address0),
    .ce0(max_pool_1_out_c_2_10_ce0),
    .we0(max_pool_1_out_c_2_10_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_2_10_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_11_address0),
    .ce0(max_pool_1_out_c_2_11_ce0),
    .we0(max_pool_1_out_c_2_11_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_2_11_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_12_address0),
    .ce0(max_pool_1_out_c_2_12_ce0),
    .we0(max_pool_1_out_c_2_12_we0),
    .d0(tmp_8_reg_21744),
    .q0(max_pool_1_out_c_2_12_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_13_address0),
    .ce0(max_pool_1_out_c_2_13_ce0),
    .we0(max_pool_1_out_c_2_13_we0),
    .d0(tmp_5_reg_21762),
    .q0(max_pool_1_out_c_2_13_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_14_address0),
    .ce0(max_pool_1_out_c_2_14_ce0),
    .we0(max_pool_1_out_c_2_14_we0),
    .d0(grp_fu_18407_p15),
    .q0(max_pool_1_out_c_2_14_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_15_address0),
    .ce0(max_pool_1_out_c_2_15_ce0),
    .we0(max_pool_1_out_c_2_15_we0),
    .d0(grp_fu_18447_p15),
    .q0(max_pool_1_out_c_2_15_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_16_address0),
    .ce0(max_pool_1_out_c_2_16_ce0),
    .we0(max_pool_1_out_c_2_16_we0),
    .d0(tmp_12_reg_21584),
    .q0(max_pool_1_out_c_2_16_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_1_out_c_2_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_1_out_c_2_17_address0),
    .ce0(max_pool_1_out_c_2_17_ce0),
    .we0(max_pool_1_out_c_2_17_we0),
    .d0(tmp_13_reg_21597),
    .q0(max_pool_1_out_c_2_17_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 14 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0),
    .address1(conv_2_out_V_address1),
    .ce1(conv_2_out_V_ce1),
    .q1(conv_2_out_V_q1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_0_V_address0),
    .ce0(conv_2_out_c_0_0_V_ce0),
    .we0(conv_2_out_c_0_0_V_we0),
    .d0(conv_2_out_c_0_0_V_d0),
    .q0(conv_2_out_c_0_0_V_q0),
    .address1(conv_2_out_c_0_0_V_address1),
    .ce1(conv_2_out_c_0_0_V_ce1),
    .we1(conv_2_out_c_0_0_V_we1),
    .d1(conv_2_out_c_0_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_1_V_address0),
    .ce0(conv_2_out_c_0_1_V_ce0),
    .we0(conv_2_out_c_0_1_V_we0),
    .d0(conv_2_out_c_0_1_V_d0),
    .q0(conv_2_out_c_0_1_V_q0),
    .address1(conv_2_out_c_0_1_V_address1),
    .ce1(conv_2_out_c_0_1_V_ce1),
    .we1(conv_2_out_c_0_1_V_we1),
    .d1(conv_2_out_c_0_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_2_V_address0),
    .ce0(conv_2_out_c_0_2_V_ce0),
    .we0(conv_2_out_c_0_2_V_we0),
    .d0(conv_2_out_c_0_2_V_d0),
    .q0(conv_2_out_c_0_2_V_q0),
    .address1(conv_2_out_c_0_2_V_address1),
    .ce1(conv_2_out_c_0_2_V_ce1),
    .we1(conv_2_out_c_0_2_V_we1),
    .d1(conv_2_out_c_0_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_3_V_address0),
    .ce0(conv_2_out_c_0_3_V_ce0),
    .we0(conv_2_out_c_0_3_V_we0),
    .d0(conv_2_out_c_0_3_V_d0),
    .q0(conv_2_out_c_0_3_V_q0),
    .address1(conv_2_out_c_0_3_V_address1),
    .ce1(conv_2_out_c_0_3_V_ce1),
    .we1(conv_2_out_c_0_3_V_we1),
    .d1(conv_2_out_c_0_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_4_V_address0),
    .ce0(conv_2_out_c_0_4_V_ce0),
    .we0(conv_2_out_c_0_4_V_we0),
    .d0(conv_2_out_c_0_4_V_d0),
    .q0(conv_2_out_c_0_4_V_q0),
    .address1(conv_2_out_c_0_4_V_address1),
    .ce1(conv_2_out_c_0_4_V_ce1),
    .we1(conv_2_out_c_0_4_V_we1),
    .d1(conv_2_out_c_0_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_5_V_address0),
    .ce0(conv_2_out_c_0_5_V_ce0),
    .we0(conv_2_out_c_0_5_V_we0),
    .d0(conv_2_out_c_0_5_V_d0),
    .q0(conv_2_out_c_0_5_V_q0),
    .address1(conv_2_out_c_0_5_V_address1),
    .ce1(conv_2_out_c_0_5_V_ce1),
    .we1(conv_2_out_c_0_5_V_we1),
    .d1(conv_2_out_c_0_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_6_V_address0),
    .ce0(conv_2_out_c_0_6_V_ce0),
    .we0(conv_2_out_c_0_6_V_we0),
    .d0(conv_2_out_c_0_6_V_d0),
    .q0(conv_2_out_c_0_6_V_q0),
    .address1(conv_2_out_c_0_6_V_address1),
    .ce1(conv_2_out_c_0_6_V_ce1),
    .we1(conv_2_out_c_0_6_V_we1),
    .d1(conv_2_out_c_0_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_7_V_address0),
    .ce0(conv_2_out_c_0_7_V_ce0),
    .we0(conv_2_out_c_0_7_V_we0),
    .d0(conv_2_out_c_0_7_V_d0),
    .q0(conv_2_out_c_0_7_V_q0),
    .address1(conv_2_out_c_0_7_V_address1),
    .ce1(conv_2_out_c_0_7_V_ce1),
    .we1(conv_2_out_c_0_7_V_we1),
    .d1(conv_2_out_c_0_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_8_V_address0),
    .ce0(conv_2_out_c_0_8_V_ce0),
    .we0(conv_2_out_c_0_8_V_we0),
    .d0(conv_2_out_c_0_8_V_d0),
    .q0(conv_2_out_c_0_8_V_q0),
    .address1(conv_2_out_c_0_8_V_address1),
    .ce1(conv_2_out_c_0_8_V_ce1),
    .we1(conv_2_out_c_0_8_V_we1),
    .d1(conv_2_out_c_0_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_0_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_0_9_V_address0),
    .ce0(conv_2_out_c_0_9_V_ce0),
    .we0(conv_2_out_c_0_9_V_we0),
    .d0(conv_2_out_c_0_9_V_d0),
    .q0(conv_2_out_c_0_9_V_q0),
    .address1(conv_2_out_c_0_9_V_address1),
    .ce1(conv_2_out_c_0_9_V_ce1),
    .we1(conv_2_out_c_0_9_V_we1),
    .d1(conv_2_out_c_0_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_0_V_address0),
    .ce0(conv_2_out_c_1_0_V_ce0),
    .we0(conv_2_out_c_1_0_V_we0),
    .d0(conv_2_out_c_1_0_V_d0),
    .q0(conv_2_out_c_1_0_V_q0),
    .address1(conv_2_out_c_1_0_V_address1),
    .ce1(conv_2_out_c_1_0_V_ce1),
    .we1(conv_2_out_c_1_0_V_we1),
    .d1(conv_2_out_c_1_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_1_V_address0),
    .ce0(conv_2_out_c_1_1_V_ce0),
    .we0(conv_2_out_c_1_1_V_we0),
    .d0(conv_2_out_c_1_1_V_d0),
    .q0(conv_2_out_c_1_1_V_q0),
    .address1(conv_2_out_c_1_1_V_address1),
    .ce1(conv_2_out_c_1_1_V_ce1),
    .we1(conv_2_out_c_1_1_V_we1),
    .d1(conv_2_out_c_1_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_2_V_address0),
    .ce0(conv_2_out_c_1_2_V_ce0),
    .we0(conv_2_out_c_1_2_V_we0),
    .d0(conv_2_out_c_1_2_V_d0),
    .q0(conv_2_out_c_1_2_V_q0),
    .address1(conv_2_out_c_1_2_V_address1),
    .ce1(conv_2_out_c_1_2_V_ce1),
    .we1(conv_2_out_c_1_2_V_we1),
    .d1(conv_2_out_c_1_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_3_V_address0),
    .ce0(conv_2_out_c_1_3_V_ce0),
    .we0(conv_2_out_c_1_3_V_we0),
    .d0(conv_2_out_c_1_3_V_d0),
    .q0(conv_2_out_c_1_3_V_q0),
    .address1(conv_2_out_c_1_3_V_address1),
    .ce1(conv_2_out_c_1_3_V_ce1),
    .we1(conv_2_out_c_1_3_V_we1),
    .d1(conv_2_out_c_1_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_4_V_address0),
    .ce0(conv_2_out_c_1_4_V_ce0),
    .we0(conv_2_out_c_1_4_V_we0),
    .d0(conv_2_out_c_1_4_V_d0),
    .q0(conv_2_out_c_1_4_V_q0),
    .address1(conv_2_out_c_1_4_V_address1),
    .ce1(conv_2_out_c_1_4_V_ce1),
    .we1(conv_2_out_c_1_4_V_we1),
    .d1(conv_2_out_c_1_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_5_V_address0),
    .ce0(conv_2_out_c_1_5_V_ce0),
    .we0(conv_2_out_c_1_5_V_we0),
    .d0(conv_2_out_c_1_5_V_d0),
    .q0(conv_2_out_c_1_5_V_q0),
    .address1(conv_2_out_c_1_5_V_address1),
    .ce1(conv_2_out_c_1_5_V_ce1),
    .we1(conv_2_out_c_1_5_V_we1),
    .d1(conv_2_out_c_1_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_6_V_address0),
    .ce0(conv_2_out_c_1_6_V_ce0),
    .we0(conv_2_out_c_1_6_V_we0),
    .d0(conv_2_out_c_1_6_V_d0),
    .q0(conv_2_out_c_1_6_V_q0),
    .address1(conv_2_out_c_1_6_V_address1),
    .ce1(conv_2_out_c_1_6_V_ce1),
    .we1(conv_2_out_c_1_6_V_we1),
    .d1(conv_2_out_c_1_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_7_V_address0),
    .ce0(conv_2_out_c_1_7_V_ce0),
    .we0(conv_2_out_c_1_7_V_we0),
    .d0(conv_2_out_c_1_7_V_d0),
    .q0(conv_2_out_c_1_7_V_q0),
    .address1(conv_2_out_c_1_7_V_address1),
    .ce1(conv_2_out_c_1_7_V_ce1),
    .we1(conv_2_out_c_1_7_V_we1),
    .d1(conv_2_out_c_1_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_8_V_address0),
    .ce0(conv_2_out_c_1_8_V_ce0),
    .we0(conv_2_out_c_1_8_V_we0),
    .d0(conv_2_out_c_1_8_V_d0),
    .q0(conv_2_out_c_1_8_V_q0),
    .address1(conv_2_out_c_1_8_V_address1),
    .ce1(conv_2_out_c_1_8_V_ce1),
    .we1(conv_2_out_c_1_8_V_we1),
    .d1(conv_2_out_c_1_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_1_9_V_address0),
    .ce0(conv_2_out_c_1_9_V_ce0),
    .we0(conv_2_out_c_1_9_V_we0),
    .d0(conv_2_out_c_1_9_V_d0),
    .q0(conv_2_out_c_1_9_V_q0),
    .address1(conv_2_out_c_1_9_V_address1),
    .ce1(conv_2_out_c_1_9_V_ce1),
    .we1(conv_2_out_c_1_9_V_we1),
    .d1(conv_2_out_c_1_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_0_V_address0),
    .ce0(conv_2_out_c_2_0_V_ce0),
    .we0(conv_2_out_c_2_0_V_we0),
    .d0(conv_2_out_c_2_0_V_d0),
    .q0(conv_2_out_c_2_0_V_q0),
    .address1(conv_2_out_c_2_0_V_address1),
    .ce1(conv_2_out_c_2_0_V_ce1),
    .we1(conv_2_out_c_2_0_V_we1),
    .d1(conv_2_out_c_2_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_1_V_address0),
    .ce0(conv_2_out_c_2_1_V_ce0),
    .we0(conv_2_out_c_2_1_V_we0),
    .d0(conv_2_out_c_2_1_V_d0),
    .q0(conv_2_out_c_2_1_V_q0),
    .address1(conv_2_out_c_2_1_V_address1),
    .ce1(conv_2_out_c_2_1_V_ce1),
    .we1(conv_2_out_c_2_1_V_we1),
    .d1(conv_2_out_c_2_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_2_V_address0),
    .ce0(conv_2_out_c_2_2_V_ce0),
    .we0(conv_2_out_c_2_2_V_we0),
    .d0(conv_2_out_c_2_2_V_d0),
    .q0(conv_2_out_c_2_2_V_q0),
    .address1(conv_2_out_c_2_2_V_address1),
    .ce1(conv_2_out_c_2_2_V_ce1),
    .we1(conv_2_out_c_2_2_V_we1),
    .d1(conv_2_out_c_2_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_3_V_address0),
    .ce0(conv_2_out_c_2_3_V_ce0),
    .we0(conv_2_out_c_2_3_V_we0),
    .d0(conv_2_out_c_2_3_V_d0),
    .q0(conv_2_out_c_2_3_V_q0),
    .address1(conv_2_out_c_2_3_V_address1),
    .ce1(conv_2_out_c_2_3_V_ce1),
    .we1(conv_2_out_c_2_3_V_we1),
    .d1(conv_2_out_c_2_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_4_V_address0),
    .ce0(conv_2_out_c_2_4_V_ce0),
    .we0(conv_2_out_c_2_4_V_we0),
    .d0(conv_2_out_c_2_4_V_d0),
    .q0(conv_2_out_c_2_4_V_q0),
    .address1(conv_2_out_c_2_4_V_address1),
    .ce1(conv_2_out_c_2_4_V_ce1),
    .we1(conv_2_out_c_2_4_V_we1),
    .d1(conv_2_out_c_2_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_5_V_address0),
    .ce0(conv_2_out_c_2_5_V_ce0),
    .we0(conv_2_out_c_2_5_V_we0),
    .d0(conv_2_out_c_2_5_V_d0),
    .q0(conv_2_out_c_2_5_V_q0),
    .address1(conv_2_out_c_2_5_V_address1),
    .ce1(conv_2_out_c_2_5_V_ce1),
    .we1(conv_2_out_c_2_5_V_we1),
    .d1(conv_2_out_c_2_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_6_V_address0),
    .ce0(conv_2_out_c_2_6_V_ce0),
    .we0(conv_2_out_c_2_6_V_we0),
    .d0(conv_2_out_c_2_6_V_d0),
    .q0(conv_2_out_c_2_6_V_q0),
    .address1(conv_2_out_c_2_6_V_address1),
    .ce1(conv_2_out_c_2_6_V_ce1),
    .we1(conv_2_out_c_2_6_V_we1),
    .d1(conv_2_out_c_2_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_7_V_address0),
    .ce0(conv_2_out_c_2_7_V_ce0),
    .we0(conv_2_out_c_2_7_V_we0),
    .d0(conv_2_out_c_2_7_V_d0),
    .q0(conv_2_out_c_2_7_V_q0),
    .address1(conv_2_out_c_2_7_V_address1),
    .ce1(conv_2_out_c_2_7_V_ce1),
    .we1(conv_2_out_c_2_7_V_we1),
    .d1(conv_2_out_c_2_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_8_V_address0),
    .ce0(conv_2_out_c_2_8_V_ce0),
    .we0(conv_2_out_c_2_8_V_we0),
    .d0(conv_2_out_c_2_8_V_d0),
    .q0(conv_2_out_c_2_8_V_q0),
    .address1(conv_2_out_c_2_8_V_address1),
    .ce1(conv_2_out_c_2_8_V_ce1),
    .we1(conv_2_out_c_2_8_V_we1),
    .d1(conv_2_out_c_2_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_2_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_2_9_V_address0),
    .ce0(conv_2_out_c_2_9_V_ce0),
    .we0(conv_2_out_c_2_9_V_we0),
    .d0(conv_2_out_c_2_9_V_d0),
    .q0(conv_2_out_c_2_9_V_q0),
    .address1(conv_2_out_c_2_9_V_address1),
    .ce1(conv_2_out_c_2_9_V_ce1),
    .we1(conv_2_out_c_2_9_V_we1),
    .d1(conv_2_out_c_2_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_0_V_address0),
    .ce0(conv_2_out_c_3_0_V_ce0),
    .we0(conv_2_out_c_3_0_V_we0),
    .d0(conv_2_out_c_3_0_V_d0),
    .q0(conv_2_out_c_3_0_V_q0),
    .address1(conv_2_out_c_3_0_V_address1),
    .ce1(conv_2_out_c_3_0_V_ce1),
    .we1(conv_2_out_c_3_0_V_we1),
    .d1(conv_2_out_c_3_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_1_V_address0),
    .ce0(conv_2_out_c_3_1_V_ce0),
    .we0(conv_2_out_c_3_1_V_we0),
    .d0(conv_2_out_c_3_1_V_d0),
    .q0(conv_2_out_c_3_1_V_q0),
    .address1(conv_2_out_c_3_1_V_address1),
    .ce1(conv_2_out_c_3_1_V_ce1),
    .we1(conv_2_out_c_3_1_V_we1),
    .d1(conv_2_out_c_3_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_2_V_address0),
    .ce0(conv_2_out_c_3_2_V_ce0),
    .we0(conv_2_out_c_3_2_V_we0),
    .d0(conv_2_out_c_3_2_V_d0),
    .q0(conv_2_out_c_3_2_V_q0),
    .address1(conv_2_out_c_3_2_V_address1),
    .ce1(conv_2_out_c_3_2_V_ce1),
    .we1(conv_2_out_c_3_2_V_we1),
    .d1(conv_2_out_c_3_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_3_V_address0),
    .ce0(conv_2_out_c_3_3_V_ce0),
    .we0(conv_2_out_c_3_3_V_we0),
    .d0(conv_2_out_c_3_3_V_d0),
    .q0(conv_2_out_c_3_3_V_q0),
    .address1(conv_2_out_c_3_3_V_address1),
    .ce1(conv_2_out_c_3_3_V_ce1),
    .we1(conv_2_out_c_3_3_V_we1),
    .d1(conv_2_out_c_3_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_4_V_address0),
    .ce0(conv_2_out_c_3_4_V_ce0),
    .we0(conv_2_out_c_3_4_V_we0),
    .d0(conv_2_out_c_3_4_V_d0),
    .q0(conv_2_out_c_3_4_V_q0),
    .address1(conv_2_out_c_3_4_V_address1),
    .ce1(conv_2_out_c_3_4_V_ce1),
    .we1(conv_2_out_c_3_4_V_we1),
    .d1(conv_2_out_c_3_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_5_V_address0),
    .ce0(conv_2_out_c_3_5_V_ce0),
    .we0(conv_2_out_c_3_5_V_we0),
    .d0(conv_2_out_c_3_5_V_d0),
    .q0(conv_2_out_c_3_5_V_q0),
    .address1(conv_2_out_c_3_5_V_address1),
    .ce1(conv_2_out_c_3_5_V_ce1),
    .we1(conv_2_out_c_3_5_V_we1),
    .d1(conv_2_out_c_3_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_6_V_address0),
    .ce0(conv_2_out_c_3_6_V_ce0),
    .we0(conv_2_out_c_3_6_V_we0),
    .d0(conv_2_out_c_3_6_V_d0),
    .q0(conv_2_out_c_3_6_V_q0),
    .address1(conv_2_out_c_3_6_V_address1),
    .ce1(conv_2_out_c_3_6_V_ce1),
    .we1(conv_2_out_c_3_6_V_we1),
    .d1(conv_2_out_c_3_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_7_V_address0),
    .ce0(conv_2_out_c_3_7_V_ce0),
    .we0(conv_2_out_c_3_7_V_we0),
    .d0(conv_2_out_c_3_7_V_d0),
    .q0(conv_2_out_c_3_7_V_q0),
    .address1(conv_2_out_c_3_7_V_address1),
    .ce1(conv_2_out_c_3_7_V_ce1),
    .we1(conv_2_out_c_3_7_V_we1),
    .d1(conv_2_out_c_3_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_8_V_address0),
    .ce0(conv_2_out_c_3_8_V_ce0),
    .we0(conv_2_out_c_3_8_V_we0),
    .d0(conv_2_out_c_3_8_V_d0),
    .q0(conv_2_out_c_3_8_V_q0),
    .address1(conv_2_out_c_3_8_V_address1),
    .ce1(conv_2_out_c_3_8_V_ce1),
    .we1(conv_2_out_c_3_8_V_we1),
    .d1(conv_2_out_c_3_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_3_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_3_9_V_address0),
    .ce0(conv_2_out_c_3_9_V_ce0),
    .we0(conv_2_out_c_3_9_V_we0),
    .d0(conv_2_out_c_3_9_V_d0),
    .q0(conv_2_out_c_3_9_V_q0),
    .address1(conv_2_out_c_3_9_V_address1),
    .ce1(conv_2_out_c_3_9_V_ce1),
    .we1(conv_2_out_c_3_9_V_we1),
    .d1(conv_2_out_c_3_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_0_V_address0),
    .ce0(conv_2_out_c_4_0_V_ce0),
    .we0(conv_2_out_c_4_0_V_we0),
    .d0(conv_2_out_c_4_0_V_d0),
    .q0(conv_2_out_c_4_0_V_q0),
    .address1(conv_2_out_c_4_0_V_address1),
    .ce1(conv_2_out_c_4_0_V_ce1),
    .we1(conv_2_out_c_4_0_V_we1),
    .d1(conv_2_out_c_4_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_1_V_address0),
    .ce0(conv_2_out_c_4_1_V_ce0),
    .we0(conv_2_out_c_4_1_V_we0),
    .d0(conv_2_out_c_4_1_V_d0),
    .q0(conv_2_out_c_4_1_V_q0),
    .address1(conv_2_out_c_4_1_V_address1),
    .ce1(conv_2_out_c_4_1_V_ce1),
    .we1(conv_2_out_c_4_1_V_we1),
    .d1(conv_2_out_c_4_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_2_V_address0),
    .ce0(conv_2_out_c_4_2_V_ce0),
    .we0(conv_2_out_c_4_2_V_we0),
    .d0(conv_2_out_c_4_2_V_d0),
    .q0(conv_2_out_c_4_2_V_q0),
    .address1(conv_2_out_c_4_2_V_address1),
    .ce1(conv_2_out_c_4_2_V_ce1),
    .we1(conv_2_out_c_4_2_V_we1),
    .d1(conv_2_out_c_4_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_3_V_address0),
    .ce0(conv_2_out_c_4_3_V_ce0),
    .we0(conv_2_out_c_4_3_V_we0),
    .d0(conv_2_out_c_4_3_V_d0),
    .q0(conv_2_out_c_4_3_V_q0),
    .address1(conv_2_out_c_4_3_V_address1),
    .ce1(conv_2_out_c_4_3_V_ce1),
    .we1(conv_2_out_c_4_3_V_we1),
    .d1(conv_2_out_c_4_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_4_V_address0),
    .ce0(conv_2_out_c_4_4_V_ce0),
    .we0(conv_2_out_c_4_4_V_we0),
    .d0(conv_2_out_c_4_4_V_d0),
    .q0(conv_2_out_c_4_4_V_q0),
    .address1(conv_2_out_c_4_4_V_address1),
    .ce1(conv_2_out_c_4_4_V_ce1),
    .we1(conv_2_out_c_4_4_V_we1),
    .d1(conv_2_out_c_4_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_5_V_address0),
    .ce0(conv_2_out_c_4_5_V_ce0),
    .we0(conv_2_out_c_4_5_V_we0),
    .d0(conv_2_out_c_4_5_V_d0),
    .q0(conv_2_out_c_4_5_V_q0),
    .address1(conv_2_out_c_4_5_V_address1),
    .ce1(conv_2_out_c_4_5_V_ce1),
    .we1(conv_2_out_c_4_5_V_we1),
    .d1(conv_2_out_c_4_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_6_V_address0),
    .ce0(conv_2_out_c_4_6_V_ce0),
    .we0(conv_2_out_c_4_6_V_we0),
    .d0(conv_2_out_c_4_6_V_d0),
    .q0(conv_2_out_c_4_6_V_q0),
    .address1(conv_2_out_c_4_6_V_address1),
    .ce1(conv_2_out_c_4_6_V_ce1),
    .we1(conv_2_out_c_4_6_V_we1),
    .d1(conv_2_out_c_4_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_7_V_address0),
    .ce0(conv_2_out_c_4_7_V_ce0),
    .we0(conv_2_out_c_4_7_V_we0),
    .d0(conv_2_out_c_4_7_V_d0),
    .q0(conv_2_out_c_4_7_V_q0),
    .address1(conv_2_out_c_4_7_V_address1),
    .ce1(conv_2_out_c_4_7_V_ce1),
    .we1(conv_2_out_c_4_7_V_we1),
    .d1(conv_2_out_c_4_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_8_V_address0),
    .ce0(conv_2_out_c_4_8_V_ce0),
    .we0(conv_2_out_c_4_8_V_we0),
    .d0(conv_2_out_c_4_8_V_d0),
    .q0(conv_2_out_c_4_8_V_q0),
    .address1(conv_2_out_c_4_8_V_address1),
    .ce1(conv_2_out_c_4_8_V_ce1),
    .we1(conv_2_out_c_4_8_V_we1),
    .d1(conv_2_out_c_4_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_4_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_4_9_V_address0),
    .ce0(conv_2_out_c_4_9_V_ce0),
    .we0(conv_2_out_c_4_9_V_we0),
    .d0(conv_2_out_c_4_9_V_d0),
    .q0(conv_2_out_c_4_9_V_q0),
    .address1(conv_2_out_c_4_9_V_address1),
    .ce1(conv_2_out_c_4_9_V_ce1),
    .we1(conv_2_out_c_4_9_V_we1),
    .d1(conv_2_out_c_4_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_0_V_address0),
    .ce0(conv_2_out_c_5_0_V_ce0),
    .we0(conv_2_out_c_5_0_V_we0),
    .d0(conv_2_out_c_5_0_V_d0),
    .q0(conv_2_out_c_5_0_V_q0),
    .address1(conv_2_out_c_5_0_V_address1),
    .ce1(conv_2_out_c_5_0_V_ce1),
    .we1(conv_2_out_c_5_0_V_we1),
    .d1(conv_2_out_c_5_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_1_V_address0),
    .ce0(conv_2_out_c_5_1_V_ce0),
    .we0(conv_2_out_c_5_1_V_we0),
    .d0(conv_2_out_c_5_1_V_d0),
    .q0(conv_2_out_c_5_1_V_q0),
    .address1(conv_2_out_c_5_1_V_address1),
    .ce1(conv_2_out_c_5_1_V_ce1),
    .we1(conv_2_out_c_5_1_V_we1),
    .d1(conv_2_out_c_5_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_2_V_address0),
    .ce0(conv_2_out_c_5_2_V_ce0),
    .we0(conv_2_out_c_5_2_V_we0),
    .d0(conv_2_out_c_5_2_V_d0),
    .q0(conv_2_out_c_5_2_V_q0),
    .address1(conv_2_out_c_5_2_V_address1),
    .ce1(conv_2_out_c_5_2_V_ce1),
    .we1(conv_2_out_c_5_2_V_we1),
    .d1(conv_2_out_c_5_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_3_V_address0),
    .ce0(conv_2_out_c_5_3_V_ce0),
    .we0(conv_2_out_c_5_3_V_we0),
    .d0(conv_2_out_c_5_3_V_d0),
    .q0(conv_2_out_c_5_3_V_q0),
    .address1(conv_2_out_c_5_3_V_address1),
    .ce1(conv_2_out_c_5_3_V_ce1),
    .we1(conv_2_out_c_5_3_V_we1),
    .d1(conv_2_out_c_5_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_4_V_address0),
    .ce0(conv_2_out_c_5_4_V_ce0),
    .we0(conv_2_out_c_5_4_V_we0),
    .d0(conv_2_out_c_5_4_V_d0),
    .q0(conv_2_out_c_5_4_V_q0),
    .address1(conv_2_out_c_5_4_V_address1),
    .ce1(conv_2_out_c_5_4_V_ce1),
    .we1(conv_2_out_c_5_4_V_we1),
    .d1(conv_2_out_c_5_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_5_V_address0),
    .ce0(conv_2_out_c_5_5_V_ce0),
    .we0(conv_2_out_c_5_5_V_we0),
    .d0(conv_2_out_c_5_5_V_d0),
    .q0(conv_2_out_c_5_5_V_q0),
    .address1(conv_2_out_c_5_5_V_address1),
    .ce1(conv_2_out_c_5_5_V_ce1),
    .we1(conv_2_out_c_5_5_V_we1),
    .d1(conv_2_out_c_5_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_6_V_address0),
    .ce0(conv_2_out_c_5_6_V_ce0),
    .we0(conv_2_out_c_5_6_V_we0),
    .d0(conv_2_out_c_5_6_V_d0),
    .q0(conv_2_out_c_5_6_V_q0),
    .address1(conv_2_out_c_5_6_V_address1),
    .ce1(conv_2_out_c_5_6_V_ce1),
    .we1(conv_2_out_c_5_6_V_we1),
    .d1(conv_2_out_c_5_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_7_V_address0),
    .ce0(conv_2_out_c_5_7_V_ce0),
    .we0(conv_2_out_c_5_7_V_we0),
    .d0(conv_2_out_c_5_7_V_d0),
    .q0(conv_2_out_c_5_7_V_q0),
    .address1(conv_2_out_c_5_7_V_address1),
    .ce1(conv_2_out_c_5_7_V_ce1),
    .we1(conv_2_out_c_5_7_V_we1),
    .d1(conv_2_out_c_5_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_8_V_address0),
    .ce0(conv_2_out_c_5_8_V_ce0),
    .we0(conv_2_out_c_5_8_V_we0),
    .d0(conv_2_out_c_5_8_V_d0),
    .q0(conv_2_out_c_5_8_V_q0),
    .address1(conv_2_out_c_5_8_V_address1),
    .ce1(conv_2_out_c_5_8_V_ce1),
    .we1(conv_2_out_c_5_8_V_we1),
    .d1(conv_2_out_c_5_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_5_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_5_9_V_address0),
    .ce0(conv_2_out_c_5_9_V_ce0),
    .we0(conv_2_out_c_5_9_V_we0),
    .d0(conv_2_out_c_5_9_V_d0),
    .q0(conv_2_out_c_5_9_V_q0),
    .address1(conv_2_out_c_5_9_V_address1),
    .ce1(conv_2_out_c_5_9_V_ce1),
    .we1(conv_2_out_c_5_9_V_we1),
    .d1(conv_2_out_c_5_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_0_V_address0),
    .ce0(conv_2_out_c_6_0_V_ce0),
    .we0(conv_2_out_c_6_0_V_we0),
    .d0(conv_2_out_c_6_0_V_d0),
    .q0(conv_2_out_c_6_0_V_q0),
    .address1(conv_2_out_c_6_0_V_address1),
    .ce1(conv_2_out_c_6_0_V_ce1),
    .we1(conv_2_out_c_6_0_V_we1),
    .d1(conv_2_out_c_6_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_1_V_address0),
    .ce0(conv_2_out_c_6_1_V_ce0),
    .we0(conv_2_out_c_6_1_V_we0),
    .d0(conv_2_out_c_6_1_V_d0),
    .q0(conv_2_out_c_6_1_V_q0),
    .address1(conv_2_out_c_6_1_V_address1),
    .ce1(conv_2_out_c_6_1_V_ce1),
    .we1(conv_2_out_c_6_1_V_we1),
    .d1(conv_2_out_c_6_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_2_V_address0),
    .ce0(conv_2_out_c_6_2_V_ce0),
    .we0(conv_2_out_c_6_2_V_we0),
    .d0(conv_2_out_c_6_2_V_d0),
    .q0(conv_2_out_c_6_2_V_q0),
    .address1(conv_2_out_c_6_2_V_address1),
    .ce1(conv_2_out_c_6_2_V_ce1),
    .we1(conv_2_out_c_6_2_V_we1),
    .d1(conv_2_out_c_6_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_3_V_address0),
    .ce0(conv_2_out_c_6_3_V_ce0),
    .we0(conv_2_out_c_6_3_V_we0),
    .d0(conv_2_out_c_6_3_V_d0),
    .q0(conv_2_out_c_6_3_V_q0),
    .address1(conv_2_out_c_6_3_V_address1),
    .ce1(conv_2_out_c_6_3_V_ce1),
    .we1(conv_2_out_c_6_3_V_we1),
    .d1(conv_2_out_c_6_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_4_V_address0),
    .ce0(conv_2_out_c_6_4_V_ce0),
    .we0(conv_2_out_c_6_4_V_we0),
    .d0(conv_2_out_c_6_4_V_d0),
    .q0(conv_2_out_c_6_4_V_q0),
    .address1(conv_2_out_c_6_4_V_address1),
    .ce1(conv_2_out_c_6_4_V_ce1),
    .we1(conv_2_out_c_6_4_V_we1),
    .d1(conv_2_out_c_6_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_5_V_address0),
    .ce0(conv_2_out_c_6_5_V_ce0),
    .we0(conv_2_out_c_6_5_V_we0),
    .d0(conv_2_out_c_6_5_V_d0),
    .q0(conv_2_out_c_6_5_V_q0),
    .address1(conv_2_out_c_6_5_V_address1),
    .ce1(conv_2_out_c_6_5_V_ce1),
    .we1(conv_2_out_c_6_5_V_we1),
    .d1(conv_2_out_c_6_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_6_V_address0),
    .ce0(conv_2_out_c_6_6_V_ce0),
    .we0(conv_2_out_c_6_6_V_we0),
    .d0(conv_2_out_c_6_6_V_d0),
    .q0(conv_2_out_c_6_6_V_q0),
    .address1(conv_2_out_c_6_6_V_address1),
    .ce1(conv_2_out_c_6_6_V_ce1),
    .we1(conv_2_out_c_6_6_V_we1),
    .d1(conv_2_out_c_6_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_7_V_address0),
    .ce0(conv_2_out_c_6_7_V_ce0),
    .we0(conv_2_out_c_6_7_V_we0),
    .d0(conv_2_out_c_6_7_V_d0),
    .q0(conv_2_out_c_6_7_V_q0),
    .address1(conv_2_out_c_6_7_V_address1),
    .ce1(conv_2_out_c_6_7_V_ce1),
    .we1(conv_2_out_c_6_7_V_we1),
    .d1(conv_2_out_c_6_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_8_V_address0),
    .ce0(conv_2_out_c_6_8_V_ce0),
    .we0(conv_2_out_c_6_8_V_we0),
    .d0(conv_2_out_c_6_8_V_d0),
    .q0(conv_2_out_c_6_8_V_q0),
    .address1(conv_2_out_c_6_8_V_address1),
    .ce1(conv_2_out_c_6_8_V_ce1),
    .we1(conv_2_out_c_6_8_V_we1),
    .d1(conv_2_out_c_6_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_6_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_6_9_V_address0),
    .ce0(conv_2_out_c_6_9_V_ce0),
    .we0(conv_2_out_c_6_9_V_we0),
    .d0(conv_2_out_c_6_9_V_d0),
    .q0(conv_2_out_c_6_9_V_q0),
    .address1(conv_2_out_c_6_9_V_address1),
    .ce1(conv_2_out_c_6_9_V_ce1),
    .we1(conv_2_out_c_6_9_V_we1),
    .d1(conv_2_out_c_6_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_0_V_address0),
    .ce0(conv_2_out_c_7_0_V_ce0),
    .we0(conv_2_out_c_7_0_V_we0),
    .d0(conv_2_out_c_7_0_V_d0),
    .q0(conv_2_out_c_7_0_V_q0),
    .address1(conv_2_out_c_7_0_V_address1),
    .ce1(conv_2_out_c_7_0_V_ce1),
    .we1(conv_2_out_c_7_0_V_we1),
    .d1(conv_2_out_c_7_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_1_V_address0),
    .ce0(conv_2_out_c_7_1_V_ce0),
    .we0(conv_2_out_c_7_1_V_we0),
    .d0(conv_2_out_c_7_1_V_d0),
    .q0(conv_2_out_c_7_1_V_q0),
    .address1(conv_2_out_c_7_1_V_address1),
    .ce1(conv_2_out_c_7_1_V_ce1),
    .we1(conv_2_out_c_7_1_V_we1),
    .d1(conv_2_out_c_7_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_2_V_address0),
    .ce0(conv_2_out_c_7_2_V_ce0),
    .we0(conv_2_out_c_7_2_V_we0),
    .d0(conv_2_out_c_7_2_V_d0),
    .q0(conv_2_out_c_7_2_V_q0),
    .address1(conv_2_out_c_7_2_V_address1),
    .ce1(conv_2_out_c_7_2_V_ce1),
    .we1(conv_2_out_c_7_2_V_we1),
    .d1(conv_2_out_c_7_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_3_V_address0),
    .ce0(conv_2_out_c_7_3_V_ce0),
    .we0(conv_2_out_c_7_3_V_we0),
    .d0(conv_2_out_c_7_3_V_d0),
    .q0(conv_2_out_c_7_3_V_q0),
    .address1(conv_2_out_c_7_3_V_address1),
    .ce1(conv_2_out_c_7_3_V_ce1),
    .we1(conv_2_out_c_7_3_V_we1),
    .d1(conv_2_out_c_7_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_4_V_address0),
    .ce0(conv_2_out_c_7_4_V_ce0),
    .we0(conv_2_out_c_7_4_V_we0),
    .d0(conv_2_out_c_7_4_V_d0),
    .q0(conv_2_out_c_7_4_V_q0),
    .address1(conv_2_out_c_7_4_V_address1),
    .ce1(conv_2_out_c_7_4_V_ce1),
    .we1(conv_2_out_c_7_4_V_we1),
    .d1(conv_2_out_c_7_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_5_V_address0),
    .ce0(conv_2_out_c_7_5_V_ce0),
    .we0(conv_2_out_c_7_5_V_we0),
    .d0(conv_2_out_c_7_5_V_d0),
    .q0(conv_2_out_c_7_5_V_q0),
    .address1(conv_2_out_c_7_5_V_address1),
    .ce1(conv_2_out_c_7_5_V_ce1),
    .we1(conv_2_out_c_7_5_V_we1),
    .d1(conv_2_out_c_7_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_6_V_address0),
    .ce0(conv_2_out_c_7_6_V_ce0),
    .we0(conv_2_out_c_7_6_V_we0),
    .d0(conv_2_out_c_7_6_V_d0),
    .q0(conv_2_out_c_7_6_V_q0),
    .address1(conv_2_out_c_7_6_V_address1),
    .ce1(conv_2_out_c_7_6_V_ce1),
    .we1(conv_2_out_c_7_6_V_we1),
    .d1(conv_2_out_c_7_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_7_V_address0),
    .ce0(conv_2_out_c_7_7_V_ce0),
    .we0(conv_2_out_c_7_7_V_we0),
    .d0(conv_2_out_c_7_7_V_d0),
    .q0(conv_2_out_c_7_7_V_q0),
    .address1(conv_2_out_c_7_7_V_address1),
    .ce1(conv_2_out_c_7_7_V_ce1),
    .we1(conv_2_out_c_7_7_V_we1),
    .d1(conv_2_out_c_7_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_8_V_address0),
    .ce0(conv_2_out_c_7_8_V_ce0),
    .we0(conv_2_out_c_7_8_V_we0),
    .d0(conv_2_out_c_7_8_V_d0),
    .q0(conv_2_out_c_7_8_V_q0),
    .address1(conv_2_out_c_7_8_V_address1),
    .ce1(conv_2_out_c_7_8_V_ce1),
    .we1(conv_2_out_c_7_8_V_we1),
    .d1(conv_2_out_c_7_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_7_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_7_9_V_address0),
    .ce0(conv_2_out_c_7_9_V_ce0),
    .we0(conv_2_out_c_7_9_V_we0),
    .d0(conv_2_out_c_7_9_V_d0),
    .q0(conv_2_out_c_7_9_V_q0),
    .address1(conv_2_out_c_7_9_V_address1),
    .ce1(conv_2_out_c_7_9_V_ce1),
    .we1(conv_2_out_c_7_9_V_we1),
    .d1(conv_2_out_c_7_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_0_V_address0),
    .ce0(conv_2_out_c_8_0_V_ce0),
    .we0(conv_2_out_c_8_0_V_we0),
    .d0(conv_2_out_c_8_0_V_d0),
    .q0(conv_2_out_c_8_0_V_q0),
    .address1(conv_2_out_c_8_0_V_address1),
    .ce1(conv_2_out_c_8_0_V_ce1),
    .we1(conv_2_out_c_8_0_V_we1),
    .d1(conv_2_out_c_8_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_1_V_address0),
    .ce0(conv_2_out_c_8_1_V_ce0),
    .we0(conv_2_out_c_8_1_V_we0),
    .d0(conv_2_out_c_8_1_V_d0),
    .q0(conv_2_out_c_8_1_V_q0),
    .address1(conv_2_out_c_8_1_V_address1),
    .ce1(conv_2_out_c_8_1_V_ce1),
    .we1(conv_2_out_c_8_1_V_we1),
    .d1(conv_2_out_c_8_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_2_V_address0),
    .ce0(conv_2_out_c_8_2_V_ce0),
    .we0(conv_2_out_c_8_2_V_we0),
    .d0(conv_2_out_c_8_2_V_d0),
    .q0(conv_2_out_c_8_2_V_q0),
    .address1(conv_2_out_c_8_2_V_address1),
    .ce1(conv_2_out_c_8_2_V_ce1),
    .we1(conv_2_out_c_8_2_V_we1),
    .d1(conv_2_out_c_8_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_3_V_address0),
    .ce0(conv_2_out_c_8_3_V_ce0),
    .we0(conv_2_out_c_8_3_V_we0),
    .d0(conv_2_out_c_8_3_V_d0),
    .q0(conv_2_out_c_8_3_V_q0),
    .address1(conv_2_out_c_8_3_V_address1),
    .ce1(conv_2_out_c_8_3_V_ce1),
    .we1(conv_2_out_c_8_3_V_we1),
    .d1(conv_2_out_c_8_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_4_V_address0),
    .ce0(conv_2_out_c_8_4_V_ce0),
    .we0(conv_2_out_c_8_4_V_we0),
    .d0(conv_2_out_c_8_4_V_d0),
    .q0(conv_2_out_c_8_4_V_q0),
    .address1(conv_2_out_c_8_4_V_address1),
    .ce1(conv_2_out_c_8_4_V_ce1),
    .we1(conv_2_out_c_8_4_V_we1),
    .d1(conv_2_out_c_8_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_5_V_address0),
    .ce0(conv_2_out_c_8_5_V_ce0),
    .we0(conv_2_out_c_8_5_V_we0),
    .d0(conv_2_out_c_8_5_V_d0),
    .q0(conv_2_out_c_8_5_V_q0),
    .address1(conv_2_out_c_8_5_V_address1),
    .ce1(conv_2_out_c_8_5_V_ce1),
    .we1(conv_2_out_c_8_5_V_we1),
    .d1(conv_2_out_c_8_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_6_V_address0),
    .ce0(conv_2_out_c_8_6_V_ce0),
    .we0(conv_2_out_c_8_6_V_we0),
    .d0(conv_2_out_c_8_6_V_d0),
    .q0(conv_2_out_c_8_6_V_q0),
    .address1(conv_2_out_c_8_6_V_address1),
    .ce1(conv_2_out_c_8_6_V_ce1),
    .we1(conv_2_out_c_8_6_V_we1),
    .d1(conv_2_out_c_8_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_7_V_address0),
    .ce0(conv_2_out_c_8_7_V_ce0),
    .we0(conv_2_out_c_8_7_V_we0),
    .d0(conv_2_out_c_8_7_V_d0),
    .q0(conv_2_out_c_8_7_V_q0),
    .address1(conv_2_out_c_8_7_V_address1),
    .ce1(conv_2_out_c_8_7_V_ce1),
    .we1(conv_2_out_c_8_7_V_we1),
    .d1(conv_2_out_c_8_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_8_V_address0),
    .ce0(conv_2_out_c_8_8_V_ce0),
    .we0(conv_2_out_c_8_8_V_we0),
    .d0(conv_2_out_c_8_8_V_d0),
    .q0(conv_2_out_c_8_8_V_q0),
    .address1(conv_2_out_c_8_8_V_address1),
    .ce1(conv_2_out_c_8_8_V_ce1),
    .we1(conv_2_out_c_8_8_V_we1),
    .d1(conv_2_out_c_8_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_8_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_8_9_V_address0),
    .ce0(conv_2_out_c_8_9_V_ce0),
    .we0(conv_2_out_c_8_9_V_we0),
    .d0(conv_2_out_c_8_9_V_d0),
    .q0(conv_2_out_c_8_9_V_q0),
    .address1(conv_2_out_c_8_9_V_address1),
    .ce1(conv_2_out_c_8_9_V_ce1),
    .we1(conv_2_out_c_8_9_V_we1),
    .d1(conv_2_out_c_8_9_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_0_V_address0),
    .ce0(conv_2_out_c_9_0_V_ce0),
    .we0(conv_2_out_c_9_0_V_we0),
    .d0(conv_2_out_c_9_0_V_d0),
    .q0(conv_2_out_c_9_0_V_q0),
    .address1(conv_2_out_c_9_0_V_address1),
    .ce1(conv_2_out_c_9_0_V_ce1),
    .we1(conv_2_out_c_9_0_V_we1),
    .d1(conv_2_out_c_9_0_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_1_V_address0),
    .ce0(conv_2_out_c_9_1_V_ce0),
    .we0(conv_2_out_c_9_1_V_we0),
    .d0(conv_2_out_c_9_1_V_d0),
    .q0(conv_2_out_c_9_1_V_q0),
    .address1(conv_2_out_c_9_1_V_address1),
    .ce1(conv_2_out_c_9_1_V_ce1),
    .we1(conv_2_out_c_9_1_V_we1),
    .d1(conv_2_out_c_9_1_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_2_V_address0),
    .ce0(conv_2_out_c_9_2_V_ce0),
    .we0(conv_2_out_c_9_2_V_we0),
    .d0(conv_2_out_c_9_2_V_d0),
    .q0(conv_2_out_c_9_2_V_q0),
    .address1(conv_2_out_c_9_2_V_address1),
    .ce1(conv_2_out_c_9_2_V_ce1),
    .we1(conv_2_out_c_9_2_V_we1),
    .d1(conv_2_out_c_9_2_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_3_V_address0),
    .ce0(conv_2_out_c_9_3_V_ce0),
    .we0(conv_2_out_c_9_3_V_we0),
    .d0(conv_2_out_c_9_3_V_d0),
    .q0(conv_2_out_c_9_3_V_q0),
    .address1(conv_2_out_c_9_3_V_address1),
    .ce1(conv_2_out_c_9_3_V_ce1),
    .we1(conv_2_out_c_9_3_V_we1),
    .d1(conv_2_out_c_9_3_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_4_V_address0),
    .ce0(conv_2_out_c_9_4_V_ce0),
    .we0(conv_2_out_c_9_4_V_we0),
    .d0(conv_2_out_c_9_4_V_d0),
    .q0(conv_2_out_c_9_4_V_q0),
    .address1(conv_2_out_c_9_4_V_address1),
    .ce1(conv_2_out_c_9_4_V_ce1),
    .we1(conv_2_out_c_9_4_V_we1),
    .d1(conv_2_out_c_9_4_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_5_V_address0),
    .ce0(conv_2_out_c_9_5_V_ce0),
    .we0(conv_2_out_c_9_5_V_we0),
    .d0(conv_2_out_c_9_5_V_d0),
    .q0(conv_2_out_c_9_5_V_q0),
    .address1(conv_2_out_c_9_5_V_address1),
    .ce1(conv_2_out_c_9_5_V_ce1),
    .we1(conv_2_out_c_9_5_V_we1),
    .d1(conv_2_out_c_9_5_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_6_V_address0),
    .ce0(conv_2_out_c_9_6_V_ce0),
    .we0(conv_2_out_c_9_6_V_we0),
    .d0(conv_2_out_c_9_6_V_d0),
    .q0(conv_2_out_c_9_6_V_q0),
    .address1(conv_2_out_c_9_6_V_address1),
    .ce1(conv_2_out_c_9_6_V_ce1),
    .we1(conv_2_out_c_9_6_V_we1),
    .d1(conv_2_out_c_9_6_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_7_V_address0),
    .ce0(conv_2_out_c_9_7_V_ce0),
    .we0(conv_2_out_c_9_7_V_we0),
    .d0(conv_2_out_c_9_7_V_d0),
    .q0(conv_2_out_c_9_7_V_q0),
    .address1(conv_2_out_c_9_7_V_address1),
    .ce1(conv_2_out_c_9_7_V_ce1),
    .we1(conv_2_out_c_9_7_V_we1),
    .d1(conv_2_out_c_9_7_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_8_V_address0),
    .ce0(conv_2_out_c_9_8_V_ce0),
    .we0(conv_2_out_c_9_8_V_we0),
    .d0(conv_2_out_c_9_8_V_d0),
    .q0(conv_2_out_c_9_8_V_q0),
    .address1(conv_2_out_c_9_8_V_address1),
    .ce1(conv_2_out_c_9_8_V_ce1),
    .we1(conv_2_out_c_9_8_V_we1),
    .d1(conv_2_out_c_9_8_V_d1)
);

cnn_conv_2_out_c_c9D #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_out_c_9_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_out_c_9_9_V_address0),
    .ce0(conv_2_out_c_9_9_V_ce0),
    .we0(conv_2_out_c_9_9_V_we0),
    .d0(conv_2_out_c_9_9_V_d0),
    .q0(conv_2_out_c_9_9_V_q0),
    .address1(conv_2_out_c_9_9_V_address1),
    .ce1(conv_2_out_c_9_9_V_ce1),
    .we1(conv_2_out_c_9_9_V_we1),
    .d1(conv_2_out_c_9_9_V_d1)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_0_0_address0),
    .ce0(max_pool_2_out_0_0_ce0),
    .we0(max_pool_2_out_0_0_we0),
    .d0(max_pool_2_out_0_0_d0),
    .q0(max_pool_2_out_0_0_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_0_1_address0),
    .ce0(max_pool_2_out_0_1_ce0),
    .we0(max_pool_2_out_0_1_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0),
    .q0(max_pool_2_out_0_1_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_0_2_address0),
    .ce0(max_pool_2_out_0_2_ce0),
    .we0(max_pool_2_out_0_2_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0),
    .q0(max_pool_2_out_0_2_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_0_3_address0),
    .ce0(max_pool_2_out_0_3_ce0),
    .we0(max_pool_2_out_0_3_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0),
    .q0(max_pool_2_out_0_3_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_0_4_address0),
    .ce0(max_pool_2_out_0_4_ce0),
    .we0(max_pool_2_out_0_4_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0),
    .q0(max_pool_2_out_0_4_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_1_0_address0),
    .ce0(max_pool_2_out_1_0_ce0),
    .we0(max_pool_2_out_1_0_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0),
    .q0(max_pool_2_out_1_0_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_1_1_address0),
    .ce0(max_pool_2_out_1_1_ce0),
    .we0(max_pool_2_out_1_1_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0),
    .q0(max_pool_2_out_1_1_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_1_2_address0),
    .ce0(max_pool_2_out_1_2_ce0),
    .we0(max_pool_2_out_1_2_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0),
    .q0(max_pool_2_out_1_2_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_1_3_address0),
    .ce0(max_pool_2_out_1_3_ce0),
    .we0(max_pool_2_out_1_3_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0),
    .q0(max_pool_2_out_1_3_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_1_4_address0),
    .ce0(max_pool_2_out_1_4_ce0),
    .we0(max_pool_2_out_1_4_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0),
    .q0(max_pool_2_out_1_4_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_2_0_address0),
    .ce0(max_pool_2_out_2_0_ce0),
    .we0(max_pool_2_out_2_0_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0),
    .q0(max_pool_2_out_2_0_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_2_1_address0),
    .ce0(max_pool_2_out_2_1_ce0),
    .we0(max_pool_2_out_2_1_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0),
    .q0(max_pool_2_out_2_1_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_2_2_address0),
    .ce0(max_pool_2_out_2_2_ce0),
    .we0(max_pool_2_out_2_2_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0),
    .q0(max_pool_2_out_2_2_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_2_3_address0),
    .ce0(max_pool_2_out_2_3_ce0),
    .we0(max_pool_2_out_2_3_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0),
    .q0(max_pool_2_out_2_3_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_2_4_address0),
    .ce0(max_pool_2_out_2_4_ce0),
    .we0(max_pool_2_out_2_4_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0),
    .q0(max_pool_2_out_2_4_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_3_0_address0),
    .ce0(max_pool_2_out_3_0_ce0),
    .we0(max_pool_2_out_3_0_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0),
    .q0(max_pool_2_out_3_0_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_3_1_address0),
    .ce0(max_pool_2_out_3_1_ce0),
    .we0(max_pool_2_out_3_1_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0),
    .q0(max_pool_2_out_3_1_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_3_2_address0),
    .ce0(max_pool_2_out_3_2_ce0),
    .we0(max_pool_2_out_3_2_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0),
    .q0(max_pool_2_out_3_2_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_3_3_address0),
    .ce0(max_pool_2_out_3_3_ce0),
    .we0(max_pool_2_out_3_3_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0),
    .q0(max_pool_2_out_3_3_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_3_4_address0),
    .ce0(max_pool_2_out_3_4_ce0),
    .we0(max_pool_2_out_3_4_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0),
    .q0(max_pool_2_out_3_4_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_4_0_address0),
    .ce0(max_pool_2_out_4_0_ce0),
    .we0(max_pool_2_out_4_0_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0),
    .q0(max_pool_2_out_4_0_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_4_1_address0),
    .ce0(max_pool_2_out_4_1_ce0),
    .we0(max_pool_2_out_4_1_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0),
    .q0(max_pool_2_out_4_1_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_4_2_address0),
    .ce0(max_pool_2_out_4_2_ce0),
    .we0(max_pool_2_out_4_2_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0),
    .q0(max_pool_2_out_4_2_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_4_3_address0),
    .ce0(max_pool_2_out_4_3_ce0),
    .we0(max_pool_2_out_4_3_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0),
    .q0(max_pool_2_out_4_3_q0)
);

cnn_max_pool_1_oucFz #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
max_pool_2_out_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_4_4_address0),
    .ce0(max_pool_2_out_4_4_ce0),
    .we0(max_pool_2_out_4_4_we0),
    .d0(grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0),
    .q0(max_pool_2_out_4_4_q0)
);

cnn_max_pool_2_oufaY #(
    .DataWidth( 14 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_pool_2_out_c_V_address0),
    .ce0(max_pool_2_out_c_V_ce0),
    .we0(max_pool_2_out_c_V_we0),
    .d0(max_pool_2_out_c_V_d0),
    .q0(max_pool_2_out_c_V_q0)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_0_V_address0),
    .ce0(flat_array_0_V_ce0),
    .we0(flat_array_0_V_we0),
    .d0(flat_array_0_V_d0),
    .q0(flat_array_0_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_0_V_address1),
    .ce1(flat_array_0_V_ce1),
    .q1(flat_array_0_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_1_V_address0),
    .ce0(flat_array_1_V_ce0),
    .we0(flat_array_1_V_we0),
    .d0(grp_flat_fu_18373_flat_array_1_V_d0),
    .q0(flat_array_1_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_1_V_address1),
    .ce1(flat_array_1_V_ce1),
    .q1(flat_array_1_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_2_V_address0),
    .ce0(flat_array_2_V_ce0),
    .we0(flat_array_2_V_we0),
    .d0(grp_flat_fu_18373_flat_array_2_V_d0),
    .q0(flat_array_2_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_2_V_address1),
    .ce1(flat_array_2_V_ce1),
    .q1(flat_array_2_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_3_V_address0),
    .ce0(flat_array_3_V_ce0),
    .we0(flat_array_3_V_we0),
    .d0(grp_flat_fu_18373_flat_array_3_V_d0),
    .q0(flat_array_3_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_3_V_address1),
    .ce1(flat_array_3_V_ce1),
    .q1(flat_array_3_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_4_V_address0),
    .ce0(flat_array_4_V_ce0),
    .we0(flat_array_4_V_we0),
    .d0(grp_flat_fu_18373_flat_array_4_V_d0),
    .q0(flat_array_4_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_4_V_address1),
    .ce1(flat_array_4_V_ce1),
    .q1(flat_array_4_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_5_V_address0),
    .ce0(flat_array_5_V_ce0),
    .we0(flat_array_5_V_we0),
    .d0(grp_flat_fu_18373_flat_array_5_V_d0),
    .q0(flat_array_5_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_5_V_address1),
    .ce1(flat_array_5_V_ce1),
    .q1(flat_array_5_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_6_V_address0),
    .ce0(flat_array_6_V_ce0),
    .we0(flat_array_6_V_we0),
    .d0(grp_flat_fu_18373_flat_array_6_V_d0),
    .q0(flat_array_6_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_6_V_address1),
    .ce1(flat_array_6_V_ce1),
    .q1(flat_array_6_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_7_V_address0),
    .ce0(flat_array_7_V_ce0),
    .we0(flat_array_7_V_we0),
    .d0(grp_flat_fu_18373_flat_array_7_V_d0),
    .q0(flat_array_7_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_7_V_address1),
    .ce1(flat_array_7_V_ce1),
    .q1(flat_array_7_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_8_V_address0),
    .ce0(flat_array_8_V_ce0),
    .we0(flat_array_8_V_we0),
    .d0(grp_flat_fu_18373_flat_array_8_V_d0),
    .q0(flat_array_8_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_8_V_address1),
    .ce1(flat_array_8_V_ce1),
    .q1(flat_array_8_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_9_V_address0),
    .ce0(flat_array_9_V_ce0),
    .we0(flat_array_9_V_we0),
    .d0(grp_flat_fu_18373_flat_array_9_V_d0),
    .q0(flat_array_9_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_9_V_address1),
    .ce1(flat_array_9_V_ce1),
    .q1(flat_array_9_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_10_V_address0),
    .ce0(flat_array_10_V_ce0),
    .we0(flat_array_10_V_we0),
    .d0(grp_flat_fu_18373_flat_array_10_V_d0),
    .q0(flat_array_10_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_10_V_address1),
    .ce1(flat_array_10_V_ce1),
    .q1(flat_array_10_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_11_V_address0),
    .ce0(flat_array_11_V_ce0),
    .we0(flat_array_11_V_we0),
    .d0(grp_flat_fu_18373_flat_array_11_V_d0),
    .q0(flat_array_11_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_11_V_address1),
    .ce1(flat_array_11_V_ce1),
    .q1(flat_array_11_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_12_V_address0),
    .ce0(flat_array_12_V_ce0),
    .we0(flat_array_12_V_we0),
    .d0(grp_flat_fu_18373_flat_array_12_V_d0),
    .q0(flat_array_12_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_12_V_address1),
    .ce1(flat_array_12_V_ce1),
    .q1(flat_array_12_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_13_V_address0),
    .ce0(flat_array_13_V_ce0),
    .we0(flat_array_13_V_we0),
    .d0(grp_flat_fu_18373_flat_array_13_V_d0),
    .q0(flat_array_13_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_13_V_address1),
    .ce1(flat_array_13_V_ce1),
    .q1(flat_array_13_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_14_V_address0),
    .ce0(flat_array_14_V_ce0),
    .we0(flat_array_14_V_we0),
    .d0(grp_flat_fu_18373_flat_array_14_V_d0),
    .q0(flat_array_14_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_14_V_address1),
    .ce1(flat_array_14_V_ce1),
    .q1(flat_array_14_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_15_V_address0),
    .ce0(flat_array_15_V_ce0),
    .we0(flat_array_15_V_we0),
    .d0(grp_flat_fu_18373_flat_array_15_V_d0),
    .q0(flat_array_15_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_15_V_address1),
    .ce1(flat_array_15_V_ce1),
    .q1(flat_array_15_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_16_V_address0),
    .ce0(flat_array_16_V_ce0),
    .we0(flat_array_16_V_we0),
    .d0(grp_flat_fu_18373_flat_array_16_V_d0),
    .q0(flat_array_16_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_16_V_address1),
    .ce1(flat_array_16_V_ce1),
    .q1(flat_array_16_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_17_V_address0),
    .ce0(flat_array_17_V_ce0),
    .we0(flat_array_17_V_we0),
    .d0(grp_flat_fu_18373_flat_array_17_V_d0),
    .q0(flat_array_17_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_17_V_address1),
    .ce1(flat_array_17_V_ce1),
    .q1(flat_array_17_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_18_V_address0),
    .ce0(flat_array_18_V_ce0),
    .we0(flat_array_18_V_we0),
    .d0(grp_flat_fu_18373_flat_array_18_V_d0),
    .q0(flat_array_18_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_18_V_address1),
    .ce1(flat_array_18_V_ce1),
    .q1(flat_array_18_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_19_V_address0),
    .ce0(flat_array_19_V_ce0),
    .we0(flat_array_19_V_we0),
    .d0(grp_flat_fu_18373_flat_array_19_V_d0),
    .q0(flat_array_19_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_19_V_address1),
    .ce1(flat_array_19_V_ce1),
    .q1(flat_array_19_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_20_V_address0),
    .ce0(flat_array_20_V_ce0),
    .we0(flat_array_20_V_we0),
    .d0(grp_flat_fu_18373_flat_array_20_V_d0),
    .q0(flat_array_20_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_20_V_address1),
    .ce1(flat_array_20_V_ce1),
    .q1(flat_array_20_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_21_V_address0),
    .ce0(flat_array_21_V_ce0),
    .we0(flat_array_21_V_we0),
    .d0(grp_flat_fu_18373_flat_array_21_V_d0),
    .q0(flat_array_21_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_21_V_address1),
    .ce1(flat_array_21_V_ce1),
    .q1(flat_array_21_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_22_V_address0),
    .ce0(flat_array_22_V_ce0),
    .we0(flat_array_22_V_we0),
    .d0(grp_flat_fu_18373_flat_array_22_V_d0),
    .q0(flat_array_22_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_22_V_address1),
    .ce1(flat_array_22_V_ce1),
    .q1(flat_array_22_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_23_V_address0),
    .ce0(flat_array_23_V_ce0),
    .we0(flat_array_23_V_we0),
    .d0(grp_flat_fu_18373_flat_array_23_V_d0),
    .q0(flat_array_23_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_23_V_address1),
    .ce1(flat_array_23_V_ce1),
    .q1(flat_array_23_V_q1)
);

cnn_flat_array_0_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
flat_array_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flat_array_24_V_address0),
    .ce0(flat_array_24_V_ce0),
    .we0(flat_array_24_V_we0),
    .d0(grp_flat_fu_18373_flat_array_24_V_d0),
    .q0(flat_array_24_V_q0),
    .address1(grp_dense_1_fu_18155_flat_array_24_V_address1),
    .ce1(flat_array_24_V_ce1),
    .q1(flat_array_24_V_q1)
);

cnn_dense_1_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 13 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_prediction_V #(
    .DataWidth( 14 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_2 grp_conv_2_fu_17966(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_2_fu_17966_ap_start),
    .ap_done(grp_conv_2_fu_17966_ap_done),
    .ap_idle(grp_conv_2_fu_17966_ap_idle),
    .ap_ready(grp_conv_2_fu_17966_ap_ready),
    .input_0_0_0_V_address0(grp_conv_2_fu_17966_input_0_0_0_V_address0),
    .input_0_0_0_V_ce0(grp_conv_2_fu_17966_input_0_0_0_V_ce0),
    .input_0_0_0_V_q0(max_pool_1_out_c_0_s_q0),
    .input_0_0_1_V_address0(grp_conv_2_fu_17966_input_0_0_1_V_address0),
    .input_0_0_1_V_ce0(grp_conv_2_fu_17966_input_0_0_1_V_ce0),
    .input_0_0_1_V_q0(max_pool_1_out_c_0_2_q0),
    .input_0_0_2_V_address0(grp_conv_2_fu_17966_input_0_0_2_V_address0),
    .input_0_0_2_V_ce0(grp_conv_2_fu_17966_input_0_0_2_V_ce0),
    .input_0_0_2_V_q0(max_pool_1_out_c_0_3_q0),
    .input_0_0_3_V_address0(grp_conv_2_fu_17966_input_0_0_3_V_address0),
    .input_0_0_3_V_ce0(grp_conv_2_fu_17966_input_0_0_3_V_ce0),
    .input_0_0_3_V_q0(max_pool_1_out_c_0_4_q0),
    .input_0_0_4_V_address0(grp_conv_2_fu_17966_input_0_0_4_V_address0),
    .input_0_0_4_V_ce0(grp_conv_2_fu_17966_input_0_0_4_V_ce0),
    .input_0_0_4_V_q0(max_pool_1_out_c_0_5_q0),
    .input_0_0_5_V_address0(grp_conv_2_fu_17966_input_0_0_5_V_address0),
    .input_0_0_5_V_ce0(grp_conv_2_fu_17966_input_0_0_5_V_ce0),
    .input_0_0_5_V_q0(max_pool_1_out_c_0_6_q0),
    .input_0_1_0_V_address0(grp_conv_2_fu_17966_input_0_1_0_V_address0),
    .input_0_1_0_V_ce0(grp_conv_2_fu_17966_input_0_1_0_V_ce0),
    .input_0_1_0_V_q0(max_pool_1_out_c_0_7_q0),
    .input_0_1_1_V_address0(grp_conv_2_fu_17966_input_0_1_1_V_address0),
    .input_0_1_1_V_ce0(grp_conv_2_fu_17966_input_0_1_1_V_ce0),
    .input_0_1_1_V_q0(max_pool_1_out_c_0_8_q0),
    .input_0_1_2_V_address0(grp_conv_2_fu_17966_input_0_1_2_V_address0),
    .input_0_1_2_V_ce0(grp_conv_2_fu_17966_input_0_1_2_V_ce0),
    .input_0_1_2_V_q0(max_pool_1_out_c_0_9_q0),
    .input_0_1_3_V_address0(grp_conv_2_fu_17966_input_0_1_3_V_address0),
    .input_0_1_3_V_ce0(grp_conv_2_fu_17966_input_0_1_3_V_ce0),
    .input_0_1_3_V_q0(max_pool_1_out_c_0_10_q0),
    .input_0_1_4_V_address0(grp_conv_2_fu_17966_input_0_1_4_V_address0),
    .input_0_1_4_V_ce0(grp_conv_2_fu_17966_input_0_1_4_V_ce0),
    .input_0_1_4_V_q0(max_pool_1_out_c_0_11_q0),
    .input_0_1_5_V_address0(grp_conv_2_fu_17966_input_0_1_5_V_address0),
    .input_0_1_5_V_ce0(grp_conv_2_fu_17966_input_0_1_5_V_ce0),
    .input_0_1_5_V_q0(max_pool_1_out_c_0_12_q0),
    .input_0_2_0_V_address0(grp_conv_2_fu_17966_input_0_2_0_V_address0),
    .input_0_2_0_V_ce0(grp_conv_2_fu_17966_input_0_2_0_V_ce0),
    .input_0_2_0_V_q0(max_pool_1_out_c_0_13_q0),
    .input_0_2_1_V_address0(grp_conv_2_fu_17966_input_0_2_1_V_address0),
    .input_0_2_1_V_ce0(grp_conv_2_fu_17966_input_0_2_1_V_ce0),
    .input_0_2_1_V_q0(max_pool_1_out_c_0_14_q0),
    .input_0_2_2_V_address0(grp_conv_2_fu_17966_input_0_2_2_V_address0),
    .input_0_2_2_V_ce0(grp_conv_2_fu_17966_input_0_2_2_V_ce0),
    .input_0_2_2_V_q0(max_pool_1_out_c_0_15_q0),
    .input_0_2_3_V_address0(grp_conv_2_fu_17966_input_0_2_3_V_address0),
    .input_0_2_3_V_ce0(grp_conv_2_fu_17966_input_0_2_3_V_ce0),
    .input_0_2_3_V_q0(max_pool_1_out_c_0_16_q0),
    .input_0_2_4_V_address0(grp_conv_2_fu_17966_input_0_2_4_V_address0),
    .input_0_2_4_V_ce0(grp_conv_2_fu_17966_input_0_2_4_V_ce0),
    .input_0_2_4_V_q0(max_pool_1_out_c_0_17_q0),
    .input_0_2_5_V_address0(grp_conv_2_fu_17966_input_0_2_5_V_address0),
    .input_0_2_5_V_ce0(grp_conv_2_fu_17966_input_0_2_5_V_ce0),
    .input_0_2_5_V_q0(max_pool_1_out_c_0_18_q0),
    .input_1_0_0_V_address0(grp_conv_2_fu_17966_input_1_0_0_V_address0),
    .input_1_0_0_V_ce0(grp_conv_2_fu_17966_input_1_0_0_V_ce0),
    .input_1_0_0_V_q0(max_pool_1_out_c_1_s_q0),
    .input_1_0_1_V_address0(grp_conv_2_fu_17966_input_1_0_1_V_address0),
    .input_1_0_1_V_ce0(grp_conv_2_fu_17966_input_1_0_1_V_ce0),
    .input_1_0_1_V_q0(max_pool_1_out_c_1_1_q0),
    .input_1_0_2_V_address0(grp_conv_2_fu_17966_input_1_0_2_V_address0),
    .input_1_0_2_V_ce0(grp_conv_2_fu_17966_input_1_0_2_V_ce0),
    .input_1_0_2_V_q0(max_pool_1_out_c_1_2_q0),
    .input_1_0_3_V_address0(grp_conv_2_fu_17966_input_1_0_3_V_address0),
    .input_1_0_3_V_ce0(grp_conv_2_fu_17966_input_1_0_3_V_ce0),
    .input_1_0_3_V_q0(max_pool_1_out_c_1_3_q0),
    .input_1_0_4_V_address0(grp_conv_2_fu_17966_input_1_0_4_V_address0),
    .input_1_0_4_V_ce0(grp_conv_2_fu_17966_input_1_0_4_V_ce0),
    .input_1_0_4_V_q0(max_pool_1_out_c_1_4_q0),
    .input_1_0_5_V_address0(grp_conv_2_fu_17966_input_1_0_5_V_address0),
    .input_1_0_5_V_ce0(grp_conv_2_fu_17966_input_1_0_5_V_ce0),
    .input_1_0_5_V_q0(max_pool_1_out_c_1_5_q0),
    .input_1_1_0_V_address0(grp_conv_2_fu_17966_input_1_1_0_V_address0),
    .input_1_1_0_V_ce0(grp_conv_2_fu_17966_input_1_1_0_V_ce0),
    .input_1_1_0_V_q0(max_pool_1_out_c_1_6_q0),
    .input_1_1_1_V_address0(grp_conv_2_fu_17966_input_1_1_1_V_address0),
    .input_1_1_1_V_ce0(grp_conv_2_fu_17966_input_1_1_1_V_ce0),
    .input_1_1_1_V_q0(max_pool_1_out_c_1_7_q0),
    .input_1_1_2_V_address0(grp_conv_2_fu_17966_input_1_1_2_V_address0),
    .input_1_1_2_V_ce0(grp_conv_2_fu_17966_input_1_1_2_V_ce0),
    .input_1_1_2_V_q0(max_pool_1_out_c_1_8_q0),
    .input_1_1_3_V_address0(grp_conv_2_fu_17966_input_1_1_3_V_address0),
    .input_1_1_3_V_ce0(grp_conv_2_fu_17966_input_1_1_3_V_ce0),
    .input_1_1_3_V_q0(max_pool_1_out_c_1_9_q0),
    .input_1_1_4_V_address0(grp_conv_2_fu_17966_input_1_1_4_V_address0),
    .input_1_1_4_V_ce0(grp_conv_2_fu_17966_input_1_1_4_V_ce0),
    .input_1_1_4_V_q0(max_pool_1_out_c_1_10_q0),
    .input_1_1_5_V_address0(grp_conv_2_fu_17966_input_1_1_5_V_address0),
    .input_1_1_5_V_ce0(grp_conv_2_fu_17966_input_1_1_5_V_ce0),
    .input_1_1_5_V_q0(max_pool_1_out_c_1_11_q0),
    .input_1_2_0_V_address0(grp_conv_2_fu_17966_input_1_2_0_V_address0),
    .input_1_2_0_V_ce0(grp_conv_2_fu_17966_input_1_2_0_V_ce0),
    .input_1_2_0_V_q0(max_pool_1_out_c_1_12_q0),
    .input_1_2_1_V_address0(grp_conv_2_fu_17966_input_1_2_1_V_address0),
    .input_1_2_1_V_ce0(grp_conv_2_fu_17966_input_1_2_1_V_ce0),
    .input_1_2_1_V_q0(max_pool_1_out_c_1_13_q0),
    .input_1_2_2_V_address0(grp_conv_2_fu_17966_input_1_2_2_V_address0),
    .input_1_2_2_V_ce0(grp_conv_2_fu_17966_input_1_2_2_V_ce0),
    .input_1_2_2_V_q0(max_pool_1_out_c_1_14_q0),
    .input_1_2_3_V_address0(grp_conv_2_fu_17966_input_1_2_3_V_address0),
    .input_1_2_3_V_ce0(grp_conv_2_fu_17966_input_1_2_3_V_ce0),
    .input_1_2_3_V_q0(max_pool_1_out_c_1_15_q0),
    .input_1_2_4_V_address0(grp_conv_2_fu_17966_input_1_2_4_V_address0),
    .input_1_2_4_V_ce0(grp_conv_2_fu_17966_input_1_2_4_V_ce0),
    .input_1_2_4_V_q0(max_pool_1_out_c_1_16_q0),
    .input_1_2_5_V_address0(grp_conv_2_fu_17966_input_1_2_5_V_address0),
    .input_1_2_5_V_ce0(grp_conv_2_fu_17966_input_1_2_5_V_ce0),
    .input_1_2_5_V_q0(max_pool_1_out_c_1_17_q0),
    .input_2_0_0_V_address0(grp_conv_2_fu_17966_input_2_0_0_V_address0),
    .input_2_0_0_V_ce0(grp_conv_2_fu_17966_input_2_0_0_V_ce0),
    .input_2_0_0_V_q0(max_pool_1_out_c_2_s_q0),
    .input_2_0_1_V_address0(grp_conv_2_fu_17966_input_2_0_1_V_address0),
    .input_2_0_1_V_ce0(grp_conv_2_fu_17966_input_2_0_1_V_ce0),
    .input_2_0_1_V_q0(max_pool_1_out_c_2_1_q0),
    .input_2_0_2_V_address0(grp_conv_2_fu_17966_input_2_0_2_V_address0),
    .input_2_0_2_V_ce0(grp_conv_2_fu_17966_input_2_0_2_V_ce0),
    .input_2_0_2_V_q0(max_pool_1_out_c_2_2_q0),
    .input_2_0_3_V_address0(grp_conv_2_fu_17966_input_2_0_3_V_address0),
    .input_2_0_3_V_ce0(grp_conv_2_fu_17966_input_2_0_3_V_ce0),
    .input_2_0_3_V_q0(max_pool_1_out_c_2_3_q0),
    .input_2_0_4_V_address0(grp_conv_2_fu_17966_input_2_0_4_V_address0),
    .input_2_0_4_V_ce0(grp_conv_2_fu_17966_input_2_0_4_V_ce0),
    .input_2_0_4_V_q0(max_pool_1_out_c_2_4_q0),
    .input_2_0_5_V_address0(grp_conv_2_fu_17966_input_2_0_5_V_address0),
    .input_2_0_5_V_ce0(grp_conv_2_fu_17966_input_2_0_5_V_ce0),
    .input_2_0_5_V_q0(max_pool_1_out_c_2_5_q0),
    .input_2_1_0_V_address0(grp_conv_2_fu_17966_input_2_1_0_V_address0),
    .input_2_1_0_V_ce0(grp_conv_2_fu_17966_input_2_1_0_V_ce0),
    .input_2_1_0_V_q0(max_pool_1_out_c_2_6_q0),
    .input_2_1_1_V_address0(grp_conv_2_fu_17966_input_2_1_1_V_address0),
    .input_2_1_1_V_ce0(grp_conv_2_fu_17966_input_2_1_1_V_ce0),
    .input_2_1_1_V_q0(max_pool_1_out_c_2_7_q0),
    .input_2_1_2_V_address0(grp_conv_2_fu_17966_input_2_1_2_V_address0),
    .input_2_1_2_V_ce0(grp_conv_2_fu_17966_input_2_1_2_V_ce0),
    .input_2_1_2_V_q0(max_pool_1_out_c_2_8_q0),
    .input_2_1_3_V_address0(grp_conv_2_fu_17966_input_2_1_3_V_address0),
    .input_2_1_3_V_ce0(grp_conv_2_fu_17966_input_2_1_3_V_ce0),
    .input_2_1_3_V_q0(max_pool_1_out_c_2_9_q0),
    .input_2_1_4_V_address0(grp_conv_2_fu_17966_input_2_1_4_V_address0),
    .input_2_1_4_V_ce0(grp_conv_2_fu_17966_input_2_1_4_V_ce0),
    .input_2_1_4_V_q0(max_pool_1_out_c_2_10_q0),
    .input_2_1_5_V_address0(grp_conv_2_fu_17966_input_2_1_5_V_address0),
    .input_2_1_5_V_ce0(grp_conv_2_fu_17966_input_2_1_5_V_ce0),
    .input_2_1_5_V_q0(max_pool_1_out_c_2_11_q0),
    .input_2_2_0_V_address0(grp_conv_2_fu_17966_input_2_2_0_V_address0),
    .input_2_2_0_V_ce0(grp_conv_2_fu_17966_input_2_2_0_V_ce0),
    .input_2_2_0_V_q0(max_pool_1_out_c_2_12_q0),
    .input_2_2_1_V_address0(grp_conv_2_fu_17966_input_2_2_1_V_address0),
    .input_2_2_1_V_ce0(grp_conv_2_fu_17966_input_2_2_1_V_ce0),
    .input_2_2_1_V_q0(max_pool_1_out_c_2_13_q0),
    .input_2_2_2_V_address0(grp_conv_2_fu_17966_input_2_2_2_V_address0),
    .input_2_2_2_V_ce0(grp_conv_2_fu_17966_input_2_2_2_V_ce0),
    .input_2_2_2_V_q0(max_pool_1_out_c_2_14_q0),
    .input_2_2_3_V_address0(grp_conv_2_fu_17966_input_2_2_3_V_address0),
    .input_2_2_3_V_ce0(grp_conv_2_fu_17966_input_2_2_3_V_ce0),
    .input_2_2_3_V_q0(max_pool_1_out_c_2_15_q0),
    .input_2_2_4_V_address0(grp_conv_2_fu_17966_input_2_2_4_V_address0),
    .input_2_2_4_V_ce0(grp_conv_2_fu_17966_input_2_2_4_V_ce0),
    .input_2_2_4_V_q0(max_pool_1_out_c_2_16_q0),
    .input_2_2_5_V_address0(grp_conv_2_fu_17966_input_2_2_5_V_address0),
    .input_2_2_5_V_ce0(grp_conv_2_fu_17966_input_2_2_5_V_ce0),
    .input_2_2_5_V_q0(max_pool_1_out_c_2_17_q0),
    .conv_out_V_address0(grp_conv_2_fu_17966_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_17966_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_17966_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_17966_conv_out_V_d0)
);

conv_1 grp_conv_1_fu_18135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1_fu_18135_ap_start),
    .ap_done(grp_conv_1_fu_18135_ap_done),
    .ap_idle(grp_conv_1_fu_18135_ap_idle),
    .ap_ready(grp_conv_1_fu_18135_ap_ready),
    .input_0_0_V_address0(grp_conv_1_fu_18135_input_0_0_V_address0),
    .input_0_0_V_ce0(grp_conv_1_fu_18135_input_0_0_V_ce0),
    .input_0_0_V_q0(conv_1_input_0_0_V_q0),
    .input_0_0_V_address1(grp_conv_1_fu_18135_input_0_0_V_address1),
    .input_0_0_V_ce1(grp_conv_1_fu_18135_input_0_0_V_ce1),
    .input_0_0_V_q1(conv_1_input_0_0_V_q1),
    .input_0_1_V_address0(grp_conv_1_fu_18135_input_0_1_V_address0),
    .input_0_1_V_ce0(grp_conv_1_fu_18135_input_0_1_V_ce0),
    .input_0_1_V_q0(conv_1_input_0_1_V_q0),
    .input_0_1_V_address1(grp_conv_1_fu_18135_input_0_1_V_address1),
    .input_0_1_V_ce1(grp_conv_1_fu_18135_input_0_1_V_ce1),
    .input_0_1_V_q1(conv_1_input_0_1_V_q1),
    .input_0_2_V_address0(grp_conv_1_fu_18135_input_0_2_V_address0),
    .input_0_2_V_ce0(grp_conv_1_fu_18135_input_0_2_V_ce0),
    .input_0_2_V_q0(conv_1_input_0_2_V_q0),
    .input_0_2_V_address1(grp_conv_1_fu_18135_input_0_2_V_address1),
    .input_0_2_V_ce1(grp_conv_1_fu_18135_input_0_2_V_ce1),
    .input_0_2_V_q1(conv_1_input_0_2_V_q1),
    .input_1_0_V_address0(grp_conv_1_fu_18135_input_1_0_V_address0),
    .input_1_0_V_ce0(grp_conv_1_fu_18135_input_1_0_V_ce0),
    .input_1_0_V_q0(conv_1_input_1_0_V_q0),
    .input_1_0_V_address1(grp_conv_1_fu_18135_input_1_0_V_address1),
    .input_1_0_V_ce1(grp_conv_1_fu_18135_input_1_0_V_ce1),
    .input_1_0_V_q1(conv_1_input_1_0_V_q1),
    .input_1_1_V_address0(grp_conv_1_fu_18135_input_1_1_V_address0),
    .input_1_1_V_ce0(grp_conv_1_fu_18135_input_1_1_V_ce0),
    .input_1_1_V_q0(conv_1_input_1_1_V_q0),
    .input_1_1_V_address1(grp_conv_1_fu_18135_input_1_1_V_address1),
    .input_1_1_V_ce1(grp_conv_1_fu_18135_input_1_1_V_ce1),
    .input_1_1_V_q1(conv_1_input_1_1_V_q1),
    .input_1_2_V_address0(grp_conv_1_fu_18135_input_1_2_V_address0),
    .input_1_2_V_ce0(grp_conv_1_fu_18135_input_1_2_V_ce0),
    .input_1_2_V_q0(conv_1_input_1_2_V_q0),
    .input_1_2_V_address1(grp_conv_1_fu_18135_input_1_2_V_address1),
    .input_1_2_V_ce1(grp_conv_1_fu_18135_input_1_2_V_ce1),
    .input_1_2_V_q1(conv_1_input_1_2_V_q1),
    .input_2_0_V_address0(grp_conv_1_fu_18135_input_2_0_V_address0),
    .input_2_0_V_ce0(grp_conv_1_fu_18135_input_2_0_V_ce0),
    .input_2_0_V_q0(conv_1_input_2_0_V_q0),
    .input_2_0_V_address1(grp_conv_1_fu_18135_input_2_0_V_address1),
    .input_2_0_V_ce1(grp_conv_1_fu_18135_input_2_0_V_ce1),
    .input_2_0_V_q1(conv_1_input_2_0_V_q1),
    .input_2_1_V_address0(grp_conv_1_fu_18135_input_2_1_V_address0),
    .input_2_1_V_ce0(grp_conv_1_fu_18135_input_2_1_V_ce0),
    .input_2_1_V_q0(conv_1_input_2_1_V_q0),
    .input_2_1_V_address1(grp_conv_1_fu_18135_input_2_1_V_address1),
    .input_2_1_V_ce1(grp_conv_1_fu_18135_input_2_1_V_ce1),
    .input_2_1_V_q1(conv_1_input_2_1_V_q1),
    .input_2_2_V_address0(grp_conv_1_fu_18135_input_2_2_V_address0),
    .input_2_2_V_ce0(grp_conv_1_fu_18135_input_2_2_V_ce0),
    .input_2_2_V_q0(conv_1_input_2_2_V_q0),
    .input_2_2_V_address1(grp_conv_1_fu_18135_input_2_2_V_address1),
    .input_2_2_V_ce1(grp_conv_1_fu_18135_input_2_2_V_ce1),
    .input_2_2_V_q1(conv_1_input_2_2_V_q1),
    .conv_out_0_V_address0(grp_conv_1_fu_18135_conv_out_0_V_address0),
    .conv_out_0_V_ce0(grp_conv_1_fu_18135_conv_out_0_V_ce0),
    .conv_out_0_V_we0(grp_conv_1_fu_18135_conv_out_0_V_we0),
    .conv_out_0_V_d0(grp_conv_1_fu_18135_conv_out_0_V_d0),
    .conv_out_1_V_address0(grp_conv_1_fu_18135_conv_out_1_V_address0),
    .conv_out_1_V_ce0(grp_conv_1_fu_18135_conv_out_1_V_ce0),
    .conv_out_1_V_we0(grp_conv_1_fu_18135_conv_out_1_V_we0),
    .conv_out_1_V_d0(grp_conv_1_fu_18135_conv_out_1_V_d0),
    .conv_out_2_V_address0(grp_conv_1_fu_18135_conv_out_2_V_address0),
    .conv_out_2_V_ce0(grp_conv_1_fu_18135_conv_out_2_V_ce0),
    .conv_out_2_V_we0(grp_conv_1_fu_18135_conv_out_2_V_we0),
    .conv_out_2_V_d0(grp_conv_1_fu_18135_conv_out_2_V_d0)
);

dense_1 grp_dense_1_fu_18155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_1_fu_18155_ap_start),
    .ap_done(grp_dense_1_fu_18155_ap_done),
    .ap_idle(grp_dense_1_fu_18155_ap_idle),
    .ap_ready(grp_dense_1_fu_18155_ap_ready),
    .flat_array_0_V_address0(grp_dense_1_fu_18155_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_dense_1_fu_18155_flat_array_0_V_ce0),
    .flat_array_0_V_q0(flat_array_0_V_q0),
    .flat_array_0_V_address1(grp_dense_1_fu_18155_flat_array_0_V_address1),
    .flat_array_0_V_ce1(grp_dense_1_fu_18155_flat_array_0_V_ce1),
    .flat_array_0_V_q1(flat_array_0_V_q1),
    .flat_array_1_V_address0(grp_dense_1_fu_18155_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_dense_1_fu_18155_flat_array_1_V_ce0),
    .flat_array_1_V_q0(flat_array_1_V_q0),
    .flat_array_1_V_address1(grp_dense_1_fu_18155_flat_array_1_V_address1),
    .flat_array_1_V_ce1(grp_dense_1_fu_18155_flat_array_1_V_ce1),
    .flat_array_1_V_q1(flat_array_1_V_q1),
    .flat_array_2_V_address0(grp_dense_1_fu_18155_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_dense_1_fu_18155_flat_array_2_V_ce0),
    .flat_array_2_V_q0(flat_array_2_V_q0),
    .flat_array_2_V_address1(grp_dense_1_fu_18155_flat_array_2_V_address1),
    .flat_array_2_V_ce1(grp_dense_1_fu_18155_flat_array_2_V_ce1),
    .flat_array_2_V_q1(flat_array_2_V_q1),
    .flat_array_3_V_address0(grp_dense_1_fu_18155_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_dense_1_fu_18155_flat_array_3_V_ce0),
    .flat_array_3_V_q0(flat_array_3_V_q0),
    .flat_array_3_V_address1(grp_dense_1_fu_18155_flat_array_3_V_address1),
    .flat_array_3_V_ce1(grp_dense_1_fu_18155_flat_array_3_V_ce1),
    .flat_array_3_V_q1(flat_array_3_V_q1),
    .flat_array_4_V_address0(grp_dense_1_fu_18155_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_dense_1_fu_18155_flat_array_4_V_ce0),
    .flat_array_4_V_q0(flat_array_4_V_q0),
    .flat_array_4_V_address1(grp_dense_1_fu_18155_flat_array_4_V_address1),
    .flat_array_4_V_ce1(grp_dense_1_fu_18155_flat_array_4_V_ce1),
    .flat_array_4_V_q1(flat_array_4_V_q1),
    .flat_array_5_V_address0(grp_dense_1_fu_18155_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_dense_1_fu_18155_flat_array_5_V_ce0),
    .flat_array_5_V_q0(flat_array_5_V_q0),
    .flat_array_5_V_address1(grp_dense_1_fu_18155_flat_array_5_V_address1),
    .flat_array_5_V_ce1(grp_dense_1_fu_18155_flat_array_5_V_ce1),
    .flat_array_5_V_q1(flat_array_5_V_q1),
    .flat_array_6_V_address0(grp_dense_1_fu_18155_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_dense_1_fu_18155_flat_array_6_V_ce0),
    .flat_array_6_V_q0(flat_array_6_V_q0),
    .flat_array_6_V_address1(grp_dense_1_fu_18155_flat_array_6_V_address1),
    .flat_array_6_V_ce1(grp_dense_1_fu_18155_flat_array_6_V_ce1),
    .flat_array_6_V_q1(flat_array_6_V_q1),
    .flat_array_7_V_address0(grp_dense_1_fu_18155_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_dense_1_fu_18155_flat_array_7_V_ce0),
    .flat_array_7_V_q0(flat_array_7_V_q0),
    .flat_array_7_V_address1(grp_dense_1_fu_18155_flat_array_7_V_address1),
    .flat_array_7_V_ce1(grp_dense_1_fu_18155_flat_array_7_V_ce1),
    .flat_array_7_V_q1(flat_array_7_V_q1),
    .flat_array_8_V_address0(grp_dense_1_fu_18155_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_dense_1_fu_18155_flat_array_8_V_ce0),
    .flat_array_8_V_q0(flat_array_8_V_q0),
    .flat_array_8_V_address1(grp_dense_1_fu_18155_flat_array_8_V_address1),
    .flat_array_8_V_ce1(grp_dense_1_fu_18155_flat_array_8_V_ce1),
    .flat_array_8_V_q1(flat_array_8_V_q1),
    .flat_array_9_V_address0(grp_dense_1_fu_18155_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_dense_1_fu_18155_flat_array_9_V_ce0),
    .flat_array_9_V_q0(flat_array_9_V_q0),
    .flat_array_9_V_address1(grp_dense_1_fu_18155_flat_array_9_V_address1),
    .flat_array_9_V_ce1(grp_dense_1_fu_18155_flat_array_9_V_ce1),
    .flat_array_9_V_q1(flat_array_9_V_q1),
    .flat_array_10_V_address0(grp_dense_1_fu_18155_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_dense_1_fu_18155_flat_array_10_V_ce0),
    .flat_array_10_V_q0(flat_array_10_V_q0),
    .flat_array_10_V_address1(grp_dense_1_fu_18155_flat_array_10_V_address1),
    .flat_array_10_V_ce1(grp_dense_1_fu_18155_flat_array_10_V_ce1),
    .flat_array_10_V_q1(flat_array_10_V_q1),
    .flat_array_11_V_address0(grp_dense_1_fu_18155_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_dense_1_fu_18155_flat_array_11_V_ce0),
    .flat_array_11_V_q0(flat_array_11_V_q0),
    .flat_array_11_V_address1(grp_dense_1_fu_18155_flat_array_11_V_address1),
    .flat_array_11_V_ce1(grp_dense_1_fu_18155_flat_array_11_V_ce1),
    .flat_array_11_V_q1(flat_array_11_V_q1),
    .flat_array_12_V_address0(grp_dense_1_fu_18155_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_dense_1_fu_18155_flat_array_12_V_ce0),
    .flat_array_12_V_q0(flat_array_12_V_q0),
    .flat_array_12_V_address1(grp_dense_1_fu_18155_flat_array_12_V_address1),
    .flat_array_12_V_ce1(grp_dense_1_fu_18155_flat_array_12_V_ce1),
    .flat_array_12_V_q1(flat_array_12_V_q1),
    .flat_array_13_V_address0(grp_dense_1_fu_18155_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_dense_1_fu_18155_flat_array_13_V_ce0),
    .flat_array_13_V_q0(flat_array_13_V_q0),
    .flat_array_13_V_address1(grp_dense_1_fu_18155_flat_array_13_V_address1),
    .flat_array_13_V_ce1(grp_dense_1_fu_18155_flat_array_13_V_ce1),
    .flat_array_13_V_q1(flat_array_13_V_q1),
    .flat_array_14_V_address0(grp_dense_1_fu_18155_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_dense_1_fu_18155_flat_array_14_V_ce0),
    .flat_array_14_V_q0(flat_array_14_V_q0),
    .flat_array_14_V_address1(grp_dense_1_fu_18155_flat_array_14_V_address1),
    .flat_array_14_V_ce1(grp_dense_1_fu_18155_flat_array_14_V_ce1),
    .flat_array_14_V_q1(flat_array_14_V_q1),
    .flat_array_15_V_address0(grp_dense_1_fu_18155_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_dense_1_fu_18155_flat_array_15_V_ce0),
    .flat_array_15_V_q0(flat_array_15_V_q0),
    .flat_array_15_V_address1(grp_dense_1_fu_18155_flat_array_15_V_address1),
    .flat_array_15_V_ce1(grp_dense_1_fu_18155_flat_array_15_V_ce1),
    .flat_array_15_V_q1(flat_array_15_V_q1),
    .flat_array_16_V_address0(grp_dense_1_fu_18155_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_dense_1_fu_18155_flat_array_16_V_ce0),
    .flat_array_16_V_q0(flat_array_16_V_q0),
    .flat_array_16_V_address1(grp_dense_1_fu_18155_flat_array_16_V_address1),
    .flat_array_16_V_ce1(grp_dense_1_fu_18155_flat_array_16_V_ce1),
    .flat_array_16_V_q1(flat_array_16_V_q1),
    .flat_array_17_V_address0(grp_dense_1_fu_18155_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_dense_1_fu_18155_flat_array_17_V_ce0),
    .flat_array_17_V_q0(flat_array_17_V_q0),
    .flat_array_17_V_address1(grp_dense_1_fu_18155_flat_array_17_V_address1),
    .flat_array_17_V_ce1(grp_dense_1_fu_18155_flat_array_17_V_ce1),
    .flat_array_17_V_q1(flat_array_17_V_q1),
    .flat_array_18_V_address0(grp_dense_1_fu_18155_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_dense_1_fu_18155_flat_array_18_V_ce0),
    .flat_array_18_V_q0(flat_array_18_V_q0),
    .flat_array_18_V_address1(grp_dense_1_fu_18155_flat_array_18_V_address1),
    .flat_array_18_V_ce1(grp_dense_1_fu_18155_flat_array_18_V_ce1),
    .flat_array_18_V_q1(flat_array_18_V_q1),
    .flat_array_19_V_address0(grp_dense_1_fu_18155_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_dense_1_fu_18155_flat_array_19_V_ce0),
    .flat_array_19_V_q0(flat_array_19_V_q0),
    .flat_array_19_V_address1(grp_dense_1_fu_18155_flat_array_19_V_address1),
    .flat_array_19_V_ce1(grp_dense_1_fu_18155_flat_array_19_V_ce1),
    .flat_array_19_V_q1(flat_array_19_V_q1),
    .flat_array_20_V_address0(grp_dense_1_fu_18155_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_dense_1_fu_18155_flat_array_20_V_ce0),
    .flat_array_20_V_q0(flat_array_20_V_q0),
    .flat_array_20_V_address1(grp_dense_1_fu_18155_flat_array_20_V_address1),
    .flat_array_20_V_ce1(grp_dense_1_fu_18155_flat_array_20_V_ce1),
    .flat_array_20_V_q1(flat_array_20_V_q1),
    .flat_array_21_V_address0(grp_dense_1_fu_18155_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_dense_1_fu_18155_flat_array_21_V_ce0),
    .flat_array_21_V_q0(flat_array_21_V_q0),
    .flat_array_21_V_address1(grp_dense_1_fu_18155_flat_array_21_V_address1),
    .flat_array_21_V_ce1(grp_dense_1_fu_18155_flat_array_21_V_ce1),
    .flat_array_21_V_q1(flat_array_21_V_q1),
    .flat_array_22_V_address0(grp_dense_1_fu_18155_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_dense_1_fu_18155_flat_array_22_V_ce0),
    .flat_array_22_V_q0(flat_array_22_V_q0),
    .flat_array_22_V_address1(grp_dense_1_fu_18155_flat_array_22_V_address1),
    .flat_array_22_V_ce1(grp_dense_1_fu_18155_flat_array_22_V_ce1),
    .flat_array_22_V_q1(flat_array_22_V_q1),
    .flat_array_23_V_address0(grp_dense_1_fu_18155_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_dense_1_fu_18155_flat_array_23_V_ce0),
    .flat_array_23_V_q0(flat_array_23_V_q0),
    .flat_array_23_V_address1(grp_dense_1_fu_18155_flat_array_23_V_address1),
    .flat_array_23_V_ce1(grp_dense_1_fu_18155_flat_array_23_V_ce1),
    .flat_array_23_V_q1(flat_array_23_V_q1),
    .flat_array_24_V_address0(grp_dense_1_fu_18155_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_dense_1_fu_18155_flat_array_24_V_ce0),
    .flat_array_24_V_q0(flat_array_24_V_q0),
    .flat_array_24_V_address1(grp_dense_1_fu_18155_flat_array_24_V_address1),
    .flat_array_24_V_ce1(grp_dense_1_fu_18155_flat_array_24_V_ce1),
    .flat_array_24_V_q1(flat_array_24_V_q1),
    .dense_1_out_V_address0(grp_dense_1_fu_18155_dense_1_out_V_address0),
    .dense_1_out_V_ce0(grp_dense_1_fu_18155_dense_1_out_V_ce0),
    .dense_1_out_V_we0(grp_dense_1_fu_18155_dense_1_out_V_we0),
    .dense_1_out_V_d0(grp_dense_1_fu_18155_dense_1_out_V_d0)
);

max_pool_2 grp_max_pool_2_fu_18189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_2_fu_18189_ap_start),
    .ap_done(grp_max_pool_2_fu_18189_ap_done),
    .ap_idle(grp_max_pool_2_fu_18189_ap_idle),
    .ap_ready(grp_max_pool_2_fu_18189_ap_ready),
    .conv_out_0_0_V_address0(grp_max_pool_2_fu_18189_conv_out_0_0_V_address0),
    .conv_out_0_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0),
    .conv_out_0_0_V_q0(conv_2_out_c_0_0_V_q0),
    .conv_out_0_1_V_address0(grp_max_pool_2_fu_18189_conv_out_0_1_V_address0),
    .conv_out_0_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0),
    .conv_out_0_1_V_q0(conv_2_out_c_0_1_V_q0),
    .conv_out_0_2_V_address0(grp_max_pool_2_fu_18189_conv_out_0_2_V_address0),
    .conv_out_0_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0),
    .conv_out_0_2_V_q0(conv_2_out_c_0_2_V_q0),
    .conv_out_0_3_V_address0(grp_max_pool_2_fu_18189_conv_out_0_3_V_address0),
    .conv_out_0_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0),
    .conv_out_0_3_V_q0(conv_2_out_c_0_3_V_q0),
    .conv_out_0_4_V_address0(grp_max_pool_2_fu_18189_conv_out_0_4_V_address0),
    .conv_out_0_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0),
    .conv_out_0_4_V_q0(conv_2_out_c_0_4_V_q0),
    .conv_out_0_5_V_address0(grp_max_pool_2_fu_18189_conv_out_0_5_V_address0),
    .conv_out_0_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0),
    .conv_out_0_5_V_q0(conv_2_out_c_0_5_V_q0),
    .conv_out_0_6_V_address0(grp_max_pool_2_fu_18189_conv_out_0_6_V_address0),
    .conv_out_0_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0),
    .conv_out_0_6_V_q0(conv_2_out_c_0_6_V_q0),
    .conv_out_0_7_V_address0(grp_max_pool_2_fu_18189_conv_out_0_7_V_address0),
    .conv_out_0_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0),
    .conv_out_0_7_V_q0(conv_2_out_c_0_7_V_q0),
    .conv_out_0_8_V_address0(grp_max_pool_2_fu_18189_conv_out_0_8_V_address0),
    .conv_out_0_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0),
    .conv_out_0_8_V_q0(conv_2_out_c_0_8_V_q0),
    .conv_out_0_9_V_address0(grp_max_pool_2_fu_18189_conv_out_0_9_V_address0),
    .conv_out_0_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0),
    .conv_out_0_9_V_q0(conv_2_out_c_0_9_V_q0),
    .conv_out_1_0_V_address0(grp_max_pool_2_fu_18189_conv_out_1_0_V_address0),
    .conv_out_1_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0),
    .conv_out_1_0_V_q0(conv_2_out_c_1_0_V_q0),
    .conv_out_1_1_V_address0(grp_max_pool_2_fu_18189_conv_out_1_1_V_address0),
    .conv_out_1_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0),
    .conv_out_1_1_V_q0(conv_2_out_c_1_1_V_q0),
    .conv_out_1_2_V_address0(grp_max_pool_2_fu_18189_conv_out_1_2_V_address0),
    .conv_out_1_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0),
    .conv_out_1_2_V_q0(conv_2_out_c_1_2_V_q0),
    .conv_out_1_3_V_address0(grp_max_pool_2_fu_18189_conv_out_1_3_V_address0),
    .conv_out_1_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0),
    .conv_out_1_3_V_q0(conv_2_out_c_1_3_V_q0),
    .conv_out_1_4_V_address0(grp_max_pool_2_fu_18189_conv_out_1_4_V_address0),
    .conv_out_1_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0),
    .conv_out_1_4_V_q0(conv_2_out_c_1_4_V_q0),
    .conv_out_1_5_V_address0(grp_max_pool_2_fu_18189_conv_out_1_5_V_address0),
    .conv_out_1_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0),
    .conv_out_1_5_V_q0(conv_2_out_c_1_5_V_q0),
    .conv_out_1_6_V_address0(grp_max_pool_2_fu_18189_conv_out_1_6_V_address0),
    .conv_out_1_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0),
    .conv_out_1_6_V_q0(conv_2_out_c_1_6_V_q0),
    .conv_out_1_7_V_address0(grp_max_pool_2_fu_18189_conv_out_1_7_V_address0),
    .conv_out_1_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0),
    .conv_out_1_7_V_q0(conv_2_out_c_1_7_V_q0),
    .conv_out_1_8_V_address0(grp_max_pool_2_fu_18189_conv_out_1_8_V_address0),
    .conv_out_1_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0),
    .conv_out_1_8_V_q0(conv_2_out_c_1_8_V_q0),
    .conv_out_1_9_V_address0(grp_max_pool_2_fu_18189_conv_out_1_9_V_address0),
    .conv_out_1_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0),
    .conv_out_1_9_V_q0(conv_2_out_c_1_9_V_q0),
    .conv_out_2_0_V_address0(grp_max_pool_2_fu_18189_conv_out_2_0_V_address0),
    .conv_out_2_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0),
    .conv_out_2_0_V_q0(conv_2_out_c_2_0_V_q0),
    .conv_out_2_1_V_address0(grp_max_pool_2_fu_18189_conv_out_2_1_V_address0),
    .conv_out_2_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0),
    .conv_out_2_1_V_q0(conv_2_out_c_2_1_V_q0),
    .conv_out_2_2_V_address0(grp_max_pool_2_fu_18189_conv_out_2_2_V_address0),
    .conv_out_2_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0),
    .conv_out_2_2_V_q0(conv_2_out_c_2_2_V_q0),
    .conv_out_2_3_V_address0(grp_max_pool_2_fu_18189_conv_out_2_3_V_address0),
    .conv_out_2_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0),
    .conv_out_2_3_V_q0(conv_2_out_c_2_3_V_q0),
    .conv_out_2_4_V_address0(grp_max_pool_2_fu_18189_conv_out_2_4_V_address0),
    .conv_out_2_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0),
    .conv_out_2_4_V_q0(conv_2_out_c_2_4_V_q0),
    .conv_out_2_5_V_address0(grp_max_pool_2_fu_18189_conv_out_2_5_V_address0),
    .conv_out_2_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0),
    .conv_out_2_5_V_q0(conv_2_out_c_2_5_V_q0),
    .conv_out_2_6_V_address0(grp_max_pool_2_fu_18189_conv_out_2_6_V_address0),
    .conv_out_2_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0),
    .conv_out_2_6_V_q0(conv_2_out_c_2_6_V_q0),
    .conv_out_2_7_V_address0(grp_max_pool_2_fu_18189_conv_out_2_7_V_address0),
    .conv_out_2_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0),
    .conv_out_2_7_V_q0(conv_2_out_c_2_7_V_q0),
    .conv_out_2_8_V_address0(grp_max_pool_2_fu_18189_conv_out_2_8_V_address0),
    .conv_out_2_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0),
    .conv_out_2_8_V_q0(conv_2_out_c_2_8_V_q0),
    .conv_out_2_9_V_address0(grp_max_pool_2_fu_18189_conv_out_2_9_V_address0),
    .conv_out_2_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0),
    .conv_out_2_9_V_q0(conv_2_out_c_2_9_V_q0),
    .conv_out_3_0_V_address0(grp_max_pool_2_fu_18189_conv_out_3_0_V_address0),
    .conv_out_3_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0),
    .conv_out_3_0_V_q0(conv_2_out_c_3_0_V_q0),
    .conv_out_3_1_V_address0(grp_max_pool_2_fu_18189_conv_out_3_1_V_address0),
    .conv_out_3_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0),
    .conv_out_3_1_V_q0(conv_2_out_c_3_1_V_q0),
    .conv_out_3_2_V_address0(grp_max_pool_2_fu_18189_conv_out_3_2_V_address0),
    .conv_out_3_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0),
    .conv_out_3_2_V_q0(conv_2_out_c_3_2_V_q0),
    .conv_out_3_3_V_address0(grp_max_pool_2_fu_18189_conv_out_3_3_V_address0),
    .conv_out_3_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0),
    .conv_out_3_3_V_q0(conv_2_out_c_3_3_V_q0),
    .conv_out_3_4_V_address0(grp_max_pool_2_fu_18189_conv_out_3_4_V_address0),
    .conv_out_3_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0),
    .conv_out_3_4_V_q0(conv_2_out_c_3_4_V_q0),
    .conv_out_3_5_V_address0(grp_max_pool_2_fu_18189_conv_out_3_5_V_address0),
    .conv_out_3_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0),
    .conv_out_3_5_V_q0(conv_2_out_c_3_5_V_q0),
    .conv_out_3_6_V_address0(grp_max_pool_2_fu_18189_conv_out_3_6_V_address0),
    .conv_out_3_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0),
    .conv_out_3_6_V_q0(conv_2_out_c_3_6_V_q0),
    .conv_out_3_7_V_address0(grp_max_pool_2_fu_18189_conv_out_3_7_V_address0),
    .conv_out_3_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0),
    .conv_out_3_7_V_q0(conv_2_out_c_3_7_V_q0),
    .conv_out_3_8_V_address0(grp_max_pool_2_fu_18189_conv_out_3_8_V_address0),
    .conv_out_3_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0),
    .conv_out_3_8_V_q0(conv_2_out_c_3_8_V_q0),
    .conv_out_3_9_V_address0(grp_max_pool_2_fu_18189_conv_out_3_9_V_address0),
    .conv_out_3_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0),
    .conv_out_3_9_V_q0(conv_2_out_c_3_9_V_q0),
    .conv_out_4_0_V_address0(grp_max_pool_2_fu_18189_conv_out_4_0_V_address0),
    .conv_out_4_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0),
    .conv_out_4_0_V_q0(conv_2_out_c_4_0_V_q0),
    .conv_out_4_1_V_address0(grp_max_pool_2_fu_18189_conv_out_4_1_V_address0),
    .conv_out_4_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0),
    .conv_out_4_1_V_q0(conv_2_out_c_4_1_V_q0),
    .conv_out_4_2_V_address0(grp_max_pool_2_fu_18189_conv_out_4_2_V_address0),
    .conv_out_4_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0),
    .conv_out_4_2_V_q0(conv_2_out_c_4_2_V_q0),
    .conv_out_4_3_V_address0(grp_max_pool_2_fu_18189_conv_out_4_3_V_address0),
    .conv_out_4_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0),
    .conv_out_4_3_V_q0(conv_2_out_c_4_3_V_q0),
    .conv_out_4_4_V_address0(grp_max_pool_2_fu_18189_conv_out_4_4_V_address0),
    .conv_out_4_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0),
    .conv_out_4_4_V_q0(conv_2_out_c_4_4_V_q0),
    .conv_out_4_5_V_address0(grp_max_pool_2_fu_18189_conv_out_4_5_V_address0),
    .conv_out_4_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0),
    .conv_out_4_5_V_q0(conv_2_out_c_4_5_V_q0),
    .conv_out_4_6_V_address0(grp_max_pool_2_fu_18189_conv_out_4_6_V_address0),
    .conv_out_4_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0),
    .conv_out_4_6_V_q0(conv_2_out_c_4_6_V_q0),
    .conv_out_4_7_V_address0(grp_max_pool_2_fu_18189_conv_out_4_7_V_address0),
    .conv_out_4_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0),
    .conv_out_4_7_V_q0(conv_2_out_c_4_7_V_q0),
    .conv_out_4_8_V_address0(grp_max_pool_2_fu_18189_conv_out_4_8_V_address0),
    .conv_out_4_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0),
    .conv_out_4_8_V_q0(conv_2_out_c_4_8_V_q0),
    .conv_out_4_9_V_address0(grp_max_pool_2_fu_18189_conv_out_4_9_V_address0),
    .conv_out_4_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0),
    .conv_out_4_9_V_q0(conv_2_out_c_4_9_V_q0),
    .conv_out_5_0_V_address0(grp_max_pool_2_fu_18189_conv_out_5_0_V_address0),
    .conv_out_5_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0),
    .conv_out_5_0_V_q0(conv_2_out_c_5_0_V_q0),
    .conv_out_5_1_V_address0(grp_max_pool_2_fu_18189_conv_out_5_1_V_address0),
    .conv_out_5_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0),
    .conv_out_5_1_V_q0(conv_2_out_c_5_1_V_q0),
    .conv_out_5_2_V_address0(grp_max_pool_2_fu_18189_conv_out_5_2_V_address0),
    .conv_out_5_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0),
    .conv_out_5_2_V_q0(conv_2_out_c_5_2_V_q0),
    .conv_out_5_3_V_address0(grp_max_pool_2_fu_18189_conv_out_5_3_V_address0),
    .conv_out_5_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0),
    .conv_out_5_3_V_q0(conv_2_out_c_5_3_V_q0),
    .conv_out_5_4_V_address0(grp_max_pool_2_fu_18189_conv_out_5_4_V_address0),
    .conv_out_5_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0),
    .conv_out_5_4_V_q0(conv_2_out_c_5_4_V_q0),
    .conv_out_5_5_V_address0(grp_max_pool_2_fu_18189_conv_out_5_5_V_address0),
    .conv_out_5_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0),
    .conv_out_5_5_V_q0(conv_2_out_c_5_5_V_q0),
    .conv_out_5_6_V_address0(grp_max_pool_2_fu_18189_conv_out_5_6_V_address0),
    .conv_out_5_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0),
    .conv_out_5_6_V_q0(conv_2_out_c_5_6_V_q0),
    .conv_out_5_7_V_address0(grp_max_pool_2_fu_18189_conv_out_5_7_V_address0),
    .conv_out_5_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0),
    .conv_out_5_7_V_q0(conv_2_out_c_5_7_V_q0),
    .conv_out_5_8_V_address0(grp_max_pool_2_fu_18189_conv_out_5_8_V_address0),
    .conv_out_5_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0),
    .conv_out_5_8_V_q0(conv_2_out_c_5_8_V_q0),
    .conv_out_5_9_V_address0(grp_max_pool_2_fu_18189_conv_out_5_9_V_address0),
    .conv_out_5_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0),
    .conv_out_5_9_V_q0(conv_2_out_c_5_9_V_q0),
    .conv_out_6_0_V_address0(grp_max_pool_2_fu_18189_conv_out_6_0_V_address0),
    .conv_out_6_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0),
    .conv_out_6_0_V_q0(conv_2_out_c_6_0_V_q0),
    .conv_out_6_1_V_address0(grp_max_pool_2_fu_18189_conv_out_6_1_V_address0),
    .conv_out_6_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0),
    .conv_out_6_1_V_q0(conv_2_out_c_6_1_V_q0),
    .conv_out_6_2_V_address0(grp_max_pool_2_fu_18189_conv_out_6_2_V_address0),
    .conv_out_6_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0),
    .conv_out_6_2_V_q0(conv_2_out_c_6_2_V_q0),
    .conv_out_6_3_V_address0(grp_max_pool_2_fu_18189_conv_out_6_3_V_address0),
    .conv_out_6_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0),
    .conv_out_6_3_V_q0(conv_2_out_c_6_3_V_q0),
    .conv_out_6_4_V_address0(grp_max_pool_2_fu_18189_conv_out_6_4_V_address0),
    .conv_out_6_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0),
    .conv_out_6_4_V_q0(conv_2_out_c_6_4_V_q0),
    .conv_out_6_5_V_address0(grp_max_pool_2_fu_18189_conv_out_6_5_V_address0),
    .conv_out_6_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0),
    .conv_out_6_5_V_q0(conv_2_out_c_6_5_V_q0),
    .conv_out_6_6_V_address0(grp_max_pool_2_fu_18189_conv_out_6_6_V_address0),
    .conv_out_6_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0),
    .conv_out_6_6_V_q0(conv_2_out_c_6_6_V_q0),
    .conv_out_6_7_V_address0(grp_max_pool_2_fu_18189_conv_out_6_7_V_address0),
    .conv_out_6_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0),
    .conv_out_6_7_V_q0(conv_2_out_c_6_7_V_q0),
    .conv_out_6_8_V_address0(grp_max_pool_2_fu_18189_conv_out_6_8_V_address0),
    .conv_out_6_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0),
    .conv_out_6_8_V_q0(conv_2_out_c_6_8_V_q0),
    .conv_out_6_9_V_address0(grp_max_pool_2_fu_18189_conv_out_6_9_V_address0),
    .conv_out_6_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0),
    .conv_out_6_9_V_q0(conv_2_out_c_6_9_V_q0),
    .conv_out_7_0_V_address0(grp_max_pool_2_fu_18189_conv_out_7_0_V_address0),
    .conv_out_7_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0),
    .conv_out_7_0_V_q0(conv_2_out_c_7_0_V_q0),
    .conv_out_7_1_V_address0(grp_max_pool_2_fu_18189_conv_out_7_1_V_address0),
    .conv_out_7_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0),
    .conv_out_7_1_V_q0(conv_2_out_c_7_1_V_q0),
    .conv_out_7_2_V_address0(grp_max_pool_2_fu_18189_conv_out_7_2_V_address0),
    .conv_out_7_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0),
    .conv_out_7_2_V_q0(conv_2_out_c_7_2_V_q0),
    .conv_out_7_3_V_address0(grp_max_pool_2_fu_18189_conv_out_7_3_V_address0),
    .conv_out_7_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0),
    .conv_out_7_3_V_q0(conv_2_out_c_7_3_V_q0),
    .conv_out_7_4_V_address0(grp_max_pool_2_fu_18189_conv_out_7_4_V_address0),
    .conv_out_7_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0),
    .conv_out_7_4_V_q0(conv_2_out_c_7_4_V_q0),
    .conv_out_7_5_V_address0(grp_max_pool_2_fu_18189_conv_out_7_5_V_address0),
    .conv_out_7_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0),
    .conv_out_7_5_V_q0(conv_2_out_c_7_5_V_q0),
    .conv_out_7_6_V_address0(grp_max_pool_2_fu_18189_conv_out_7_6_V_address0),
    .conv_out_7_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0),
    .conv_out_7_6_V_q0(conv_2_out_c_7_6_V_q0),
    .conv_out_7_7_V_address0(grp_max_pool_2_fu_18189_conv_out_7_7_V_address0),
    .conv_out_7_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0),
    .conv_out_7_7_V_q0(conv_2_out_c_7_7_V_q0),
    .conv_out_7_8_V_address0(grp_max_pool_2_fu_18189_conv_out_7_8_V_address0),
    .conv_out_7_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0),
    .conv_out_7_8_V_q0(conv_2_out_c_7_8_V_q0),
    .conv_out_7_9_V_address0(grp_max_pool_2_fu_18189_conv_out_7_9_V_address0),
    .conv_out_7_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0),
    .conv_out_7_9_V_q0(conv_2_out_c_7_9_V_q0),
    .conv_out_8_0_V_address0(grp_max_pool_2_fu_18189_conv_out_8_0_V_address0),
    .conv_out_8_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0),
    .conv_out_8_0_V_q0(conv_2_out_c_8_0_V_q0),
    .conv_out_8_1_V_address0(grp_max_pool_2_fu_18189_conv_out_8_1_V_address0),
    .conv_out_8_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0),
    .conv_out_8_1_V_q0(conv_2_out_c_8_1_V_q0),
    .conv_out_8_2_V_address0(grp_max_pool_2_fu_18189_conv_out_8_2_V_address0),
    .conv_out_8_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0),
    .conv_out_8_2_V_q0(conv_2_out_c_8_2_V_q0),
    .conv_out_8_3_V_address0(grp_max_pool_2_fu_18189_conv_out_8_3_V_address0),
    .conv_out_8_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0),
    .conv_out_8_3_V_q0(conv_2_out_c_8_3_V_q0),
    .conv_out_8_4_V_address0(grp_max_pool_2_fu_18189_conv_out_8_4_V_address0),
    .conv_out_8_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0),
    .conv_out_8_4_V_q0(conv_2_out_c_8_4_V_q0),
    .conv_out_8_5_V_address0(grp_max_pool_2_fu_18189_conv_out_8_5_V_address0),
    .conv_out_8_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0),
    .conv_out_8_5_V_q0(conv_2_out_c_8_5_V_q0),
    .conv_out_8_6_V_address0(grp_max_pool_2_fu_18189_conv_out_8_6_V_address0),
    .conv_out_8_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0),
    .conv_out_8_6_V_q0(conv_2_out_c_8_6_V_q0),
    .conv_out_8_7_V_address0(grp_max_pool_2_fu_18189_conv_out_8_7_V_address0),
    .conv_out_8_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0),
    .conv_out_8_7_V_q0(conv_2_out_c_8_7_V_q0),
    .conv_out_8_8_V_address0(grp_max_pool_2_fu_18189_conv_out_8_8_V_address0),
    .conv_out_8_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0),
    .conv_out_8_8_V_q0(conv_2_out_c_8_8_V_q0),
    .conv_out_8_9_V_address0(grp_max_pool_2_fu_18189_conv_out_8_9_V_address0),
    .conv_out_8_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0),
    .conv_out_8_9_V_q0(conv_2_out_c_8_9_V_q0),
    .conv_out_9_0_V_address0(grp_max_pool_2_fu_18189_conv_out_9_0_V_address0),
    .conv_out_9_0_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0),
    .conv_out_9_0_V_q0(conv_2_out_c_9_0_V_q0),
    .conv_out_9_1_V_address0(grp_max_pool_2_fu_18189_conv_out_9_1_V_address0),
    .conv_out_9_1_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0),
    .conv_out_9_1_V_q0(conv_2_out_c_9_1_V_q0),
    .conv_out_9_2_V_address0(grp_max_pool_2_fu_18189_conv_out_9_2_V_address0),
    .conv_out_9_2_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0),
    .conv_out_9_2_V_q0(conv_2_out_c_9_2_V_q0),
    .conv_out_9_3_V_address0(grp_max_pool_2_fu_18189_conv_out_9_3_V_address0),
    .conv_out_9_3_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0),
    .conv_out_9_3_V_q0(conv_2_out_c_9_3_V_q0),
    .conv_out_9_4_V_address0(grp_max_pool_2_fu_18189_conv_out_9_4_V_address0),
    .conv_out_9_4_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0),
    .conv_out_9_4_V_q0(conv_2_out_c_9_4_V_q0),
    .conv_out_9_5_V_address0(grp_max_pool_2_fu_18189_conv_out_9_5_V_address0),
    .conv_out_9_5_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0),
    .conv_out_9_5_V_q0(conv_2_out_c_9_5_V_q0),
    .conv_out_9_6_V_address0(grp_max_pool_2_fu_18189_conv_out_9_6_V_address0),
    .conv_out_9_6_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0),
    .conv_out_9_6_V_q0(conv_2_out_c_9_6_V_q0),
    .conv_out_9_7_V_address0(grp_max_pool_2_fu_18189_conv_out_9_7_V_address0),
    .conv_out_9_7_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0),
    .conv_out_9_7_V_q0(conv_2_out_c_9_7_V_q0),
    .conv_out_9_8_V_address0(grp_max_pool_2_fu_18189_conv_out_9_8_V_address0),
    .conv_out_9_8_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0),
    .conv_out_9_8_V_q0(conv_2_out_c_9_8_V_q0),
    .conv_out_9_9_V_address0(grp_max_pool_2_fu_18189_conv_out_9_9_V_address0),
    .conv_out_9_9_V_ce0(grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0),
    .conv_out_9_9_V_q0(conv_2_out_c_9_9_V_q0),
    .max_pool_out_0_0_V_address0(grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0),
    .max_pool_out_0_0_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0),
    .max_pool_out_0_0_V_we0(grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0),
    .max_pool_out_0_0_V_d0(grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0),
    .max_pool_out_0_1_V_address0(grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0),
    .max_pool_out_0_1_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0),
    .max_pool_out_0_1_V_we0(grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0),
    .max_pool_out_0_1_V_d0(grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0),
    .max_pool_out_0_2_V_address0(grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0),
    .max_pool_out_0_2_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0),
    .max_pool_out_0_2_V_we0(grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0),
    .max_pool_out_0_2_V_d0(grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0),
    .max_pool_out_0_3_V_address0(grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0),
    .max_pool_out_0_3_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0),
    .max_pool_out_0_3_V_we0(grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0),
    .max_pool_out_0_3_V_d0(grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0),
    .max_pool_out_0_4_V_address0(grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0),
    .max_pool_out_0_4_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0),
    .max_pool_out_0_4_V_we0(grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0),
    .max_pool_out_0_4_V_d0(grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0),
    .max_pool_out_1_0_V_address0(grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0),
    .max_pool_out_1_0_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0),
    .max_pool_out_1_0_V_we0(grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0),
    .max_pool_out_1_0_V_d0(grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0),
    .max_pool_out_1_1_V_address0(grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0),
    .max_pool_out_1_1_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0),
    .max_pool_out_1_1_V_we0(grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0),
    .max_pool_out_1_1_V_d0(grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0),
    .max_pool_out_1_2_V_address0(grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0),
    .max_pool_out_1_2_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0),
    .max_pool_out_1_2_V_we0(grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0),
    .max_pool_out_1_2_V_d0(grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0),
    .max_pool_out_1_3_V_address0(grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0),
    .max_pool_out_1_3_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0),
    .max_pool_out_1_3_V_we0(grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0),
    .max_pool_out_1_3_V_d0(grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0),
    .max_pool_out_1_4_V_address0(grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0),
    .max_pool_out_1_4_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0),
    .max_pool_out_1_4_V_we0(grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0),
    .max_pool_out_1_4_V_d0(grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0),
    .max_pool_out_2_0_V_address0(grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0),
    .max_pool_out_2_0_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0),
    .max_pool_out_2_0_V_we0(grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0),
    .max_pool_out_2_0_V_d0(grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0),
    .max_pool_out_2_1_V_address0(grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0),
    .max_pool_out_2_1_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0),
    .max_pool_out_2_1_V_we0(grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0),
    .max_pool_out_2_1_V_d0(grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0),
    .max_pool_out_2_2_V_address0(grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0),
    .max_pool_out_2_2_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0),
    .max_pool_out_2_2_V_we0(grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0),
    .max_pool_out_2_2_V_d0(grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0),
    .max_pool_out_2_3_V_address0(grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0),
    .max_pool_out_2_3_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0),
    .max_pool_out_2_3_V_we0(grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0),
    .max_pool_out_2_3_V_d0(grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0),
    .max_pool_out_2_4_V_address0(grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0),
    .max_pool_out_2_4_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0),
    .max_pool_out_2_4_V_we0(grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0),
    .max_pool_out_2_4_V_d0(grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0),
    .max_pool_out_3_0_V_address0(grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0),
    .max_pool_out_3_0_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0),
    .max_pool_out_3_0_V_we0(grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0),
    .max_pool_out_3_0_V_d0(grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0),
    .max_pool_out_3_1_V_address0(grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0),
    .max_pool_out_3_1_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0),
    .max_pool_out_3_1_V_we0(grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0),
    .max_pool_out_3_1_V_d0(grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0),
    .max_pool_out_3_2_V_address0(grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0),
    .max_pool_out_3_2_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0),
    .max_pool_out_3_2_V_we0(grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0),
    .max_pool_out_3_2_V_d0(grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0),
    .max_pool_out_3_3_V_address0(grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0),
    .max_pool_out_3_3_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0),
    .max_pool_out_3_3_V_we0(grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0),
    .max_pool_out_3_3_V_d0(grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0),
    .max_pool_out_3_4_V_address0(grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0),
    .max_pool_out_3_4_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0),
    .max_pool_out_3_4_V_we0(grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0),
    .max_pool_out_3_4_V_d0(grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0),
    .max_pool_out_4_0_V_address0(grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0),
    .max_pool_out_4_0_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0),
    .max_pool_out_4_0_V_we0(grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0),
    .max_pool_out_4_0_V_d0(grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0),
    .max_pool_out_4_1_V_address0(grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0),
    .max_pool_out_4_1_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0),
    .max_pool_out_4_1_V_we0(grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0),
    .max_pool_out_4_1_V_d0(grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0),
    .max_pool_out_4_2_V_address0(grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0),
    .max_pool_out_4_2_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0),
    .max_pool_out_4_2_V_we0(grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0),
    .max_pool_out_4_2_V_d0(grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0),
    .max_pool_out_4_3_V_address0(grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0),
    .max_pool_out_4_3_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0),
    .max_pool_out_4_3_V_we0(grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0),
    .max_pool_out_4_3_V_d0(grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0),
    .max_pool_out_4_4_V_address0(grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0),
    .max_pool_out_4_4_V_ce0(grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0),
    .max_pool_out_4_4_V_we0(grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0),
    .max_pool_out_4_4_V_d0(grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0)
);

soft_max grp_soft_max_fu_18318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_soft_max_fu_18318_ap_start),
    .ap_done(grp_soft_max_fu_18318_ap_done),
    .ap_idle(grp_soft_max_fu_18318_ap_idle),
    .ap_ready(grp_soft_max_fu_18318_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_18318_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_18318_dense_array_V_ce0),
    .dense_array_V_q0(dense_array_V_q0),
    .dense_array_V_address1(grp_soft_max_fu_18318_dense_array_V_address1),
    .dense_array_V_ce1(grp_soft_max_fu_18318_dense_array_V_ce1),
    .dense_array_V_we1(grp_soft_max_fu_18318_dense_array_V_we1),
    .dense_array_V_d1(grp_soft_max_fu_18318_dense_array_V_d1),
    .dense_array_V_q1(dense_array_V_q1),
    .prediction_V_address0(grp_soft_max_fu_18318_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_18318_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_18318_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_18318_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_18330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_1_fu_18330_ap_start),
    .ap_done(grp_max_pool_1_fu_18330_ap_done),
    .ap_idle(grp_max_pool_1_fu_18330_ap_idle),
    .ap_ready(grp_max_pool_1_fu_18330_ap_ready),
    .conv_out_0_V_address0(grp_max_pool_1_fu_18330_conv_out_0_V_address0),
    .conv_out_0_V_ce0(grp_max_pool_1_fu_18330_conv_out_0_V_ce0),
    .conv_out_0_V_q0(conv_1_out_c_0_V_q0),
    .conv_out_0_V_address1(grp_max_pool_1_fu_18330_conv_out_0_V_address1),
    .conv_out_0_V_ce1(grp_max_pool_1_fu_18330_conv_out_0_V_ce1),
    .conv_out_0_V_q1(conv_1_out_c_0_V_q1),
    .conv_out_1_V_address0(grp_max_pool_1_fu_18330_conv_out_1_V_address0),
    .conv_out_1_V_ce0(grp_max_pool_1_fu_18330_conv_out_1_V_ce0),
    .conv_out_1_V_q0(conv_1_out_c_1_V_q0),
    .conv_out_1_V_address1(grp_max_pool_1_fu_18330_conv_out_1_V_address1),
    .conv_out_1_V_ce1(grp_max_pool_1_fu_18330_conv_out_1_V_ce1),
    .conv_out_1_V_q1(conv_1_out_c_1_V_q1),
    .conv_out_2_V_address0(grp_max_pool_1_fu_18330_conv_out_2_V_address0),
    .conv_out_2_V_ce0(grp_max_pool_1_fu_18330_conv_out_2_V_ce0),
    .conv_out_2_V_q0(conv_1_out_c_2_V_q0),
    .conv_out_2_V_address1(grp_max_pool_1_fu_18330_conv_out_2_V_address1),
    .conv_out_2_V_ce1(grp_max_pool_1_fu_18330_conv_out_2_V_ce1),
    .conv_out_2_V_q1(conv_1_out_c_2_V_q1),
    .conv_out_3_V_address0(grp_max_pool_1_fu_18330_conv_out_3_V_address0),
    .conv_out_3_V_ce0(grp_max_pool_1_fu_18330_conv_out_3_V_ce0),
    .conv_out_3_V_q0(conv_1_out_c_3_V_q0),
    .conv_out_3_V_address1(grp_max_pool_1_fu_18330_conv_out_3_V_address1),
    .conv_out_3_V_ce1(grp_max_pool_1_fu_18330_conv_out_3_V_ce1),
    .conv_out_3_V_q1(conv_1_out_c_3_V_q1),
    .conv_out_4_V_address0(grp_max_pool_1_fu_18330_conv_out_4_V_address0),
    .conv_out_4_V_ce0(grp_max_pool_1_fu_18330_conv_out_4_V_ce0),
    .conv_out_4_V_q0(conv_1_out_c_4_V_q0),
    .conv_out_4_V_address1(grp_max_pool_1_fu_18330_conv_out_4_V_address1),
    .conv_out_4_V_ce1(grp_max_pool_1_fu_18330_conv_out_4_V_ce1),
    .conv_out_4_V_q1(conv_1_out_c_4_V_q1),
    .conv_out_5_V_address0(grp_max_pool_1_fu_18330_conv_out_5_V_address0),
    .conv_out_5_V_ce0(grp_max_pool_1_fu_18330_conv_out_5_V_ce0),
    .conv_out_5_V_q0(conv_1_out_c_5_V_q0),
    .conv_out_5_V_address1(grp_max_pool_1_fu_18330_conv_out_5_V_address1),
    .conv_out_5_V_ce1(grp_max_pool_1_fu_18330_conv_out_5_V_ce1),
    .conv_out_5_V_q1(conv_1_out_c_5_V_q1),
    .conv_out_6_V_address0(grp_max_pool_1_fu_18330_conv_out_6_V_address0),
    .conv_out_6_V_ce0(grp_max_pool_1_fu_18330_conv_out_6_V_ce0),
    .conv_out_6_V_q0(conv_1_out_c_6_V_q0),
    .conv_out_6_V_address1(grp_max_pool_1_fu_18330_conv_out_6_V_address1),
    .conv_out_6_V_ce1(grp_max_pool_1_fu_18330_conv_out_6_V_ce1),
    .conv_out_6_V_q1(conv_1_out_c_6_V_q1),
    .conv_out_7_V_address0(grp_max_pool_1_fu_18330_conv_out_7_V_address0),
    .conv_out_7_V_ce0(grp_max_pool_1_fu_18330_conv_out_7_V_ce0),
    .conv_out_7_V_q0(conv_1_out_c_7_V_q0),
    .conv_out_7_V_address1(grp_max_pool_1_fu_18330_conv_out_7_V_address1),
    .conv_out_7_V_ce1(grp_max_pool_1_fu_18330_conv_out_7_V_ce1),
    .conv_out_7_V_q1(conv_1_out_c_7_V_q1),
    .conv_out_8_V_address0(grp_max_pool_1_fu_18330_conv_out_8_V_address0),
    .conv_out_8_V_ce0(grp_max_pool_1_fu_18330_conv_out_8_V_ce0),
    .conv_out_8_V_q0(conv_1_out_c_8_V_q0),
    .conv_out_8_V_address1(grp_max_pool_1_fu_18330_conv_out_8_V_address1),
    .conv_out_8_V_ce1(grp_max_pool_1_fu_18330_conv_out_8_V_ce1),
    .conv_out_8_V_q1(conv_1_out_c_8_V_q1),
    .conv_out_9_V_address0(grp_max_pool_1_fu_18330_conv_out_9_V_address0),
    .conv_out_9_V_ce0(grp_max_pool_1_fu_18330_conv_out_9_V_ce0),
    .conv_out_9_V_q0(conv_1_out_c_9_V_q0),
    .conv_out_9_V_address1(grp_max_pool_1_fu_18330_conv_out_9_V_address1),
    .conv_out_9_V_ce1(grp_max_pool_1_fu_18330_conv_out_9_V_ce1),
    .conv_out_9_V_q1(conv_1_out_c_9_V_q1),
    .conv_out_10_V_address0(grp_max_pool_1_fu_18330_conv_out_10_V_address0),
    .conv_out_10_V_ce0(grp_max_pool_1_fu_18330_conv_out_10_V_ce0),
    .conv_out_10_V_q0(conv_1_out_c_10_V_q0),
    .conv_out_10_V_address1(grp_max_pool_1_fu_18330_conv_out_10_V_address1),
    .conv_out_10_V_ce1(grp_max_pool_1_fu_18330_conv_out_10_V_ce1),
    .conv_out_10_V_q1(conv_1_out_c_10_V_q1),
    .conv_out_11_V_address0(grp_max_pool_1_fu_18330_conv_out_11_V_address0),
    .conv_out_11_V_ce0(grp_max_pool_1_fu_18330_conv_out_11_V_ce0),
    .conv_out_11_V_q0(conv_1_out_c_11_V_q0),
    .conv_out_11_V_address1(grp_max_pool_1_fu_18330_conv_out_11_V_address1),
    .conv_out_11_V_ce1(grp_max_pool_1_fu_18330_conv_out_11_V_ce1),
    .conv_out_11_V_q1(conv_1_out_c_11_V_q1),
    .conv_out_12_V_address0(grp_max_pool_1_fu_18330_conv_out_12_V_address0),
    .conv_out_12_V_ce0(grp_max_pool_1_fu_18330_conv_out_12_V_ce0),
    .conv_out_12_V_q0(conv_1_out_c_12_V_q0),
    .conv_out_12_V_address1(grp_max_pool_1_fu_18330_conv_out_12_V_address1),
    .conv_out_12_V_ce1(grp_max_pool_1_fu_18330_conv_out_12_V_ce1),
    .conv_out_12_V_q1(conv_1_out_c_12_V_q1),
    .conv_out_13_V_address0(grp_max_pool_1_fu_18330_conv_out_13_V_address0),
    .conv_out_13_V_ce0(grp_max_pool_1_fu_18330_conv_out_13_V_ce0),
    .conv_out_13_V_q0(conv_1_out_c_13_V_q0),
    .conv_out_13_V_address1(grp_max_pool_1_fu_18330_conv_out_13_V_address1),
    .conv_out_13_V_ce1(grp_max_pool_1_fu_18330_conv_out_13_V_ce1),
    .conv_out_13_V_q1(conv_1_out_c_13_V_q1),
    .conv_out_14_V_address0(grp_max_pool_1_fu_18330_conv_out_14_V_address0),
    .conv_out_14_V_ce0(grp_max_pool_1_fu_18330_conv_out_14_V_ce0),
    .conv_out_14_V_q0(conv_1_out_c_14_V_q0),
    .conv_out_14_V_address1(grp_max_pool_1_fu_18330_conv_out_14_V_address1),
    .conv_out_14_V_ce1(grp_max_pool_1_fu_18330_conv_out_14_V_ce1),
    .conv_out_14_V_q1(conv_1_out_c_14_V_q1),
    .conv_out_15_V_address0(grp_max_pool_1_fu_18330_conv_out_15_V_address0),
    .conv_out_15_V_ce0(grp_max_pool_1_fu_18330_conv_out_15_V_ce0),
    .conv_out_15_V_q0(conv_1_out_c_15_V_q0),
    .conv_out_15_V_address1(grp_max_pool_1_fu_18330_conv_out_15_V_address1),
    .conv_out_15_V_ce1(grp_max_pool_1_fu_18330_conv_out_15_V_ce1),
    .conv_out_15_V_q1(conv_1_out_c_15_V_q1),
    .conv_out_16_V_address0(grp_max_pool_1_fu_18330_conv_out_16_V_address0),
    .conv_out_16_V_ce0(grp_max_pool_1_fu_18330_conv_out_16_V_ce0),
    .conv_out_16_V_q0(conv_1_out_c_16_V_q0),
    .conv_out_16_V_address1(grp_max_pool_1_fu_18330_conv_out_16_V_address1),
    .conv_out_16_V_ce1(grp_max_pool_1_fu_18330_conv_out_16_V_ce1),
    .conv_out_16_V_q1(conv_1_out_c_16_V_q1),
    .conv_out_17_V_address0(grp_max_pool_1_fu_18330_conv_out_17_V_address0),
    .conv_out_17_V_ce0(grp_max_pool_1_fu_18330_conv_out_17_V_ce0),
    .conv_out_17_V_q0(conv_1_out_c_17_V_q0),
    .conv_out_17_V_address1(grp_max_pool_1_fu_18330_conv_out_17_V_address1),
    .conv_out_17_V_ce1(grp_max_pool_1_fu_18330_conv_out_17_V_ce1),
    .conv_out_17_V_q1(conv_1_out_c_17_V_q1),
    .conv_out_18_V_address0(grp_max_pool_1_fu_18330_conv_out_18_V_address0),
    .conv_out_18_V_ce0(grp_max_pool_1_fu_18330_conv_out_18_V_ce0),
    .conv_out_18_V_q0(conv_1_out_c_18_V_q0),
    .conv_out_18_V_address1(grp_max_pool_1_fu_18330_conv_out_18_V_address1),
    .conv_out_18_V_ce1(grp_max_pool_1_fu_18330_conv_out_18_V_ce1),
    .conv_out_18_V_q1(conv_1_out_c_18_V_q1),
    .conv_out_19_V_address0(grp_max_pool_1_fu_18330_conv_out_19_V_address0),
    .conv_out_19_V_ce0(grp_max_pool_1_fu_18330_conv_out_19_V_ce0),
    .conv_out_19_V_q0(conv_1_out_c_19_V_q0),
    .conv_out_19_V_address1(grp_max_pool_1_fu_18330_conv_out_19_V_address1),
    .conv_out_19_V_ce1(grp_max_pool_1_fu_18330_conv_out_19_V_ce1),
    .conv_out_19_V_q1(conv_1_out_c_19_V_q1),
    .conv_out_20_V_address0(grp_max_pool_1_fu_18330_conv_out_20_V_address0),
    .conv_out_20_V_ce0(grp_max_pool_1_fu_18330_conv_out_20_V_ce0),
    .conv_out_20_V_q0(conv_1_out_c_20_V_q0),
    .conv_out_20_V_address1(grp_max_pool_1_fu_18330_conv_out_20_V_address1),
    .conv_out_20_V_ce1(grp_max_pool_1_fu_18330_conv_out_20_V_ce1),
    .conv_out_20_V_q1(conv_1_out_c_20_V_q1),
    .conv_out_21_V_address0(grp_max_pool_1_fu_18330_conv_out_21_V_address0),
    .conv_out_21_V_ce0(grp_max_pool_1_fu_18330_conv_out_21_V_ce0),
    .conv_out_21_V_q0(conv_1_out_c_21_V_q0),
    .conv_out_21_V_address1(grp_max_pool_1_fu_18330_conv_out_21_V_address1),
    .conv_out_21_V_ce1(grp_max_pool_1_fu_18330_conv_out_21_V_ce1),
    .conv_out_21_V_q1(conv_1_out_c_21_V_q1),
    .conv_out_22_V_address0(grp_max_pool_1_fu_18330_conv_out_22_V_address0),
    .conv_out_22_V_ce0(grp_max_pool_1_fu_18330_conv_out_22_V_ce0),
    .conv_out_22_V_q0(conv_1_out_c_22_V_q0),
    .conv_out_22_V_address1(grp_max_pool_1_fu_18330_conv_out_22_V_address1),
    .conv_out_22_V_ce1(grp_max_pool_1_fu_18330_conv_out_22_V_ce1),
    .conv_out_22_V_q1(conv_1_out_c_22_V_q1),
    .conv_out_23_V_address0(grp_max_pool_1_fu_18330_conv_out_23_V_address0),
    .conv_out_23_V_ce0(grp_max_pool_1_fu_18330_conv_out_23_V_ce0),
    .conv_out_23_V_q0(conv_1_out_c_23_V_q0),
    .conv_out_23_V_address1(grp_max_pool_1_fu_18330_conv_out_23_V_address1),
    .conv_out_23_V_ce1(grp_max_pool_1_fu_18330_conv_out_23_V_ce1),
    .conv_out_23_V_q1(conv_1_out_c_23_V_q1),
    .conv_out_24_V_address0(grp_max_pool_1_fu_18330_conv_out_24_V_address0),
    .conv_out_24_V_ce0(grp_max_pool_1_fu_18330_conv_out_24_V_ce0),
    .conv_out_24_V_q0(conv_1_out_c_24_V_q0),
    .conv_out_24_V_address1(grp_max_pool_1_fu_18330_conv_out_24_V_address1),
    .conv_out_24_V_ce1(grp_max_pool_1_fu_18330_conv_out_24_V_ce1),
    .conv_out_24_V_q1(conv_1_out_c_24_V_q1),
    .conv_out_25_V_address0(grp_max_pool_1_fu_18330_conv_out_25_V_address0),
    .conv_out_25_V_ce0(grp_max_pool_1_fu_18330_conv_out_25_V_ce0),
    .conv_out_25_V_q0(conv_1_out_c_25_V_q0),
    .conv_out_25_V_address1(grp_max_pool_1_fu_18330_conv_out_25_V_address1),
    .conv_out_25_V_ce1(grp_max_pool_1_fu_18330_conv_out_25_V_ce1),
    .conv_out_25_V_q1(conv_1_out_c_25_V_q1),
    .max_pool_out_0_V_address0(grp_max_pool_1_fu_18330_max_pool_out_0_V_address0),
    .max_pool_out_0_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0),
    .max_pool_out_0_V_we0(grp_max_pool_1_fu_18330_max_pool_out_0_V_we0),
    .max_pool_out_0_V_d0(grp_max_pool_1_fu_18330_max_pool_out_0_V_d0),
    .max_pool_out_1_V_address0(grp_max_pool_1_fu_18330_max_pool_out_1_V_address0),
    .max_pool_out_1_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0),
    .max_pool_out_1_V_we0(grp_max_pool_1_fu_18330_max_pool_out_1_V_we0),
    .max_pool_out_1_V_d0(grp_max_pool_1_fu_18330_max_pool_out_1_V_d0),
    .max_pool_out_2_V_address0(grp_max_pool_1_fu_18330_max_pool_out_2_V_address0),
    .max_pool_out_2_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0),
    .max_pool_out_2_V_we0(grp_max_pool_1_fu_18330_max_pool_out_2_V_we0),
    .max_pool_out_2_V_d0(grp_max_pool_1_fu_18330_max_pool_out_2_V_d0),
    .max_pool_out_3_V_address0(grp_max_pool_1_fu_18330_max_pool_out_3_V_address0),
    .max_pool_out_3_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0),
    .max_pool_out_3_V_we0(grp_max_pool_1_fu_18330_max_pool_out_3_V_we0),
    .max_pool_out_3_V_d0(grp_max_pool_1_fu_18330_max_pool_out_3_V_d0),
    .max_pool_out_4_V_address0(grp_max_pool_1_fu_18330_max_pool_out_4_V_address0),
    .max_pool_out_4_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0),
    .max_pool_out_4_V_we0(grp_max_pool_1_fu_18330_max_pool_out_4_V_we0),
    .max_pool_out_4_V_d0(grp_max_pool_1_fu_18330_max_pool_out_4_V_d0),
    .max_pool_out_5_V_address0(grp_max_pool_1_fu_18330_max_pool_out_5_V_address0),
    .max_pool_out_5_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0),
    .max_pool_out_5_V_we0(grp_max_pool_1_fu_18330_max_pool_out_5_V_we0),
    .max_pool_out_5_V_d0(grp_max_pool_1_fu_18330_max_pool_out_5_V_d0),
    .max_pool_out_6_V_address0(grp_max_pool_1_fu_18330_max_pool_out_6_V_address0),
    .max_pool_out_6_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0),
    .max_pool_out_6_V_we0(grp_max_pool_1_fu_18330_max_pool_out_6_V_we0),
    .max_pool_out_6_V_d0(grp_max_pool_1_fu_18330_max_pool_out_6_V_d0),
    .max_pool_out_7_V_address0(grp_max_pool_1_fu_18330_max_pool_out_7_V_address0),
    .max_pool_out_7_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0),
    .max_pool_out_7_V_we0(grp_max_pool_1_fu_18330_max_pool_out_7_V_we0),
    .max_pool_out_7_V_d0(grp_max_pool_1_fu_18330_max_pool_out_7_V_d0),
    .max_pool_out_8_V_address0(grp_max_pool_1_fu_18330_max_pool_out_8_V_address0),
    .max_pool_out_8_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0),
    .max_pool_out_8_V_we0(grp_max_pool_1_fu_18330_max_pool_out_8_V_we0),
    .max_pool_out_8_V_d0(grp_max_pool_1_fu_18330_max_pool_out_8_V_d0),
    .max_pool_out_9_V_address0(grp_max_pool_1_fu_18330_max_pool_out_9_V_address0),
    .max_pool_out_9_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0),
    .max_pool_out_9_V_we0(grp_max_pool_1_fu_18330_max_pool_out_9_V_we0),
    .max_pool_out_9_V_d0(grp_max_pool_1_fu_18330_max_pool_out_9_V_d0),
    .max_pool_out_10_V_address0(grp_max_pool_1_fu_18330_max_pool_out_10_V_address0),
    .max_pool_out_10_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0),
    .max_pool_out_10_V_we0(grp_max_pool_1_fu_18330_max_pool_out_10_V_we0),
    .max_pool_out_10_V_d0(grp_max_pool_1_fu_18330_max_pool_out_10_V_d0),
    .max_pool_out_11_V_address0(grp_max_pool_1_fu_18330_max_pool_out_11_V_address0),
    .max_pool_out_11_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0),
    .max_pool_out_11_V_we0(grp_max_pool_1_fu_18330_max_pool_out_11_V_we0),
    .max_pool_out_11_V_d0(grp_max_pool_1_fu_18330_max_pool_out_11_V_d0),
    .max_pool_out_12_V_address0(grp_max_pool_1_fu_18330_max_pool_out_12_V_address0),
    .max_pool_out_12_V_ce0(grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0),
    .max_pool_out_12_V_we0(grp_max_pool_1_fu_18330_max_pool_out_12_V_we0),
    .max_pool_out_12_V_d0(grp_max_pool_1_fu_18330_max_pool_out_12_V_d0)
);

flat grp_flat_fu_18373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_flat_fu_18373_ap_start),
    .ap_done(grp_flat_fu_18373_ap_done),
    .ap_idle(grp_flat_fu_18373_ap_idle),
    .ap_ready(grp_flat_fu_18373_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_18373_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_18373_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_c_V_q0),
    .flat_array_0_V_address0(grp_flat_fu_18373_flat_array_0_V_address0),
    .flat_array_0_V_ce0(grp_flat_fu_18373_flat_array_0_V_ce0),
    .flat_array_0_V_we0(grp_flat_fu_18373_flat_array_0_V_we0),
    .flat_array_0_V_d0(grp_flat_fu_18373_flat_array_0_V_d0),
    .flat_array_1_V_address0(grp_flat_fu_18373_flat_array_1_V_address0),
    .flat_array_1_V_ce0(grp_flat_fu_18373_flat_array_1_V_ce0),
    .flat_array_1_V_we0(grp_flat_fu_18373_flat_array_1_V_we0),
    .flat_array_1_V_d0(grp_flat_fu_18373_flat_array_1_V_d0),
    .flat_array_2_V_address0(grp_flat_fu_18373_flat_array_2_V_address0),
    .flat_array_2_V_ce0(grp_flat_fu_18373_flat_array_2_V_ce0),
    .flat_array_2_V_we0(grp_flat_fu_18373_flat_array_2_V_we0),
    .flat_array_2_V_d0(grp_flat_fu_18373_flat_array_2_V_d0),
    .flat_array_3_V_address0(grp_flat_fu_18373_flat_array_3_V_address0),
    .flat_array_3_V_ce0(grp_flat_fu_18373_flat_array_3_V_ce0),
    .flat_array_3_V_we0(grp_flat_fu_18373_flat_array_3_V_we0),
    .flat_array_3_V_d0(grp_flat_fu_18373_flat_array_3_V_d0),
    .flat_array_4_V_address0(grp_flat_fu_18373_flat_array_4_V_address0),
    .flat_array_4_V_ce0(grp_flat_fu_18373_flat_array_4_V_ce0),
    .flat_array_4_V_we0(grp_flat_fu_18373_flat_array_4_V_we0),
    .flat_array_4_V_d0(grp_flat_fu_18373_flat_array_4_V_d0),
    .flat_array_5_V_address0(grp_flat_fu_18373_flat_array_5_V_address0),
    .flat_array_5_V_ce0(grp_flat_fu_18373_flat_array_5_V_ce0),
    .flat_array_5_V_we0(grp_flat_fu_18373_flat_array_5_V_we0),
    .flat_array_5_V_d0(grp_flat_fu_18373_flat_array_5_V_d0),
    .flat_array_6_V_address0(grp_flat_fu_18373_flat_array_6_V_address0),
    .flat_array_6_V_ce0(grp_flat_fu_18373_flat_array_6_V_ce0),
    .flat_array_6_V_we0(grp_flat_fu_18373_flat_array_6_V_we0),
    .flat_array_6_V_d0(grp_flat_fu_18373_flat_array_6_V_d0),
    .flat_array_7_V_address0(grp_flat_fu_18373_flat_array_7_V_address0),
    .flat_array_7_V_ce0(grp_flat_fu_18373_flat_array_7_V_ce0),
    .flat_array_7_V_we0(grp_flat_fu_18373_flat_array_7_V_we0),
    .flat_array_7_V_d0(grp_flat_fu_18373_flat_array_7_V_d0),
    .flat_array_8_V_address0(grp_flat_fu_18373_flat_array_8_V_address0),
    .flat_array_8_V_ce0(grp_flat_fu_18373_flat_array_8_V_ce0),
    .flat_array_8_V_we0(grp_flat_fu_18373_flat_array_8_V_we0),
    .flat_array_8_V_d0(grp_flat_fu_18373_flat_array_8_V_d0),
    .flat_array_9_V_address0(grp_flat_fu_18373_flat_array_9_V_address0),
    .flat_array_9_V_ce0(grp_flat_fu_18373_flat_array_9_V_ce0),
    .flat_array_9_V_we0(grp_flat_fu_18373_flat_array_9_V_we0),
    .flat_array_9_V_d0(grp_flat_fu_18373_flat_array_9_V_d0),
    .flat_array_10_V_address0(grp_flat_fu_18373_flat_array_10_V_address0),
    .flat_array_10_V_ce0(grp_flat_fu_18373_flat_array_10_V_ce0),
    .flat_array_10_V_we0(grp_flat_fu_18373_flat_array_10_V_we0),
    .flat_array_10_V_d0(grp_flat_fu_18373_flat_array_10_V_d0),
    .flat_array_11_V_address0(grp_flat_fu_18373_flat_array_11_V_address0),
    .flat_array_11_V_ce0(grp_flat_fu_18373_flat_array_11_V_ce0),
    .flat_array_11_V_we0(grp_flat_fu_18373_flat_array_11_V_we0),
    .flat_array_11_V_d0(grp_flat_fu_18373_flat_array_11_V_d0),
    .flat_array_12_V_address0(grp_flat_fu_18373_flat_array_12_V_address0),
    .flat_array_12_V_ce0(grp_flat_fu_18373_flat_array_12_V_ce0),
    .flat_array_12_V_we0(grp_flat_fu_18373_flat_array_12_V_we0),
    .flat_array_12_V_d0(grp_flat_fu_18373_flat_array_12_V_d0),
    .flat_array_13_V_address0(grp_flat_fu_18373_flat_array_13_V_address0),
    .flat_array_13_V_ce0(grp_flat_fu_18373_flat_array_13_V_ce0),
    .flat_array_13_V_we0(grp_flat_fu_18373_flat_array_13_V_we0),
    .flat_array_13_V_d0(grp_flat_fu_18373_flat_array_13_V_d0),
    .flat_array_14_V_address0(grp_flat_fu_18373_flat_array_14_V_address0),
    .flat_array_14_V_ce0(grp_flat_fu_18373_flat_array_14_V_ce0),
    .flat_array_14_V_we0(grp_flat_fu_18373_flat_array_14_V_we0),
    .flat_array_14_V_d0(grp_flat_fu_18373_flat_array_14_V_d0),
    .flat_array_15_V_address0(grp_flat_fu_18373_flat_array_15_V_address0),
    .flat_array_15_V_ce0(grp_flat_fu_18373_flat_array_15_V_ce0),
    .flat_array_15_V_we0(grp_flat_fu_18373_flat_array_15_V_we0),
    .flat_array_15_V_d0(grp_flat_fu_18373_flat_array_15_V_d0),
    .flat_array_16_V_address0(grp_flat_fu_18373_flat_array_16_V_address0),
    .flat_array_16_V_ce0(grp_flat_fu_18373_flat_array_16_V_ce0),
    .flat_array_16_V_we0(grp_flat_fu_18373_flat_array_16_V_we0),
    .flat_array_16_V_d0(grp_flat_fu_18373_flat_array_16_V_d0),
    .flat_array_17_V_address0(grp_flat_fu_18373_flat_array_17_V_address0),
    .flat_array_17_V_ce0(grp_flat_fu_18373_flat_array_17_V_ce0),
    .flat_array_17_V_we0(grp_flat_fu_18373_flat_array_17_V_we0),
    .flat_array_17_V_d0(grp_flat_fu_18373_flat_array_17_V_d0),
    .flat_array_18_V_address0(grp_flat_fu_18373_flat_array_18_V_address0),
    .flat_array_18_V_ce0(grp_flat_fu_18373_flat_array_18_V_ce0),
    .flat_array_18_V_we0(grp_flat_fu_18373_flat_array_18_V_we0),
    .flat_array_18_V_d0(grp_flat_fu_18373_flat_array_18_V_d0),
    .flat_array_19_V_address0(grp_flat_fu_18373_flat_array_19_V_address0),
    .flat_array_19_V_ce0(grp_flat_fu_18373_flat_array_19_V_ce0),
    .flat_array_19_V_we0(grp_flat_fu_18373_flat_array_19_V_we0),
    .flat_array_19_V_d0(grp_flat_fu_18373_flat_array_19_V_d0),
    .flat_array_20_V_address0(grp_flat_fu_18373_flat_array_20_V_address0),
    .flat_array_20_V_ce0(grp_flat_fu_18373_flat_array_20_V_ce0),
    .flat_array_20_V_we0(grp_flat_fu_18373_flat_array_20_V_we0),
    .flat_array_20_V_d0(grp_flat_fu_18373_flat_array_20_V_d0),
    .flat_array_21_V_address0(grp_flat_fu_18373_flat_array_21_V_address0),
    .flat_array_21_V_ce0(grp_flat_fu_18373_flat_array_21_V_ce0),
    .flat_array_21_V_we0(grp_flat_fu_18373_flat_array_21_V_we0),
    .flat_array_21_V_d0(grp_flat_fu_18373_flat_array_21_V_d0),
    .flat_array_22_V_address0(grp_flat_fu_18373_flat_array_22_V_address0),
    .flat_array_22_V_ce0(grp_flat_fu_18373_flat_array_22_V_ce0),
    .flat_array_22_V_we0(grp_flat_fu_18373_flat_array_22_V_we0),
    .flat_array_22_V_d0(grp_flat_fu_18373_flat_array_22_V_d0),
    .flat_array_23_V_address0(grp_flat_fu_18373_flat_array_23_V_address0),
    .flat_array_23_V_ce0(grp_flat_fu_18373_flat_array_23_V_ce0),
    .flat_array_23_V_we0(grp_flat_fu_18373_flat_array_23_V_we0),
    .flat_array_23_V_d0(grp_flat_fu_18373_flat_array_23_V_d0),
    .flat_array_24_V_address0(grp_flat_fu_18373_flat_array_24_V_address0),
    .flat_array_24_V_ce0(grp_flat_fu_18373_flat_array_24_V_ce0),
    .flat_array_24_V_we0(grp_flat_fu_18373_flat_array_24_V_we0),
    .flat_array_24_V_d0(grp_flat_fu_18373_flat_array_24_V_d0)
);

cnn_fpext_32ns_64fbY #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64fbY_U563(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cnn_input_q0),
    .ce(1'b1),
    .dout(grp_fu_18403_p1)
);

cnn_mux_134_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_mux_134_14_1_1_U564(
    .din0(max_pool_1_out_0_V_q1),
    .din1(max_pool_1_out_1_V_q0),
    .din2(max_pool_1_out_2_V_q0),
    .din3(max_pool_1_out_3_V_q0),
    .din4(max_pool_1_out_4_V_q0),
    .din5(max_pool_1_out_5_V_q0),
    .din6(max_pool_1_out_6_V_q0),
    .din7(max_pool_1_out_7_V_q0),
    .din8(max_pool_1_out_8_V_q0),
    .din9(max_pool_1_out_9_V_q0),
    .din10(max_pool_1_out_10_V_q0),
    .din11(max_pool_1_out_11_V_q0),
    .din12(max_pool_1_out_12_V_q0),
    .din13(grp_fu_18407_p14),
    .dout(grp_fu_18407_p15)
);

cnn_mux_134_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_mux_134_14_1_1_U565(
    .din0(max_pool_1_out_0_V_q0),
    .din1(max_pool_1_out_1_V_q1),
    .din2(max_pool_1_out_2_V_q1),
    .din3(max_pool_1_out_3_V_q1),
    .din4(max_pool_1_out_4_V_q1),
    .din5(max_pool_1_out_5_V_q1),
    .din6(max_pool_1_out_6_V_q1),
    .din7(max_pool_1_out_7_V_q1),
    .din8(max_pool_1_out_8_V_q1),
    .din9(max_pool_1_out_9_V_q1),
    .din10(max_pool_1_out_10_V_q1),
    .din11(max_pool_1_out_11_V_q1),
    .din12(max_pool_1_out_12_V_q1),
    .din13(grp_fu_18447_p14),
    .dout(grp_fu_18447_p15)
);

cnn_urem_5ns_3ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_eOg_U566(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_18541_p0),
    .din1(grp_fu_18541_p1),
    .ce(1'b1),
    .dout(grp_fu_18541_p2)
);

cnn_urem_5ns_3ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_5ns_3ns_eOg_U567(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln28_1_fu_18525_p3),
    .din1(grp_fu_18555_p1),
    .ce(1'b1),
    .dout(grp_fu_18555_p2)
);

cnn_urem_4ns_3ns_bbk #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_4ns_3ns_bbk_U568(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_19381_p0),
    .din1(grp_fu_19381_p1),
    .ce(1'b1),
    .dout(grp_fu_19381_p2)
);

cnn_urem_4ns_3ns_bbk #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_4ns_3ns_bbk_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln54_reg_21285),
    .din1(grp_fu_19395_p1),
    .ce(1'b1),
    .dout(grp_fu_19395_p2)
);

cnn_mux_134_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_mux_134_14_1_1_U570(
    .din0(max_pool_1_out_0_V_q0),
    .din1(max_pool_1_out_1_V_q0),
    .din2(max_pool_1_out_2_V_q0),
    .din3(max_pool_1_out_3_V_q0),
    .din4(max_pool_1_out_4_V_q0),
    .din5(max_pool_1_out_5_V_q0),
    .din6(max_pool_1_out_6_V_q0),
    .din7(max_pool_1_out_7_V_q0),
    .din8(max_pool_1_out_8_V_q0),
    .din9(max_pool_1_out_9_V_q0),
    .din10(max_pool_1_out_10_V_q0),
    .din11(max_pool_1_out_11_V_q0),
    .din12(max_pool_1_out_12_V_q0),
    .din13(select_ln54_reg_21285_pp2_iter2_reg),
    .dout(tmp_8_fu_19554_p15)
);

cnn_mux_134_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_mux_134_14_1_1_U571(
    .din0(max_pool_1_out_0_V_q1),
    .din1(max_pool_1_out_1_V_q1),
    .din2(max_pool_1_out_2_V_q1),
    .din3(max_pool_1_out_3_V_q1),
    .din4(max_pool_1_out_4_V_q1),
    .din5(max_pool_1_out_5_V_q1),
    .din6(max_pool_1_out_6_V_q1),
    .din7(max_pool_1_out_7_V_q1),
    .din8(max_pool_1_out_8_V_q1),
    .din9(max_pool_1_out_9_V_q1),
    .din10(max_pool_1_out_10_V_q1),
    .din11(max_pool_1_out_11_V_q1),
    .din12(max_pool_1_out_12_V_q1),
    .din13(select_ln54_reg_21285_pp2_iter2_reg),
    .dout(tmp_5_fu_19604_p15)
);

cnn_mux_255_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 14 ),
    .din17_WIDTH( 14 ),
    .din18_WIDTH( 14 ),
    .din19_WIDTH( 14 ),
    .din20_WIDTH( 14 ),
    .din21_WIDTH( 14 ),
    .din22_WIDTH( 14 ),
    .din23_WIDTH( 14 ),
    .din24_WIDTH( 14 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
cnn_mux_255_14_1_1_U572(
    .din0(max_pool_2_out_0_0_q0),
    .din1(max_pool_2_out_0_1_q0),
    .din2(max_pool_2_out_0_2_q0),
    .din3(max_pool_2_out_0_3_q0),
    .din4(max_pool_2_out_0_4_q0),
    .din5(max_pool_2_out_1_0_q0),
    .din6(max_pool_2_out_1_1_q0),
    .din7(max_pool_2_out_1_2_q0),
    .din8(max_pool_2_out_1_3_q0),
    .din9(max_pool_2_out_1_4_q0),
    .din10(max_pool_2_out_2_0_q0),
    .din11(max_pool_2_out_2_1_q0),
    .din12(max_pool_2_out_2_2_q0),
    .din13(max_pool_2_out_2_3_q0),
    .din14(max_pool_2_out_2_4_q0),
    .din15(max_pool_2_out_3_0_q0),
    .din16(max_pool_2_out_3_1_q0),
    .din17(max_pool_2_out_3_2_q0),
    .din18(max_pool_2_out_3_3_q0),
    .din19(max_pool_2_out_3_4_q0),
    .din20(max_pool_2_out_4_0_q0),
    .din21(max_pool_2_out_4_1_q0),
    .din22(max_pool_2_out_4_2_q0),
    .din23(max_pool_2_out_4_3_q0),
    .din24(max_pool_2_out_4_4_q0),
    .din25(select_ln82_6_reg_29927),
    .dout(tmp_3_fu_20232_p27)
);

cnn_mac_muladd_5nfcY #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_5nfcY_U573(
    .din0(grp_fu_20931_p0),
    .din1(grp_fu_20931_p1),
    .din2(grp_fu_20931_p2),
    .dout(grp_fu_20931_p3)
);

cnn_mac_muladd_4nfdY #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
cnn_mac_muladd_4nfdY_U574(
    .din0(grp_fu_20940_p0),
    .din1(grp_fu_20940_p1),
    .din2(grp_fu_20940_p2),
    .dout(grp_fu_20940_p3)
);

cnn_mac_muladd_9sfeY #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sfeY_U575(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_20949_p1),
    .din2(grp_fu_20949_p2),
    .dout(grp_fu_20949_p3)
);

cnn_mac_muladd_13ffY #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_13ffY_U576(
    .din0(grp_fu_20959_p0),
    .din1(dense_out_weights_V_q0),
    .din2(grp_fu_20959_p2),
    .dout(grp_fu_20959_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state21) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state33) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7)) | ((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state45) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state45))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state45);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state52) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state52))) begin
            ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state52);
        end else if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state55) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state55))) begin
            ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state55);
        end else if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1_fu_18135_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_conv_1_fu_18135_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_18135_ap_ready == 1'b1)) begin
            grp_conv_1_fu_18135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_2_fu_17966_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_conv_2_fu_17966_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_17966_ap_ready == 1'b1)) begin
            grp_conv_2_fu_17966_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_1_fu_18155_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state50)) begin
            grp_dense_1_fu_18155_ap_start_reg <= 1'b1;
        end else if ((grp_dense_1_fu_18155_ap_ready == 1'b1)) begin
            grp_dense_1_fu_18155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_flat_fu_18373_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_flat_fu_18373_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_18373_ap_ready == 1'b1)) begin
            grp_flat_fu_18373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_1_fu_18330_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_max_pool_1_fu_18330_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_18330_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_18330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_2_fu_18189_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_max_pool_2_fu_18189_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_18189_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_18189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_soft_max_fu_18318_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_soft_max_fu_18318_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_18318_ap_ready == 1'b1)) begin
            grp_soft_max_fu_18318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_reg_30120 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        d_0_i_reg_17921 <= select_ln48_1_reg_30134;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        d_0_i_reg_17921 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_reg_30120 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        f_0_i_reg_17944 <= f_reg_30154;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        f_0_i_reg_17944 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i14_0_reg_17722 <= select_ln40_1_reg_21106;
    end else if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        i14_0_reg_17722 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i26_0_reg_17755 <= select_ln54_1_reg_21296;
    end else if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        i26_0_reg_17755 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i39_0_reg_17788 <= select_ln68_1_reg_29792;
    end else if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        i39_0_reg_17788 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_reg_29900 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i52_0_reg_17821 <= select_ln82_1_reg_29909;
    end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        i52_0_reg_17821 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        i55_0_reg_17955 <= i_7_reg_30176;
    end else if (((grp_soft_max_fu_18318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        i55_0_reg_17955 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_reg_30067 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        i_0_i_reg_17876 <= select_ln14_1_reg_30081;
    end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
        i_0_i_reg_17876 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_reg_20998 == 1'd0))) begin
        i_0_reg_17678 <= select_ln28_2_reg_21018;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_17678 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten163_reg_17711 <= add_ln37_reg_21096;
    end else if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten163_reg_17711 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten253_reg_17744 <= add_ln51_reg_21280;
    end else if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten253_reg_17744 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten265_reg_17777 <= add_ln65_reg_29782;
    end else if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        indvar_flatten265_reg_17777 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_fu_19980_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten277_reg_17832 <= select_ln80_fu_20173_p3;
    end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        indvar_flatten277_reg_17832 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_fu_19980_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten299_reg_17810 <= add_ln79_fu_19986_p2;
    end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        indvar_flatten299_reg_17810 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_fu_20288_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        indvar_flatten311_reg_17865 <= add_ln9_fu_20294_p2;
    end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
        indvar_flatten311_reg_17865 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_fu_20473_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        indvar_flatten323_reg_17910 <= add_ln41_fu_20479_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        indvar_flatten323_reg_17910 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        indvar_flatten_reg_17656 <= add_ln23_fu_18493_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_17656 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        ix_in_0_reg_17667 <= select_ln23_fu_18547_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_17667 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        ix_in_1_reg_17689 <= add_ln28_fu_18561_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_1_reg_17689 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j15_0_reg_17733 <= j_reg_21271;
    end else if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        j15_0_reg_17733 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j27_0_reg_17766 <= j_4_reg_21313;
    end else if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        j27_0_reg_17766 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j40_0_reg_17799 <= j_5_reg_29895;
    end else if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        j40_0_reg_17799 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_reg_29900 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        j53_0_reg_17843 <= select_ln82_5_reg_29921;
    end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        j53_0_reg_17843 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_reg_30067 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        j_0_i_reg_17899 <= j_3_reg_30101;
    end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
        j_0_i_reg_17899 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        j_0_reg_17700 <= j_1_fu_18567_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_reg_17700 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_fu_19980_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        k54_0_reg_17854 <= k_fu_20161_p2;
    end else if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        k54_0_reg_17854 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_reg_30067 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        p_Val2_18_reg_17887 <= {{grp_fu_20949_p3[21:8]}};
    end else if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_Val2_18_reg_17887 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_reg_30120 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        p_Val2_21_reg_17932 <= {{grp_fu_20959_p3[21:8]}};
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        p_Val2_21_reg_17932 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln37_reg_21096 <= add_ln37_fu_18965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln51_reg_21280 <= add_ln51_fu_19317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln65_reg_29782 <= add_ln65_fu_19738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_20998_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln581_reg_21071 <= and_ln581_fu_18748_p2;
        and_ln603_reg_21081 <= and_ln603_fu_18786_p2;
        icmp_ln585_reg_21066 <= icmp_ln585_fu_18685_p2;
        man_V_2_reg_21051 <= man_V_2_fu_18629_p3;
        select_ln585_reg_21076 <= select_ln585_fu_18766_p3;
        sh_amt_reg_21056 <= sh_amt_fu_18667_p3;
        trunc_ln583_reg_21061 <= trunc_ln583_fu_18681_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_20998_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_input_load_reg_21045 <= cnn_input_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_0_V_load_1_reg_21181 <= conv_1_out_0_V_q1;
        conv_1_out_1_V_load_1_reg_21211 <= conv_1_out_1_V_q1;
        conv_1_out_2_V_load_1_reg_21241 <= conv_1_out_2_V_q1;
        conv_1_out_2_V_load_reg_21151 <= conv_1_out_2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_fu_20473_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        f_reg_30154 <= f_fu_20568_p2;
        select_ln48_1_reg_30134 <= select_ln48_1_fu_20505_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        i_7_reg_30176 <= i_7_fu_20629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_fu_20288_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        icmp_ln13_1_reg_30106 <= icmp_ln13_1_fu_20389_p2;
        icmp_ln13_reg_30076 <= icmp_ln13_fu_20306_p2;
        zext_ln14_reg_30086[4 : 0] <= zext_ln14_fu_20328_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln23_reg_20998 <= icmp_ln23_fu_18487_p2;
        icmp_ln23_reg_20998_pp0_iter1_reg <= icmp_ln23_reg_20998;
        select_ln28_1_reg_21012_pp0_iter1_reg <= select_ln28_1_reg_21012;
        select_ln28_2_reg_21018_pp0_iter1_reg <= select_ln28_2_reg_21018;
        select_ln28_reg_21007_pp0_iter1_reg <= select_ln28_reg_21007;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln23_reg_20998_pp0_iter2_reg <= icmp_ln23_reg_20998_pp0_iter1_reg;
        icmp_ln23_reg_20998_pp0_iter3_reg <= icmp_ln23_reg_20998_pp0_iter2_reg;
        icmp_ln23_reg_20998_pp0_iter4_reg <= icmp_ln23_reg_20998_pp0_iter3_reg;
        icmp_ln23_reg_20998_pp0_iter5_reg <= icmp_ln23_reg_20998_pp0_iter4_reg;
        icmp_ln23_reg_20998_pp0_iter6_reg <= icmp_ln23_reg_20998_pp0_iter5_reg;
        select_ln28_1_reg_21012_pp0_iter2_reg <= select_ln28_1_reg_21012_pp0_iter1_reg;
        select_ln28_1_reg_21012_pp0_iter3_reg <= select_ln28_1_reg_21012_pp0_iter2_reg;
        select_ln28_1_reg_21012_pp0_iter4_reg <= select_ln28_1_reg_21012_pp0_iter3_reg;
        select_ln28_1_reg_21012_pp0_iter5_reg <= select_ln28_1_reg_21012_pp0_iter4_reg;
        select_ln28_1_reg_21012_pp0_iter6_reg <= select_ln28_1_reg_21012_pp0_iter5_reg;
        select_ln28_1_reg_21012_pp0_iter7_reg <= select_ln28_1_reg_21012_pp0_iter6_reg;
        select_ln28_2_reg_21018_pp0_iter2_reg <= select_ln28_2_reg_21018_pp0_iter1_reg;
        select_ln28_2_reg_21018_pp0_iter3_reg <= select_ln28_2_reg_21018_pp0_iter2_reg;
        select_ln28_2_reg_21018_pp0_iter4_reg <= select_ln28_2_reg_21018_pp0_iter3_reg;
        select_ln28_2_reg_21018_pp0_iter5_reg <= select_ln28_2_reg_21018_pp0_iter4_reg;
        select_ln28_2_reg_21018_pp0_iter6_reg <= select_ln28_2_reg_21018_pp0_iter5_reg;
        select_ln28_2_reg_21018_pp0_iter7_reg <= select_ln28_2_reg_21018_pp0_iter6_reg;
        select_ln28_reg_21007_pp0_iter2_reg <= select_ln28_reg_21007_pp0_iter1_reg;
        select_ln28_reg_21007_pp0_iter3_reg <= select_ln28_reg_21007_pp0_iter2_reg;
        select_ln28_reg_21007_pp0_iter4_reg <= select_ln28_reg_21007_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln37_reg_21092 <= icmp_ln37_fu_18959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        icmp_ln41_reg_30120 <= icmp_ln41_fu_20473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln41_fu_20473_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        icmp_ln46_1_reg_30159 <= icmp_ln46_1_fu_20574_p2;
        icmp_ln46_reg_30129 <= icmp_ln46_fu_20491_p2;
        zext_ln48_reg_30139[3 : 0] <= zext_ln48_fu_20513_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln51_reg_21276 <= icmp_ln51_fu_19311_p2;
        icmp_ln51_reg_21276_pp2_iter1_reg <= icmp_ln51_reg_21276;
        icmp_ln51_reg_21276_pp2_iter2_reg <= icmp_ln51_reg_21276_pp2_iter1_reg;
        select_ln54_1_reg_21296_pp2_iter1_reg <= select_ln54_1_reg_21296;
        select_ln54_2_reg_21303_pp2_iter1_reg[7 : 1] <= select_ln54_2_reg_21303[7 : 1];
        select_ln54_2_reg_21303_pp2_iter2_reg[7 : 1] <= select_ln54_2_reg_21303_pp2_iter1_reg[7 : 1];
        select_ln54_reg_21285_pp2_iter1_reg <= select_ln54_reg_21285;
        select_ln54_reg_21285_pp2_iter2_reg <= select_ln54_reg_21285_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln65_reg_29778 <= icmp_ln65_fu_19732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln79_reg_29900 <= icmp_ln79_fu_19980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        icmp_ln935_reg_30191 <= icmp_ln935_fu_20640_p2;
        icmp_ln958_reg_30217 <= icmp_ln958_fu_20812_p2;
        or_ln_reg_30212[0] <= or_ln_fu_20804_p3[0];
        p_Result_31_reg_30196 <= prediction_V_q0[32'd13];
        sub_ln944_reg_30206 <= sub_ln944_fu_20694_p2;
        tmp_V_9_reg_30201 <= tmp_V_9_fu_20660_p3;
        trunc_ln943_reg_30222 <= trunc_ln943_fu_20818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        icmp_ln9_reg_30067 <= icmp_ln9_fu_20288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln9_fu_20288_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        j_3_reg_30101 <= j_3_fu_20383_p2;
        select_ln14_1_reg_30081 <= select_ln14_1_fu_20320_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln51_reg_21276 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        j_4_reg_21313 <= j_4_fu_19400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage7_11001) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        j_5_reg_29895 <= j_5_fu_19943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        j_reg_21271 <= j_fu_19206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        select_ln28_1_reg_21012 <= select_ln28_1_fu_18525_p3;
        select_ln28_reg_21007 <= select_ln28_fu_18517_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_18487_p2 == 1'd0))) begin
        select_ln28_2_reg_21018 <= select_ln28_2_fu_18533_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln37_fu_18959_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln40_1_reg_21106 <= select_ln40_1_fu_18991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln37_fu_18959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln40_reg_21101 <= select_ln40_fu_18983_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_fu_19311_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln54_1_reg_21296 <= select_ln54_1_fu_19373_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_fu_19311_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln54_2_reg_21303[7 : 1] <= select_ln54_2_fu_19387_p3[7 : 1];
        select_ln54_reg_21285 <= select_ln54_fu_19335_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln65_fu_19732_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln68_1_reg_29792 <= select_ln68_1_fu_19764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln65_fu_19732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln68_reg_29787 <= select_ln68_fu_19756_p3;
        tmp_160_reg_29797[11 : 4] <= tmp_160_fu_19780_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_fu_19980_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln82_1_reg_29909 <= select_ln82_1_fu_20012_p3;
        select_ln82_5_reg_29921 <= select_ln82_5_fu_20096_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_fu_19980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln82_4_reg_29916 <= select_ln82_4_fu_20088_p3;
        select_ln82_6_reg_29927 <= select_ln82_6_fu_20124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        sub_ln203_reg_21143[8 : 1] <= sub_ln203_fu_19064_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_12_reg_21584 <= grp_fu_18407_p15;
        tmp_13_reg_21597 <= grp_fu_18447_p15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln51_reg_21276_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_159_reg_21757 <= {{mul_ln203_8_fu_19588_p2[9:6]}};
        tmp_8_reg_21744 <= tmp_8_fu_19554_p15;
        trunc_ln54_reg_21610 <= trunc_ln54_fu_19506_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_5_reg_21762 <= tmp_5_fu_19604_p15;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_fu_20623_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        zext_ln120_reg_30181[3 : 0] <= zext_ln120_fu_20635_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln51_reg_21276_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        zext_ln203_mid2_v_reg_21448 <= {{mul_ln54_fu_19452_p2[9:6]}};
    end
end

always @ (*) begin
    if ((icmp_ln23_fu_18487_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln37_fu_18959_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln51_fu_19311_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln65_fu_19732_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln79_fu_19980_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state45 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state45 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_20288_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state52 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state52 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln41_fu_20473_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state55 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state55 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_20623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (icmp_ln41_reg_30120 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        ap_phi_mux_d_0_i_phi_fu_17925_p4 = select_ln48_1_reg_30134;
    end else begin
        ap_phi_mux_d_0_i_phi_fu_17925_p4 = d_0_i_reg_17921;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (icmp_ln41_reg_30120 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        ap_phi_mux_f_0_i_phi_fu_17948_p4 = f_reg_30154;
    end else begin
        ap_phi_mux_f_0_i_phi_fu_17948_p4 = f_0_i_reg_17944;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i14_0_phi_fu_17726_p4 = select_ln40_1_reg_21106;
    end else begin
        ap_phi_mux_i14_0_phi_fu_17726_p4 = i14_0_reg_17722;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i26_0_phi_fu_17759_p4 = select_ln54_1_reg_21296;
    end else begin
        ap_phi_mux_i26_0_phi_fu_17759_p4 = i26_0_reg_17755;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_i39_0_phi_fu_17792_p4 = select_ln68_1_reg_29792;
    end else begin
        ap_phi_mux_i39_0_phi_fu_17792_p4 = i39_0_reg_17788;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (icmp_ln79_reg_29900 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i52_0_phi_fu_17825_p4 = select_ln82_1_reg_29909;
    end else begin
        ap_phi_mux_i52_0_phi_fu_17825_p4 = i52_0_reg_17821;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (icmp_ln9_reg_30067 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        ap_phi_mux_i_0_i_phi_fu_17880_p4 = select_ln14_1_reg_30081;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_17880_p4 = i_0_i_reg_17876;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln23_reg_20998 == 1'd0))) begin
        ap_phi_mux_i_0_phi_fu_17682_p4 = select_ln28_2_reg_21018;
    end else begin
        ap_phi_mux_i_0_phi_fu_17682_p4 = i_0_reg_17678;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 = add_ln37_reg_21096;
    end else begin
        ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 = indvar_flatten163_reg_17711;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 = add_ln51_reg_21280;
    end else begin
        ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 = indvar_flatten253_reg_17744;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 = add_ln65_reg_29782;
    end else begin
        ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 = indvar_flatten265_reg_17777;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln37_reg_21092 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j15_0_phi_fu_17737_p4 = j_reg_21271;
    end else begin
        ap_phi_mux_j15_0_phi_fu_17737_p4 = j15_0_reg_17733;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln51_reg_21276 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j27_0_phi_fu_17770_p4 = j_4_reg_21313;
    end else begin
        ap_phi_mux_j27_0_phi_fu_17770_p4 = j27_0_reg_17766;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (icmp_ln65_reg_29778 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_j40_0_phi_fu_17803_p4 = j_5_reg_29895;
    end else begin
        ap_phi_mux_j40_0_phi_fu_17803_p4 = j40_0_reg_17799;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (icmp_ln79_reg_29900 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_j53_0_phi_fu_17847_p4 = select_ln82_5_reg_29921;
    end else begin
        ap_phi_mux_j53_0_phi_fu_17847_p4 = j53_0_reg_17843;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (icmp_ln9_reg_30067 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        ap_phi_mux_j_0_i_phi_fu_17903_p4 = j_3_reg_30101;
    end else begin
        ap_phi_mux_j_0_i_phi_fu_17903_p4 = j_0_i_reg_17899;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_20623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cnn_input_ce0 = 1'b1;
    end else begin
        cnn_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_0_V_address0 = zext_ln203_33_fu_18936_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_address0 = grp_conv_1_fu_18135_input_0_0_V_address0;
    end else begin
        conv_1_input_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_ce0 = grp_conv_1_fu_18135_input_0_0_V_ce0;
    end else begin
        conv_1_input_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_0_V_ce1 = grp_conv_1_fu_18135_input_0_0_V_ce1;
    end else begin
        conv_1_input_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_18903_p1 == 3'd0) & (trunc_ln28_fu_18792_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_1_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_address0 = grp_conv_1_fu_18135_input_0_1_V_address0;
    end else begin
        conv_1_input_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_ce0 = grp_conv_1_fu_18135_input_0_1_V_ce0;
    end else begin
        conv_1_input_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_1_V_ce1 = grp_conv_1_fu_18135_input_0_1_V_ce1;
    end else begin
        conv_1_input_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_18903_p1 == 3'd1) & (trunc_ln28_fu_18792_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_0_2_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_address0 = grp_conv_1_fu_18135_input_0_2_V_address0;
    end else begin
        conv_1_input_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_ce0 = grp_conv_1_fu_18135_input_0_2_V_ce0;
    end else begin
        conv_1_input_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_0_2_V_ce1 = grp_conv_1_fu_18135_input_0_2_V_ce1;
    end else begin
        conv_1_input_0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_fu_18903_p1 == 3'd0) & ~(trunc_ln203_fu_18903_p1 == 3'd1) & (trunc_ln28_fu_18792_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_0_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_0_V_address0 = zext_ln203_33_fu_18936_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_address0 = grp_conv_1_fu_18135_input_1_0_V_address0;
    end else begin
        conv_1_input_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_ce0 = grp_conv_1_fu_18135_input_1_0_V_ce0;
    end else begin
        conv_1_input_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_0_V_ce1 = grp_conv_1_fu_18135_input_1_0_V_ce1;
    end else begin
        conv_1_input_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_fu_18792_p1 == 3'd1) & (trunc_ln203_fu_18903_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_1_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_address0 = grp_conv_1_fu_18135_input_1_1_V_address0;
    end else begin
        conv_1_input_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_ce0 = grp_conv_1_fu_18135_input_1_1_V_ce0;
    end else begin
        conv_1_input_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_1_V_ce1 = grp_conv_1_fu_18135_input_1_1_V_ce1;
    end else begin
        conv_1_input_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_fu_18903_p1 == 3'd1) & (trunc_ln28_fu_18792_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_1_2_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_address0 = grp_conv_1_fu_18135_input_1_2_V_address0;
    end else begin
        conv_1_input_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_ce0 = grp_conv_1_fu_18135_input_1_2_V_ce0;
    end else begin
        conv_1_input_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_1_2_V_ce1 = grp_conv_1_fu_18135_input_1_2_V_ce1;
    end else begin
        conv_1_input_1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_fu_18903_p1 == 3'd0) & ~(trunc_ln203_fu_18903_p1 == 3'd1) & (trunc_ln28_fu_18792_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_1_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_0_V_address0 = zext_ln203_33_fu_18936_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_address0 = grp_conv_1_fu_18135_input_2_0_V_address0;
    end else begin
        conv_1_input_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_ce0 = grp_conv_1_fu_18135_input_2_0_V_ce0;
    end else begin
        conv_1_input_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_0_V_ce1 = grp_conv_1_fu_18135_input_2_0_V_ce1;
    end else begin
        conv_1_input_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_18792_p1 == 3'd0) & ~(trunc_ln28_fu_18792_p1 == 3'd1) & (trunc_ln203_fu_18903_p1 == 3'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_0_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_1_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_address0 = grp_conv_1_fu_18135_input_2_1_V_address0;
    end else begin
        conv_1_input_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_ce0 = grp_conv_1_fu_18135_input_2_1_V_ce0;
    end else begin
        conv_1_input_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_1_V_ce1 = grp_conv_1_fu_18135_input_2_1_V_ce1;
    end else begin
        conv_1_input_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_18792_p1 == 3'd0) & ~(trunc_ln28_fu_18792_p1 == 3'd1) & (trunc_ln203_fu_18903_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_1_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        conv_1_input_2_2_V_address0 = zext_ln203_34_fu_18949_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_address0 = grp_conv_1_fu_18135_input_2_2_V_address0;
    end else begin
        conv_1_input_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_ce0 = grp_conv_1_fu_18135_input_2_2_V_ce0;
    end else begin
        conv_1_input_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_input_2_2_V_ce1 = grp_conv_1_fu_18135_input_2_2_V_ce1;
    end else begin
        conv_1_input_2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_fu_18792_p1 == 3'd0) & ~(trunc_ln203_fu_18903_p1 == 3'd0) & ~(trunc_ln203_fu_18903_p1 == 3'd1) & ~(trunc_ln28_fu_18792_p1 == 3'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_input_2_2_V_we0 = 1'b1;
    end else begin
        conv_1_input_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_0_V_address0 = zext_ln203_40_fu_19014_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_address0 = grp_conv_1_fu_18135_conv_out_0_V_address0;
    end else begin
        conv_1_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_ce0 = grp_conv_1_fu_18135_conv_out_0_V_ce0;
    end else begin
        conv_1_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_0_V_ce1 = 1'b1;
    end else begin
        conv_1_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_d0 = grp_conv_1_fu_18135_conv_out_0_V_d0;
    end else begin
        conv_1_out_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_0_V_we0 = grp_conv_1_fu_18135_conv_out_0_V_we0;
    end else begin
        conv_1_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_1_V_address0 = zext_ln203_40_fu_19014_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_address0 = grp_conv_1_fu_18135_conv_out_1_V_address0;
    end else begin
        conv_1_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_ce0 = grp_conv_1_fu_18135_conv_out_1_V_ce0;
    end else begin
        conv_1_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_1_V_ce1 = 1'b1;
    end else begin
        conv_1_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_1_V_we0 = grp_conv_1_fu_18135_conv_out_1_V_we0;
    end else begin
        conv_1_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_2_V_address0 = zext_ln203_40_fu_19014_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_address0 = grp_conv_1_fu_18135_conv_out_2_V_address0;
    end else begin
        conv_1_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_ce0 = grp_conv_1_fu_18135_conv_out_2_V_ce0;
    end else begin
        conv_1_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_2_V_ce1 = 1'b1;
    end else begin
        conv_1_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_1_out_2_V_we0 = grp_conv_1_fu_18135_conv_out_2_V_we0;
    end else begin
        conv_1_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_0_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_address0 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_address0 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_c_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_0_V_address0 = grp_max_pool_1_fu_18330_conv_out_0_V_address0;
    end else begin
        conv_1_out_c_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_0_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_address1 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_address1 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_0_V_address1 = grp_max_pool_1_fu_18330_conv_out_0_V_address1;
    end else begin
        conv_1_out_c_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_0_V_ce0 = grp_max_pool_1_fu_18330_conv_out_0_V_ce0;
    end else begin
        conv_1_out_c_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_0_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_0_V_ce1 = grp_max_pool_1_fu_18330_conv_out_0_V_ce1;
    end else begin
        conv_1_out_c_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_0_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_d0 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_d0 = conv_1_out_1_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_1_out_c_0_V_d0 = 14'd0;
    end else begin
        conv_1_out_c_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_0_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_d1 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_0_V_d1 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd0) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd0) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_0_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd0) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd0) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_0_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_10_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_10_V_address0 = grp_max_pool_1_fu_18330_conv_out_10_V_address0;
    end else begin
        conv_1_out_c_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_10_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_10_V_address1 = grp_max_pool_1_fu_18330_conv_out_10_V_address1;
    end else begin
        conv_1_out_c_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_10_V_ce0 = grp_max_pool_1_fu_18330_conv_out_10_V_ce0;
    end else begin
        conv_1_out_c_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_10_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_10_V_ce1 = grp_max_pool_1_fu_18330_conv_out_10_V_ce1;
    end else begin
        conv_1_out_c_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_10_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_10_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_10_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd10) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd10) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_10_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd10) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd10) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_10_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_11_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_11_V_address0 = grp_max_pool_1_fu_18330_conv_out_11_V_address0;
    end else begin
        conv_1_out_c_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_11_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_11_V_address1 = grp_max_pool_1_fu_18330_conv_out_11_V_address1;
    end else begin
        conv_1_out_c_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_11_V_ce0 = grp_max_pool_1_fu_18330_conv_out_11_V_ce0;
    end else begin
        conv_1_out_c_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_11_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_11_V_ce1 = grp_max_pool_1_fu_18330_conv_out_11_V_ce1;
    end else begin
        conv_1_out_c_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_11_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_11_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_11_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd11) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd11) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_11_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd11) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd11) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_11_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_12_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_12_V_address0 = grp_max_pool_1_fu_18330_conv_out_12_V_address0;
    end else begin
        conv_1_out_c_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_12_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_12_V_address1 = grp_max_pool_1_fu_18330_conv_out_12_V_address1;
    end else begin
        conv_1_out_c_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_12_V_ce0 = grp_max_pool_1_fu_18330_conv_out_12_V_ce0;
    end else begin
        conv_1_out_c_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_12_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_12_V_ce1 = grp_max_pool_1_fu_18330_conv_out_12_V_ce1;
    end else begin
        conv_1_out_c_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_12_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_12_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_12_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd12) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd12) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_12_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd12) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd12) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_12_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_13_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_13_V_address0 = grp_max_pool_1_fu_18330_conv_out_13_V_address0;
    end else begin
        conv_1_out_c_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_13_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_13_V_address1 = grp_max_pool_1_fu_18330_conv_out_13_V_address1;
    end else begin
        conv_1_out_c_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_13_V_ce0 = grp_max_pool_1_fu_18330_conv_out_13_V_ce0;
    end else begin
        conv_1_out_c_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_13_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_13_V_ce1 = grp_max_pool_1_fu_18330_conv_out_13_V_ce1;
    end else begin
        conv_1_out_c_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_13_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_13_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_13_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd13) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd13) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_13_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd13) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd13) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_13_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_14_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_14_V_address0 = grp_max_pool_1_fu_18330_conv_out_14_V_address0;
    end else begin
        conv_1_out_c_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_14_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_14_V_address1 = grp_max_pool_1_fu_18330_conv_out_14_V_address1;
    end else begin
        conv_1_out_c_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_14_V_ce0 = grp_max_pool_1_fu_18330_conv_out_14_V_ce0;
    end else begin
        conv_1_out_c_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_14_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_14_V_ce1 = grp_max_pool_1_fu_18330_conv_out_14_V_ce1;
    end else begin
        conv_1_out_c_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_14_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_14_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_14_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd14) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd14) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_14_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd14) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd14) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_14_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_15_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_15_V_address0 = grp_max_pool_1_fu_18330_conv_out_15_V_address0;
    end else begin
        conv_1_out_c_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_15_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_15_V_address1 = grp_max_pool_1_fu_18330_conv_out_15_V_address1;
    end else begin
        conv_1_out_c_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_15_V_ce0 = grp_max_pool_1_fu_18330_conv_out_15_V_ce0;
    end else begin
        conv_1_out_c_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_15_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_15_V_ce1 = grp_max_pool_1_fu_18330_conv_out_15_V_ce1;
    end else begin
        conv_1_out_c_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_15_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_15_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_15_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd15) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd15) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_15_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd15) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd15) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_15_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_16_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_16_V_address0 = grp_max_pool_1_fu_18330_conv_out_16_V_address0;
    end else begin
        conv_1_out_c_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_16_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_16_V_address1 = grp_max_pool_1_fu_18330_conv_out_16_V_address1;
    end else begin
        conv_1_out_c_16_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_16_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_16_V_ce0 = grp_max_pool_1_fu_18330_conv_out_16_V_ce0;
    end else begin
        conv_1_out_c_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_16_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_16_V_ce1 = grp_max_pool_1_fu_18330_conv_out_16_V_ce1;
    end else begin
        conv_1_out_c_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_16_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_16_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_16_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_16_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_16_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd16) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd16) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_16_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd16) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd16) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_16_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_16_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_17_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_17_V_address0 = grp_max_pool_1_fu_18330_conv_out_17_V_address0;
    end else begin
        conv_1_out_c_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_17_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_17_V_address1 = grp_max_pool_1_fu_18330_conv_out_17_V_address1;
    end else begin
        conv_1_out_c_17_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_17_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_17_V_ce0 = grp_max_pool_1_fu_18330_conv_out_17_V_ce0;
    end else begin
        conv_1_out_c_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_17_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_17_V_ce1 = grp_max_pool_1_fu_18330_conv_out_17_V_ce1;
    end else begin
        conv_1_out_c_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_17_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_17_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_17_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_17_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_17_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd17) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd17) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_17_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd17) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd17) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_17_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_17_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_18_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_18_V_address0 = grp_max_pool_1_fu_18330_conv_out_18_V_address0;
    end else begin
        conv_1_out_c_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_18_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_18_V_address1 = grp_max_pool_1_fu_18330_conv_out_18_V_address1;
    end else begin
        conv_1_out_c_18_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_18_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_18_V_ce0 = grp_max_pool_1_fu_18330_conv_out_18_V_ce0;
    end else begin
        conv_1_out_c_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_18_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_18_V_ce1 = grp_max_pool_1_fu_18330_conv_out_18_V_ce1;
    end else begin
        conv_1_out_c_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_18_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_18_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_18_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_18_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_18_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd18) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd18) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_18_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd18) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd18) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_18_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_18_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_19_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_19_V_address0 = grp_max_pool_1_fu_18330_conv_out_19_V_address0;
    end else begin
        conv_1_out_c_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_19_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_19_V_address1 = grp_max_pool_1_fu_18330_conv_out_19_V_address1;
    end else begin
        conv_1_out_c_19_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_19_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_19_V_ce0 = grp_max_pool_1_fu_18330_conv_out_19_V_ce0;
    end else begin
        conv_1_out_c_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_19_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_19_V_ce1 = grp_max_pool_1_fu_18330_conv_out_19_V_ce1;
    end else begin
        conv_1_out_c_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_19_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_19_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_19_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_19_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_19_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd19) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd19) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_19_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd19) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd19) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_19_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_19_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_1_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_1_V_address0 = grp_max_pool_1_fu_18330_conv_out_1_V_address0;
    end else begin
        conv_1_out_c_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_1_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_1_V_address1 = grp_max_pool_1_fu_18330_conv_out_1_V_address1;
    end else begin
        conv_1_out_c_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_1_V_ce0 = grp_max_pool_1_fu_18330_conv_out_1_V_ce0;
    end else begin
        conv_1_out_c_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_1_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_1_V_ce1 = grp_max_pool_1_fu_18330_conv_out_1_V_ce1;
    end else begin
        conv_1_out_c_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_1_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_1_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_1_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd1) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd1) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_1_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd1) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd1) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_1_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_20_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_20_V_address0 = grp_max_pool_1_fu_18330_conv_out_20_V_address0;
    end else begin
        conv_1_out_c_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_20_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_20_V_address1 = grp_max_pool_1_fu_18330_conv_out_20_V_address1;
    end else begin
        conv_1_out_c_20_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_20_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_20_V_ce0 = grp_max_pool_1_fu_18330_conv_out_20_V_ce0;
    end else begin
        conv_1_out_c_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_20_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_20_V_ce1 = grp_max_pool_1_fu_18330_conv_out_20_V_ce1;
    end else begin
        conv_1_out_c_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_20_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_20_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_20_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_20_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_20_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd20) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd20) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_20_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd20) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd20) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_20_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_20_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_21_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_21_V_address0 = grp_max_pool_1_fu_18330_conv_out_21_V_address0;
    end else begin
        conv_1_out_c_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_21_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_21_V_address1 = grp_max_pool_1_fu_18330_conv_out_21_V_address1;
    end else begin
        conv_1_out_c_21_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_21_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_21_V_ce0 = grp_max_pool_1_fu_18330_conv_out_21_V_ce0;
    end else begin
        conv_1_out_c_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_21_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_21_V_ce1 = grp_max_pool_1_fu_18330_conv_out_21_V_ce1;
    end else begin
        conv_1_out_c_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_21_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_21_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_21_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_21_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_21_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd21) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd21) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_21_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd21) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd21) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_21_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_21_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_22_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_22_V_address0 = grp_max_pool_1_fu_18330_conv_out_22_V_address0;
    end else begin
        conv_1_out_c_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_22_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_22_V_address1 = grp_max_pool_1_fu_18330_conv_out_22_V_address1;
    end else begin
        conv_1_out_c_22_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_22_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_22_V_ce0 = grp_max_pool_1_fu_18330_conv_out_22_V_ce0;
    end else begin
        conv_1_out_c_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_22_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_22_V_ce1 = grp_max_pool_1_fu_18330_conv_out_22_V_ce1;
    end else begin
        conv_1_out_c_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_22_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_22_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_22_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_22_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_22_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd22) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd22) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_22_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd22) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd22) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_22_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_22_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_23_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_23_V_address0 = grp_max_pool_1_fu_18330_conv_out_23_V_address0;
    end else begin
        conv_1_out_c_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_23_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_23_V_address1 = grp_max_pool_1_fu_18330_conv_out_23_V_address1;
    end else begin
        conv_1_out_c_23_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_23_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_23_V_ce0 = grp_max_pool_1_fu_18330_conv_out_23_V_ce0;
    end else begin
        conv_1_out_c_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_23_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_23_V_ce1 = grp_max_pool_1_fu_18330_conv_out_23_V_ce1;
    end else begin
        conv_1_out_c_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_23_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_23_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_23_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_23_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_23_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd23) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd23) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_23_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd23) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd23) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_23_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_23_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_24_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_24_V_address0 = grp_max_pool_1_fu_18330_conv_out_24_V_address0;
    end else begin
        conv_1_out_c_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_24_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_24_V_address1 = grp_max_pool_1_fu_18330_conv_out_24_V_address1;
    end else begin
        conv_1_out_c_24_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_24_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_24_V_ce0 = grp_max_pool_1_fu_18330_conv_out_24_V_ce0;
    end else begin
        conv_1_out_c_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_24_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_24_V_ce1 = grp_max_pool_1_fu_18330_conv_out_24_V_ce1;
    end else begin
        conv_1_out_c_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_24_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_24_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_24_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_24_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_24_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd24) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd24) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_24_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd24) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd24) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd24) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_24_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_24_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_25_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_25_V_address0 = grp_max_pool_1_fu_18330_conv_out_25_V_address0;
    end else begin
        conv_1_out_c_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_25_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_25_V_address1 = grp_max_pool_1_fu_18330_conv_out_25_V_address1;
    end else begin
        conv_1_out_c_25_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_25_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_25_V_ce0 = grp_max_pool_1_fu_18330_conv_out_25_V_ce0;
    end else begin
        conv_1_out_c_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_25_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_25_V_ce1 = grp_max_pool_1_fu_18330_conv_out_25_V_ce1;
    end else begin
        conv_1_out_c_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_25_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_25_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_25_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_25_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_25_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & ((((((((select_ln40_reg_21101 == 5'd30) & (icmp_ln37_reg_21092 == 1'd0)) | ((select_ln40_reg_21101 == 5'd31) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd29) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd28) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd27) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd26) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd25) & (icmp_ln37_reg_21092 == 1'd0)))) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & ((((((((select_ln40_reg_21101 == 5'd30) & (icmp_ln37_reg_21092 == 1'd0)) | ((select_ln40_reg_21101 == 5'd31) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd29) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd28) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd27) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd26) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd25) & (icmp_ln37_reg_21092 == 1'd0)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((select_ln40_reg_21101 == 5'd25) | ((select_ln40_reg_21101 == 5'd26) | ((select_ln40_reg_21101 == 5'd27) | ((select_ln40_reg_21101 == 5'd28) | ((select_ln40_reg_21101 == 5'd29) | ((select_ln40_reg_21101 == 5'd30) | (select_ln40_reg_21101 == 5'd31)))))))))) begin
        conv_1_out_c_25_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & ((((((((select_ln40_reg_21101 == 5'd30) & (icmp_ln37_reg_21092 == 1'd0)) | ((select_ln40_reg_21101 == 5'd31) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd29) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd28) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd27) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd26) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd25) & (icmp_ln37_reg_21092 == 1'd0)))) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & ((((((((select_ln40_reg_21101 == 5'd30) & (icmp_ln37_reg_21092 == 1'd0)) | ((select_ln40_reg_21101 == 5'd31) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd29) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd28) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd27) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd26) & (icmp_ln37_reg_21092 == 1'd0))) | ((select_ln40_reg_21101 == 5'd25) & (icmp_ln37_reg_21092 == 1'd0)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((select_ln40_reg_21101 == 5'd25) | ((select_ln40_reg_21101 == 5'd26) | ((select_ln40_reg_21101 == 5'd27) | ((select_ln40_reg_21101 == 5'd28) | ((select_ln40_reg_21101 == 5'd29) | ((select_ln40_reg_21101 == 5'd30) | (select_ln40_reg_21101 == 5'd31)))))))))) begin
        conv_1_out_c_25_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_25_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_2_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_2_V_address0 = grp_max_pool_1_fu_18330_conv_out_2_V_address0;
    end else begin
        conv_1_out_c_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_2_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_2_V_address1 = grp_max_pool_1_fu_18330_conv_out_2_V_address1;
    end else begin
        conv_1_out_c_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_2_V_ce0 = grp_max_pool_1_fu_18330_conv_out_2_V_ce0;
    end else begin
        conv_1_out_c_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_2_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_2_V_ce1 = grp_max_pool_1_fu_18330_conv_out_2_V_ce1;
    end else begin
        conv_1_out_c_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_2_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_2_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_2_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd2) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd2) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_2_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd2) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd2) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_2_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_3_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_3_V_address0 = grp_max_pool_1_fu_18330_conv_out_3_V_address0;
    end else begin
        conv_1_out_c_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_3_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_3_V_address1 = grp_max_pool_1_fu_18330_conv_out_3_V_address1;
    end else begin
        conv_1_out_c_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_3_V_ce0 = grp_max_pool_1_fu_18330_conv_out_3_V_ce0;
    end else begin
        conv_1_out_c_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_3_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_3_V_ce1 = grp_max_pool_1_fu_18330_conv_out_3_V_ce1;
    end else begin
        conv_1_out_c_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_3_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_3_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_3_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd3) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd3) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_3_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd3) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd3) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_3_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_4_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_4_V_address0 = grp_max_pool_1_fu_18330_conv_out_4_V_address0;
    end else begin
        conv_1_out_c_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_4_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_4_V_address1 = grp_max_pool_1_fu_18330_conv_out_4_V_address1;
    end else begin
        conv_1_out_c_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_4_V_ce0 = grp_max_pool_1_fu_18330_conv_out_4_V_ce0;
    end else begin
        conv_1_out_c_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_4_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_4_V_ce1 = grp_max_pool_1_fu_18330_conv_out_4_V_ce1;
    end else begin
        conv_1_out_c_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_4_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_4_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_4_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd4) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd4) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_4_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd4) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd4) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_4_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_5_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_5_V_address0 = grp_max_pool_1_fu_18330_conv_out_5_V_address0;
    end else begin
        conv_1_out_c_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_5_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_5_V_address1 = grp_max_pool_1_fu_18330_conv_out_5_V_address1;
    end else begin
        conv_1_out_c_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_5_V_ce0 = grp_max_pool_1_fu_18330_conv_out_5_V_ce0;
    end else begin
        conv_1_out_c_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_5_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_5_V_ce1 = grp_max_pool_1_fu_18330_conv_out_5_V_ce1;
    end else begin
        conv_1_out_c_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_5_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_5_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_5_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd5) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd5) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_5_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd5) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd5) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_5_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_6_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_6_V_address0 = grp_max_pool_1_fu_18330_conv_out_6_V_address0;
    end else begin
        conv_1_out_c_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_6_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_6_V_address1 = grp_max_pool_1_fu_18330_conv_out_6_V_address1;
    end else begin
        conv_1_out_c_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_6_V_ce0 = grp_max_pool_1_fu_18330_conv_out_6_V_ce0;
    end else begin
        conv_1_out_c_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_6_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_6_V_ce1 = grp_max_pool_1_fu_18330_conv_out_6_V_ce1;
    end else begin
        conv_1_out_c_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_6_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_6_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_6_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd6) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd6) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_6_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd6) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd6) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_6_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_7_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_7_V_address0 = grp_max_pool_1_fu_18330_conv_out_7_V_address0;
    end else begin
        conv_1_out_c_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_7_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_7_V_address1 = grp_max_pool_1_fu_18330_conv_out_7_V_address1;
    end else begin
        conv_1_out_c_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_7_V_ce0 = grp_max_pool_1_fu_18330_conv_out_7_V_ce0;
    end else begin
        conv_1_out_c_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_7_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_7_V_ce1 = grp_max_pool_1_fu_18330_conv_out_7_V_ce1;
    end else begin
        conv_1_out_c_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_7_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_7_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_7_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd7) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd7) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_7_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd7) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd7) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_7_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_8_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_8_V_address0 = grp_max_pool_1_fu_18330_conv_out_8_V_address0;
    end else begin
        conv_1_out_c_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_8_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_8_V_address1 = grp_max_pool_1_fu_18330_conv_out_8_V_address1;
    end else begin
        conv_1_out_c_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_8_V_ce0 = grp_max_pool_1_fu_18330_conv_out_8_V_ce0;
    end else begin
        conv_1_out_c_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_8_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_8_V_ce1 = grp_max_pool_1_fu_18330_conv_out_8_V_ce1;
    end else begin
        conv_1_out_c_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_8_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_8_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_8_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd8) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd8) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_8_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd8) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd8) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_8_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_9_V_address0 = sext_ln203_3_fu_19216_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_address0 = sext_ln203_1_fu_19141_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_address0 = sext_ln203_fu_19070_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_9_V_address0 = grp_max_pool_1_fu_18330_conv_out_9_V_address0;
    end else begin
        conv_1_out_c_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_9_V_address1 = sext_ln203_4_fu_19251_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_address1 = sext_ln203_2_fu_19176_p1;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_address1 = zext_ln203_38_fu_19106_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_9_V_address1 = grp_max_pool_1_fu_18330_conv_out_9_V_address1;
    end else begin
        conv_1_out_c_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_9_V_ce0 = grp_max_pool_1_fu_18330_conv_out_9_V_ce0;
    end else begin
        conv_1_out_c_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_9_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_1_out_c_9_V_ce1 = grp_max_pool_1_fu_18330_conv_out_9_V_ce1;
    end else begin
        conv_1_out_c_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_9_V_d0 = conv_1_out_1_V_load_1_reg_21211;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_d0 = conv_1_out_2_V_load_reg_21151;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_d0 = conv_1_out_0_V_q0;
    end else begin
        conv_1_out_c_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        conv_1_out_c_9_V_d1 = conv_1_out_2_V_load_1_reg_21241;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_d1 = conv_1_out_0_V_load_1_reg_21181;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        conv_1_out_c_9_V_d1 = conv_1_out_1_V_q0;
    end else begin
        conv_1_out_c_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd9) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd9) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_9_V_we0 = 1'b1;
    end else begin
        conv_1_out_c_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (select_ln40_reg_21101 == 5'd9) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (select_ln40_reg_21101 == 5'd9) & (icmp_ln37_reg_21092 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((select_ln40_reg_21101 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        conv_1_out_c_9_V_we1 = 1'b1;
    end else begin
        conv_1_out_c_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_68_fu_19938_p1;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_66_fu_19918_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_64_fu_19898_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_62_fu_19878_p1;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_60_fu_19858_p1;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_58_fu_19838_p1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_V_address0 = zext_ln203_56_fu_19818_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_V_address0 = zext_ln203_53_fu_19787_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_17966_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp3_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7))) begin
            conv_2_out_V_address1 = zext_ln203_67_fu_19928_p1;
        end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6))) begin
            conv_2_out_V_address1 = zext_ln203_65_fu_19908_p1;
        end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5))) begin
            conv_2_out_V_address1 = zext_ln203_63_fu_19888_p1;
        end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4))) begin
            conv_2_out_V_address1 = zext_ln203_61_fu_19868_p1;
        end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
            conv_2_out_V_address1 = zext_ln203_59_fu_19848_p1;
        end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2))) begin
            conv_2_out_V_address1 = zext_ln203_57_fu_19828_p1;
        end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
            conv_2_out_V_address1 = zext_ln203_55_fu_19808_p1;
        end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            conv_2_out_V_address1 = zext_ln203_54_fu_19798_p1;
        end else begin
            conv_2_out_V_address1 = 'bx;
        end
    end else begin
        conv_2_out_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_17966_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_V_ce1 = 1'b1;
    end else begin
        conv_2_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv_2_out_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_17966_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_17966_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_c_0_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_0_V_address0;
    end else begin
        conv_2_out_c_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_0_V_address1 = 64'd0;
    end else begin
        conv_2_out_c_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0;
    end else begin
        conv_2_out_c_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        conv_2_out_c_0_0_V_d0 = conv_2_out_V_q0;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_d0 = conv_2_out_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        conv_2_out_c_0_0_V_d0 = 14'd0;
    end else begin
        conv_2_out_c_0_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        conv_2_out_c_0_0_V_d1 = conv_2_out_V_q1;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_d1 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_1_V_address0;
    end else begin
        conv_2_out_c_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0;
    end else begin
        conv_2_out_c_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_2_V_address0;
    end else begin
        conv_2_out_c_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0;
    end else begin
        conv_2_out_c_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_3_V_address0;
    end else begin
        conv_2_out_c_0_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0;
    end else begin
        conv_2_out_c_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_4_V_address0;
    end else begin
        conv_2_out_c_0_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0;
    end else begin
        conv_2_out_c_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_5_V_address0;
    end else begin
        conv_2_out_c_0_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0;
    end else begin
        conv_2_out_c_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_6_V_address0;
    end else begin
        conv_2_out_c_0_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0;
    end else begin
        conv_2_out_c_0_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_7_V_address0;
    end else begin
        conv_2_out_c_0_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0;
    end else begin
        conv_2_out_c_0_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_8_V_address0;
    end else begin
        conv_2_out_c_0_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0;
    end else begin
        conv_2_out_c_0_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_0_9_V_address0;
    end else begin
        conv_2_out_c_0_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_0_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_0_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_0_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0;
    end else begin
        conv_2_out_c_0_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_0_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_0_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_0_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_0_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_0_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd0) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_0_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_0_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_0_V_address0;
    end else begin
        conv_2_out_c_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0;
    end else begin
        conv_2_out_c_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_1_V_address0;
    end else begin
        conv_2_out_c_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0;
    end else begin
        conv_2_out_c_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_2_V_address0;
    end else begin
        conv_2_out_c_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0;
    end else begin
        conv_2_out_c_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_3_V_address0;
    end else begin
        conv_2_out_c_1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0;
    end else begin
        conv_2_out_c_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_4_V_address0;
    end else begin
        conv_2_out_c_1_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0;
    end else begin
        conv_2_out_c_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_5_V_address0;
    end else begin
        conv_2_out_c_1_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0;
    end else begin
        conv_2_out_c_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_6_V_address0;
    end else begin
        conv_2_out_c_1_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0;
    end else begin
        conv_2_out_c_1_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_7_V_address0;
    end else begin
        conv_2_out_c_1_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0;
    end else begin
        conv_2_out_c_1_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_8_V_address0;
    end else begin
        conv_2_out_c_1_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0;
    end else begin
        conv_2_out_c_1_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_1_9_V_address0;
    end else begin
        conv_2_out_c_1_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_1_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_1_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_1_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0;
    end else begin
        conv_2_out_c_1_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_1_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_1_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_1_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_1_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_1_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd1) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_1_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_1_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_0_V_address0;
    end else begin
        conv_2_out_c_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0;
    end else begin
        conv_2_out_c_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_1_V_address0;
    end else begin
        conv_2_out_c_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0;
    end else begin
        conv_2_out_c_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_2_V_address0;
    end else begin
        conv_2_out_c_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0;
    end else begin
        conv_2_out_c_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_3_V_address0;
    end else begin
        conv_2_out_c_2_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0;
    end else begin
        conv_2_out_c_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_4_V_address0;
    end else begin
        conv_2_out_c_2_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0;
    end else begin
        conv_2_out_c_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_5_V_address0;
    end else begin
        conv_2_out_c_2_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0;
    end else begin
        conv_2_out_c_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_6_V_address0;
    end else begin
        conv_2_out_c_2_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0;
    end else begin
        conv_2_out_c_2_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_7_V_address0;
    end else begin
        conv_2_out_c_2_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0;
    end else begin
        conv_2_out_c_2_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_8_V_address0;
    end else begin
        conv_2_out_c_2_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0;
    end else begin
        conv_2_out_c_2_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_2_9_V_address0;
    end else begin
        conv_2_out_c_2_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_2_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_2_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_2_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0;
    end else begin
        conv_2_out_c_2_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_2_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_2_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_2_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_2_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_2_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd2) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_2_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_2_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_0_V_address0;
    end else begin
        conv_2_out_c_3_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0;
    end else begin
        conv_2_out_c_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_1_V_address0;
    end else begin
        conv_2_out_c_3_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0;
    end else begin
        conv_2_out_c_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_2_V_address0;
    end else begin
        conv_2_out_c_3_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0;
    end else begin
        conv_2_out_c_3_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_3_V_address0;
    end else begin
        conv_2_out_c_3_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0;
    end else begin
        conv_2_out_c_3_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_4_V_address0;
    end else begin
        conv_2_out_c_3_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0;
    end else begin
        conv_2_out_c_3_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_5_V_address0;
    end else begin
        conv_2_out_c_3_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0;
    end else begin
        conv_2_out_c_3_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_6_V_address0;
    end else begin
        conv_2_out_c_3_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0;
    end else begin
        conv_2_out_c_3_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_7_V_address0;
    end else begin
        conv_2_out_c_3_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0;
    end else begin
        conv_2_out_c_3_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_8_V_address0;
    end else begin
        conv_2_out_c_3_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0;
    end else begin
        conv_2_out_c_3_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_3_9_V_address0;
    end else begin
        conv_2_out_c_3_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_3_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_3_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_3_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0;
    end else begin
        conv_2_out_c_3_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_3_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_3_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_3_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_3_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_3_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd3) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_3_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_3_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_0_V_address0;
    end else begin
        conv_2_out_c_4_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0;
    end else begin
        conv_2_out_c_4_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_1_V_address0;
    end else begin
        conv_2_out_c_4_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0;
    end else begin
        conv_2_out_c_4_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_2_V_address0;
    end else begin
        conv_2_out_c_4_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0;
    end else begin
        conv_2_out_c_4_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_3_V_address0;
    end else begin
        conv_2_out_c_4_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0;
    end else begin
        conv_2_out_c_4_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_4_V_address0;
    end else begin
        conv_2_out_c_4_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0;
    end else begin
        conv_2_out_c_4_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_5_V_address0;
    end else begin
        conv_2_out_c_4_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0;
    end else begin
        conv_2_out_c_4_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_6_V_address0;
    end else begin
        conv_2_out_c_4_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0;
    end else begin
        conv_2_out_c_4_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_7_V_address0;
    end else begin
        conv_2_out_c_4_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0;
    end else begin
        conv_2_out_c_4_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_8_V_address0;
    end else begin
        conv_2_out_c_4_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0;
    end else begin
        conv_2_out_c_4_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_4_9_V_address0;
    end else begin
        conv_2_out_c_4_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_4_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_4_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_4_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0;
    end else begin
        conv_2_out_c_4_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_4_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_4_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_4_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_4_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_4_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd4) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_4_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_4_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_0_V_address0;
    end else begin
        conv_2_out_c_5_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0;
    end else begin
        conv_2_out_c_5_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_1_V_address0;
    end else begin
        conv_2_out_c_5_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0;
    end else begin
        conv_2_out_c_5_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_2_V_address0;
    end else begin
        conv_2_out_c_5_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0;
    end else begin
        conv_2_out_c_5_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_3_V_address0;
    end else begin
        conv_2_out_c_5_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0;
    end else begin
        conv_2_out_c_5_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_4_V_address0;
    end else begin
        conv_2_out_c_5_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0;
    end else begin
        conv_2_out_c_5_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_5_V_address0;
    end else begin
        conv_2_out_c_5_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0;
    end else begin
        conv_2_out_c_5_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_6_V_address0;
    end else begin
        conv_2_out_c_5_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0;
    end else begin
        conv_2_out_c_5_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_7_V_address0;
    end else begin
        conv_2_out_c_5_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0;
    end else begin
        conv_2_out_c_5_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_8_V_address0;
    end else begin
        conv_2_out_c_5_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0;
    end else begin
        conv_2_out_c_5_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_5_9_V_address0;
    end else begin
        conv_2_out_c_5_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_5_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_5_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_5_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0;
    end else begin
        conv_2_out_c_5_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_5_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_5_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_5_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_5_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_5_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd5) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_5_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_5_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_0_V_address0;
    end else begin
        conv_2_out_c_6_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0;
    end else begin
        conv_2_out_c_6_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_1_V_address0;
    end else begin
        conv_2_out_c_6_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0;
    end else begin
        conv_2_out_c_6_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_2_V_address0;
    end else begin
        conv_2_out_c_6_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0;
    end else begin
        conv_2_out_c_6_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_3_V_address0;
    end else begin
        conv_2_out_c_6_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0;
    end else begin
        conv_2_out_c_6_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_4_V_address0;
    end else begin
        conv_2_out_c_6_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0;
    end else begin
        conv_2_out_c_6_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_5_V_address0;
    end else begin
        conv_2_out_c_6_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0;
    end else begin
        conv_2_out_c_6_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_6_V_address0;
    end else begin
        conv_2_out_c_6_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0;
    end else begin
        conv_2_out_c_6_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_7_V_address0;
    end else begin
        conv_2_out_c_6_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0;
    end else begin
        conv_2_out_c_6_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_8_V_address0;
    end else begin
        conv_2_out_c_6_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0;
    end else begin
        conv_2_out_c_6_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_6_9_V_address0;
    end else begin
        conv_2_out_c_6_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_6_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_6_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_6_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0;
    end else begin
        conv_2_out_c_6_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_6_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_6_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_6_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_6_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_6_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd6) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_6_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_6_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_0_V_address0;
    end else begin
        conv_2_out_c_7_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0;
    end else begin
        conv_2_out_c_7_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_1_V_address0;
    end else begin
        conv_2_out_c_7_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0;
    end else begin
        conv_2_out_c_7_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_2_V_address0;
    end else begin
        conv_2_out_c_7_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0;
    end else begin
        conv_2_out_c_7_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_3_V_address0;
    end else begin
        conv_2_out_c_7_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0;
    end else begin
        conv_2_out_c_7_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_4_V_address0;
    end else begin
        conv_2_out_c_7_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0;
    end else begin
        conv_2_out_c_7_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_5_V_address0;
    end else begin
        conv_2_out_c_7_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0;
    end else begin
        conv_2_out_c_7_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_6_V_address0;
    end else begin
        conv_2_out_c_7_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0;
    end else begin
        conv_2_out_c_7_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_7_V_address0;
    end else begin
        conv_2_out_c_7_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0;
    end else begin
        conv_2_out_c_7_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_8_V_address0;
    end else begin
        conv_2_out_c_7_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0;
    end else begin
        conv_2_out_c_7_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_7_9_V_address0;
    end else begin
        conv_2_out_c_7_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_7_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_7_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_7_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0;
    end else begin
        conv_2_out_c_7_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_7_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_7_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_7_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_7_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_7_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd7) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_7_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_7_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_0_V_address0;
    end else begin
        conv_2_out_c_8_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0;
    end else begin
        conv_2_out_c_8_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_1_V_address0;
    end else begin
        conv_2_out_c_8_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0;
    end else begin
        conv_2_out_c_8_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_2_V_address0;
    end else begin
        conv_2_out_c_8_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0;
    end else begin
        conv_2_out_c_8_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_3_V_address0;
    end else begin
        conv_2_out_c_8_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0;
    end else begin
        conv_2_out_c_8_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_4_V_address0;
    end else begin
        conv_2_out_c_8_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0;
    end else begin
        conv_2_out_c_8_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_5_V_address0;
    end else begin
        conv_2_out_c_8_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0;
    end else begin
        conv_2_out_c_8_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_6_V_address0;
    end else begin
        conv_2_out_c_8_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0;
    end else begin
        conv_2_out_c_8_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_7_V_address0;
    end else begin
        conv_2_out_c_8_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0;
    end else begin
        conv_2_out_c_8_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_8_V_address0;
    end else begin
        conv_2_out_c_8_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0;
    end else begin
        conv_2_out_c_8_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_8_9_V_address0;
    end else begin
        conv_2_out_c_8_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_8_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_8_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_8_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0;
    end else begin
        conv_2_out_c_8_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_8_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_8_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_8_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_8_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_8_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd8) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_8_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_8_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_0_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_0_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_0_V_address0;
    end else begin
        conv_2_out_c_9_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_0_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_0_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0;
    end else begin
        conv_2_out_c_9_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_0_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_0_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_1_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_1_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_1_V_address0;
    end else begin
        conv_2_out_c_9_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_1_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_1_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0;
    end else begin
        conv_2_out_c_9_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_1_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_1_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_2_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_2_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_2_V_address0;
    end else begin
        conv_2_out_c_9_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_2_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_2_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0;
    end else begin
        conv_2_out_c_9_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_2_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_2_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_3_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_3_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_3_V_address0;
    end else begin
        conv_2_out_c_9_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_3_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_3_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0;
    end else begin
        conv_2_out_c_9_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_3_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_3_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_4_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_4_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_4_V_address0;
    end else begin
        conv_2_out_c_9_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_4_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_4_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0;
    end else begin
        conv_2_out_c_9_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_4_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_4_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_5_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_5_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_5_V_address0;
    end else begin
        conv_2_out_c_9_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_5_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_5_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0;
    end else begin
        conv_2_out_c_9_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_5_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_5_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_6_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_6_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_6_V_address0;
    end else begin
        conv_2_out_c_9_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_6_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_6_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0;
    end else begin
        conv_2_out_c_9_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_6_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_6_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_7_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_7_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_7_V_address0;
    end else begin
        conv_2_out_c_9_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_7_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_7_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0;
    end else begin
        conv_2_out_c_9_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_7_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_7_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_8_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_8_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_8_V_address0;
    end else begin
        conv_2_out_c_9_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_8_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_8_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0;
    end else begin
        conv_2_out_c_9_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_8_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_8_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_9_V_address0 = 64'd14;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd12;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd10;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_9_V_address0 = grp_max_pool_2_fu_18189_conv_out_9_9_V_address0;
    end else begin
        conv_2_out_c_9_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        conv_2_out_c_9_9_V_address1 = 64'd15;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd13;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd11;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd9;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd3;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_address1 = 64'd1;
    end else begin
        conv_2_out_c_9_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_2_out_c_9_9_V_ce0 = grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0;
    end else begin
        conv_2_out_c_9_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_ce1 = 1'b1;
    end else begin
        conv_2_out_c_9_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_d0 = conv_2_out_V_q1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_d0 = conv_2_out_V_q0;
    end else begin
        conv_2_out_c_9_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_d1 = conv_2_out_V_q0;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_2_out_c_9_9_V_d1 = conv_2_out_V_q1;
    end else begin
        conv_2_out_c_9_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_we0 = 1'b1;
    end else begin
        conv_2_out_c_9_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage6_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (icmp_ln65_reg_29778 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((select_ln68_1_reg_29792 == 4'd9) & (select_ln68_reg_29787 == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        conv_2_out_c_9_9_V_we1 = 1'b1;
    end else begin
        conv_2_out_c_9_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        dense_1_out_V_address0 = zext_ln14_1_fu_20337_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_1_out_V_address0 = grp_dense_1_fu_18155_dense_1_out_V_address0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_flat_fu_18373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49)) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_1_out_V_ce0 = grp_dense_1_fu_18155_dense_1_out_V_ce0;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        dense_1_out_V_d0 = 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_1_out_V_d0 = grp_dense_1_fu_18155_dense_1_out_V_d0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_flat_fu_18373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        dense_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_1_out_V_we0 = grp_dense_1_fu_18155_dense_1_out_V_we0;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_2_out_V_address0 = zext_ln48_1_fu_20522_p1;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        dense_2_out_V_address0 = zext_ln14_reg_30086;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51)) | ((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        dense_2_out_V_d0 = select_ln19_fu_20464_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dense_2_out_V_d0 = 13'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51)) | ((icmp_ln13_1_reg_30106 == 1'd1) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_array_V_address0 = zext_ln48_reg_30139;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dense_array_V_address0 = grp_soft_max_fu_18318_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dense_array_V_ce0 = grp_soft_max_fu_18318_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        dense_array_V_ce1 = grp_soft_max_fu_18318_dense_array_V_ce1;
    end else begin
        dense_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (icmp_ln46_1_reg_30159 == 1'd1) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_array_V_we0 = 1'b1;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        dense_array_V_we1 = grp_soft_max_fu_18318_dense_array_V_we1;
    end else begin
        dense_array_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        flat_array_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_0_V_address0 = grp_flat_fu_18373_flat_array_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_0_V_address0 = grp_dense_1_fu_18155_flat_array_0_V_address0;
    end else begin
        flat_array_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        flat_array_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_0_V_ce0 = grp_flat_fu_18373_flat_array_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_0_V_ce0 = grp_dense_1_fu_18155_flat_array_0_V_ce0;
    end else begin
        flat_array_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_0_V_ce1 = grp_dense_1_fu_18155_flat_array_0_V_ce1;
    end else begin
        flat_array_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        flat_array_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_0_V_d0 = grp_flat_fu_18373_flat_array_0_V_d0;
    end else begin
        flat_array_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        flat_array_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_0_V_we0 = grp_flat_fu_18373_flat_array_0_V_we0;
    end else begin
        flat_array_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_10_V_address0 = grp_flat_fu_18373_flat_array_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_10_V_address0 = grp_dense_1_fu_18155_flat_array_10_V_address0;
    end else begin
        flat_array_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_10_V_ce0 = grp_flat_fu_18373_flat_array_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_10_V_ce0 = grp_dense_1_fu_18155_flat_array_10_V_ce0;
    end else begin
        flat_array_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_10_V_ce1 = grp_dense_1_fu_18155_flat_array_10_V_ce1;
    end else begin
        flat_array_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_10_V_we0 = grp_flat_fu_18373_flat_array_10_V_we0;
    end else begin
        flat_array_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_11_V_address0 = grp_flat_fu_18373_flat_array_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_11_V_address0 = grp_dense_1_fu_18155_flat_array_11_V_address0;
    end else begin
        flat_array_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_11_V_ce0 = grp_flat_fu_18373_flat_array_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_11_V_ce0 = grp_dense_1_fu_18155_flat_array_11_V_ce0;
    end else begin
        flat_array_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_11_V_ce1 = grp_dense_1_fu_18155_flat_array_11_V_ce1;
    end else begin
        flat_array_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_11_V_we0 = grp_flat_fu_18373_flat_array_11_V_we0;
    end else begin
        flat_array_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_12_V_address0 = grp_flat_fu_18373_flat_array_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_12_V_address0 = grp_dense_1_fu_18155_flat_array_12_V_address0;
    end else begin
        flat_array_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_12_V_ce0 = grp_flat_fu_18373_flat_array_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_12_V_ce0 = grp_dense_1_fu_18155_flat_array_12_V_ce0;
    end else begin
        flat_array_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_12_V_ce1 = grp_dense_1_fu_18155_flat_array_12_V_ce1;
    end else begin
        flat_array_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_12_V_we0 = grp_flat_fu_18373_flat_array_12_V_we0;
    end else begin
        flat_array_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_13_V_address0 = grp_flat_fu_18373_flat_array_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_13_V_address0 = grp_dense_1_fu_18155_flat_array_13_V_address0;
    end else begin
        flat_array_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_13_V_ce0 = grp_flat_fu_18373_flat_array_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_13_V_ce0 = grp_dense_1_fu_18155_flat_array_13_V_ce0;
    end else begin
        flat_array_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_13_V_ce1 = grp_dense_1_fu_18155_flat_array_13_V_ce1;
    end else begin
        flat_array_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_13_V_we0 = grp_flat_fu_18373_flat_array_13_V_we0;
    end else begin
        flat_array_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_14_V_address0 = grp_flat_fu_18373_flat_array_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_14_V_address0 = grp_dense_1_fu_18155_flat_array_14_V_address0;
    end else begin
        flat_array_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_14_V_ce0 = grp_flat_fu_18373_flat_array_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_14_V_ce0 = grp_dense_1_fu_18155_flat_array_14_V_ce0;
    end else begin
        flat_array_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_14_V_ce1 = grp_dense_1_fu_18155_flat_array_14_V_ce1;
    end else begin
        flat_array_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_14_V_we0 = grp_flat_fu_18373_flat_array_14_V_we0;
    end else begin
        flat_array_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_15_V_address0 = grp_flat_fu_18373_flat_array_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_15_V_address0 = grp_dense_1_fu_18155_flat_array_15_V_address0;
    end else begin
        flat_array_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_15_V_ce0 = grp_flat_fu_18373_flat_array_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_15_V_ce0 = grp_dense_1_fu_18155_flat_array_15_V_ce0;
    end else begin
        flat_array_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_15_V_ce1 = grp_dense_1_fu_18155_flat_array_15_V_ce1;
    end else begin
        flat_array_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_15_V_we0 = grp_flat_fu_18373_flat_array_15_V_we0;
    end else begin
        flat_array_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_16_V_address0 = grp_flat_fu_18373_flat_array_16_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_16_V_address0 = grp_dense_1_fu_18155_flat_array_16_V_address0;
    end else begin
        flat_array_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_16_V_ce0 = grp_flat_fu_18373_flat_array_16_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_16_V_ce0 = grp_dense_1_fu_18155_flat_array_16_V_ce0;
    end else begin
        flat_array_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_16_V_ce1 = grp_dense_1_fu_18155_flat_array_16_V_ce1;
    end else begin
        flat_array_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_16_V_we0 = grp_flat_fu_18373_flat_array_16_V_we0;
    end else begin
        flat_array_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_17_V_address0 = grp_flat_fu_18373_flat_array_17_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_17_V_address0 = grp_dense_1_fu_18155_flat_array_17_V_address0;
    end else begin
        flat_array_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_17_V_ce0 = grp_flat_fu_18373_flat_array_17_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_17_V_ce0 = grp_dense_1_fu_18155_flat_array_17_V_ce0;
    end else begin
        flat_array_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_17_V_ce1 = grp_dense_1_fu_18155_flat_array_17_V_ce1;
    end else begin
        flat_array_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_17_V_we0 = grp_flat_fu_18373_flat_array_17_V_we0;
    end else begin
        flat_array_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_18_V_address0 = grp_flat_fu_18373_flat_array_18_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_18_V_address0 = grp_dense_1_fu_18155_flat_array_18_V_address0;
    end else begin
        flat_array_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_18_V_ce0 = grp_flat_fu_18373_flat_array_18_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_18_V_ce0 = grp_dense_1_fu_18155_flat_array_18_V_ce0;
    end else begin
        flat_array_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_18_V_ce1 = grp_dense_1_fu_18155_flat_array_18_V_ce1;
    end else begin
        flat_array_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_18_V_we0 = grp_flat_fu_18373_flat_array_18_V_we0;
    end else begin
        flat_array_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_19_V_address0 = grp_flat_fu_18373_flat_array_19_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_19_V_address0 = grp_dense_1_fu_18155_flat_array_19_V_address0;
    end else begin
        flat_array_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_19_V_ce0 = grp_flat_fu_18373_flat_array_19_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_19_V_ce0 = grp_dense_1_fu_18155_flat_array_19_V_ce0;
    end else begin
        flat_array_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_19_V_ce1 = grp_dense_1_fu_18155_flat_array_19_V_ce1;
    end else begin
        flat_array_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_19_V_we0 = grp_flat_fu_18373_flat_array_19_V_we0;
    end else begin
        flat_array_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_1_V_address0 = grp_flat_fu_18373_flat_array_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_1_V_address0 = grp_dense_1_fu_18155_flat_array_1_V_address0;
    end else begin
        flat_array_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_1_V_ce0 = grp_flat_fu_18373_flat_array_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_1_V_ce0 = grp_dense_1_fu_18155_flat_array_1_V_ce0;
    end else begin
        flat_array_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_1_V_ce1 = grp_dense_1_fu_18155_flat_array_1_V_ce1;
    end else begin
        flat_array_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_1_V_we0 = grp_flat_fu_18373_flat_array_1_V_we0;
    end else begin
        flat_array_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_20_V_address0 = grp_flat_fu_18373_flat_array_20_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_20_V_address0 = grp_dense_1_fu_18155_flat_array_20_V_address0;
    end else begin
        flat_array_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_20_V_ce0 = grp_flat_fu_18373_flat_array_20_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_20_V_ce0 = grp_dense_1_fu_18155_flat_array_20_V_ce0;
    end else begin
        flat_array_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_20_V_ce1 = grp_dense_1_fu_18155_flat_array_20_V_ce1;
    end else begin
        flat_array_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_20_V_we0 = grp_flat_fu_18373_flat_array_20_V_we0;
    end else begin
        flat_array_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_21_V_address0 = grp_flat_fu_18373_flat_array_21_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_21_V_address0 = grp_dense_1_fu_18155_flat_array_21_V_address0;
    end else begin
        flat_array_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_21_V_ce0 = grp_flat_fu_18373_flat_array_21_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_21_V_ce0 = grp_dense_1_fu_18155_flat_array_21_V_ce0;
    end else begin
        flat_array_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_21_V_ce1 = grp_dense_1_fu_18155_flat_array_21_V_ce1;
    end else begin
        flat_array_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_21_V_we0 = grp_flat_fu_18373_flat_array_21_V_we0;
    end else begin
        flat_array_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_22_V_address0 = grp_flat_fu_18373_flat_array_22_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_22_V_address0 = grp_dense_1_fu_18155_flat_array_22_V_address0;
    end else begin
        flat_array_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_22_V_ce0 = grp_flat_fu_18373_flat_array_22_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_22_V_ce0 = grp_dense_1_fu_18155_flat_array_22_V_ce0;
    end else begin
        flat_array_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_22_V_ce1 = grp_dense_1_fu_18155_flat_array_22_V_ce1;
    end else begin
        flat_array_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_22_V_we0 = grp_flat_fu_18373_flat_array_22_V_we0;
    end else begin
        flat_array_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_23_V_address0 = grp_flat_fu_18373_flat_array_23_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_23_V_address0 = grp_dense_1_fu_18155_flat_array_23_V_address0;
    end else begin
        flat_array_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_23_V_ce0 = grp_flat_fu_18373_flat_array_23_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_23_V_ce0 = grp_dense_1_fu_18155_flat_array_23_V_ce0;
    end else begin
        flat_array_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_23_V_ce1 = grp_dense_1_fu_18155_flat_array_23_V_ce1;
    end else begin
        flat_array_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_23_V_we0 = grp_flat_fu_18373_flat_array_23_V_we0;
    end else begin
        flat_array_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_24_V_address0 = grp_flat_fu_18373_flat_array_24_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_24_V_address0 = grp_dense_1_fu_18155_flat_array_24_V_address0;
    end else begin
        flat_array_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_24_V_ce0 = grp_flat_fu_18373_flat_array_24_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_24_V_ce0 = grp_dense_1_fu_18155_flat_array_24_V_ce0;
    end else begin
        flat_array_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_24_V_ce1 = grp_dense_1_fu_18155_flat_array_24_V_ce1;
    end else begin
        flat_array_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_24_V_we0 = grp_flat_fu_18373_flat_array_24_V_we0;
    end else begin
        flat_array_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_2_V_address0 = grp_flat_fu_18373_flat_array_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_2_V_address0 = grp_dense_1_fu_18155_flat_array_2_V_address0;
    end else begin
        flat_array_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_2_V_ce0 = grp_flat_fu_18373_flat_array_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_2_V_ce0 = grp_dense_1_fu_18155_flat_array_2_V_ce0;
    end else begin
        flat_array_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_2_V_ce1 = grp_dense_1_fu_18155_flat_array_2_V_ce1;
    end else begin
        flat_array_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_2_V_we0 = grp_flat_fu_18373_flat_array_2_V_we0;
    end else begin
        flat_array_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_3_V_address0 = grp_flat_fu_18373_flat_array_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_3_V_address0 = grp_dense_1_fu_18155_flat_array_3_V_address0;
    end else begin
        flat_array_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_3_V_ce0 = grp_flat_fu_18373_flat_array_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_3_V_ce0 = grp_dense_1_fu_18155_flat_array_3_V_ce0;
    end else begin
        flat_array_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_3_V_ce1 = grp_dense_1_fu_18155_flat_array_3_V_ce1;
    end else begin
        flat_array_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_3_V_we0 = grp_flat_fu_18373_flat_array_3_V_we0;
    end else begin
        flat_array_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_4_V_address0 = grp_flat_fu_18373_flat_array_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_4_V_address0 = grp_dense_1_fu_18155_flat_array_4_V_address0;
    end else begin
        flat_array_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_4_V_ce0 = grp_flat_fu_18373_flat_array_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_4_V_ce0 = grp_dense_1_fu_18155_flat_array_4_V_ce0;
    end else begin
        flat_array_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_4_V_ce1 = grp_dense_1_fu_18155_flat_array_4_V_ce1;
    end else begin
        flat_array_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_4_V_we0 = grp_flat_fu_18373_flat_array_4_V_we0;
    end else begin
        flat_array_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_5_V_address0 = grp_flat_fu_18373_flat_array_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_5_V_address0 = grp_dense_1_fu_18155_flat_array_5_V_address0;
    end else begin
        flat_array_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_5_V_ce0 = grp_flat_fu_18373_flat_array_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_5_V_ce0 = grp_dense_1_fu_18155_flat_array_5_V_ce0;
    end else begin
        flat_array_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_5_V_ce1 = grp_dense_1_fu_18155_flat_array_5_V_ce1;
    end else begin
        flat_array_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_5_V_we0 = grp_flat_fu_18373_flat_array_5_V_we0;
    end else begin
        flat_array_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_6_V_address0 = grp_flat_fu_18373_flat_array_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_6_V_address0 = grp_dense_1_fu_18155_flat_array_6_V_address0;
    end else begin
        flat_array_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_6_V_ce0 = grp_flat_fu_18373_flat_array_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_6_V_ce0 = grp_dense_1_fu_18155_flat_array_6_V_ce0;
    end else begin
        flat_array_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_6_V_ce1 = grp_dense_1_fu_18155_flat_array_6_V_ce1;
    end else begin
        flat_array_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_6_V_we0 = grp_flat_fu_18373_flat_array_6_V_we0;
    end else begin
        flat_array_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_7_V_address0 = grp_flat_fu_18373_flat_array_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_7_V_address0 = grp_dense_1_fu_18155_flat_array_7_V_address0;
    end else begin
        flat_array_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_7_V_ce0 = grp_flat_fu_18373_flat_array_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_7_V_ce0 = grp_dense_1_fu_18155_flat_array_7_V_ce0;
    end else begin
        flat_array_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_7_V_ce1 = grp_dense_1_fu_18155_flat_array_7_V_ce1;
    end else begin
        flat_array_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_7_V_we0 = grp_flat_fu_18373_flat_array_7_V_we0;
    end else begin
        flat_array_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_8_V_address0 = grp_flat_fu_18373_flat_array_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_8_V_address0 = grp_dense_1_fu_18155_flat_array_8_V_address0;
    end else begin
        flat_array_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_8_V_ce0 = grp_flat_fu_18373_flat_array_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_8_V_ce0 = grp_dense_1_fu_18155_flat_array_8_V_ce0;
    end else begin
        flat_array_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_8_V_ce1 = grp_dense_1_fu_18155_flat_array_8_V_ce1;
    end else begin
        flat_array_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_8_V_we0 = grp_flat_fu_18373_flat_array_8_V_we0;
    end else begin
        flat_array_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_9_V_address0 = grp_flat_fu_18373_flat_array_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_9_V_address0 = grp_dense_1_fu_18155_flat_array_9_V_address0;
    end else begin
        flat_array_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_9_V_ce0 = grp_flat_fu_18373_flat_array_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_9_V_ce0 = grp_dense_1_fu_18155_flat_array_9_V_ce0;
    end else begin
        flat_array_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        flat_array_9_V_ce1 = grp_dense_1_fu_18155_flat_array_9_V_ce1;
    end else begin
        flat_array_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        flat_array_9_V_we0 = grp_flat_fu_18373_flat_array_9_V_we0;
    end else begin
        flat_array_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            grp_fu_18407_p14 = select_ln54_reg_21285_pp2_iter2_reg;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            grp_fu_18407_p14 = select_ln54_reg_21285_pp2_iter1_reg;
        end else begin
            grp_fu_18407_p14 = 'bx;
        end
    end else begin
        grp_fu_18407_p14 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            grp_fu_18447_p14 = select_ln54_reg_21285_pp2_iter2_reg;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            grp_fu_18447_p14 = select_ln54_reg_21285_pp2_iter1_reg;
        end else begin
            grp_fu_18447_p14 = 'bx;
        end
    end else begin
        grp_fu_18447_p14 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_0_V_address0 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_0_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_0_V_address0 = sext_ln54_4_fu_19432_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_0_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_0_V_address0;
    end else begin
        max_pool_1_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_0_V_address1 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_0_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_0_V_address1 = sext_ln54_3_fu_19410_p1;
    end else begin
        max_pool_1_out_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_0_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0;
    end else begin
        max_pool_1_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_0_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_0_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_0_V_d0 = grp_max_pool_1_fu_18330_max_pool_out_0_V_d0;
    end else begin
        max_pool_1_out_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_0_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_0_V_we0;
    end else begin
        max_pool_1_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_10_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_10_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_10_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_10_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_10_V_address0;
    end else begin
        max_pool_1_out_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_10_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_10_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_10_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_10_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0;
    end else begin
        max_pool_1_out_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_10_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_10_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_10_V_we0;
    end else begin
        max_pool_1_out_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_11_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_11_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_11_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_11_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_11_V_address0;
    end else begin
        max_pool_1_out_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_11_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_11_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_11_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_11_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0;
    end else begin
        max_pool_1_out_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_11_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_11_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_11_V_we0;
    end else begin
        max_pool_1_out_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_12_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_12_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_12_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_12_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_12_V_address0;
    end else begin
        max_pool_1_out_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_12_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_12_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_12_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_12_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0;
    end else begin
        max_pool_1_out_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_12_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_12_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_12_V_we0;
    end else begin
        max_pool_1_out_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_1_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_1_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_1_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_1_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_1_V_address0;
    end else begin
        max_pool_1_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_1_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_1_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_1_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_1_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0;
    end else begin
        max_pool_1_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_1_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_1_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_1_V_we0;
    end else begin
        max_pool_1_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_2_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_2_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_2_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_2_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_2_V_address0;
    end else begin
        max_pool_1_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_2_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_2_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_2_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_2_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0;
    end else begin
        max_pool_1_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_2_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_2_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_2_V_we0;
    end else begin
        max_pool_1_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_3_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_3_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_3_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_3_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_3_V_address0;
    end else begin
        max_pool_1_out_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_3_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_3_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_3_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_3_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0;
    end else begin
        max_pool_1_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_3_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_3_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_3_V_we0;
    end else begin
        max_pool_1_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_4_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_4_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_4_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_4_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_4_V_address0;
    end else begin
        max_pool_1_out_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_4_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_4_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_4_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_4_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0;
    end else begin
        max_pool_1_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_4_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_4_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_4_V_we0;
    end else begin
        max_pool_1_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_5_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_5_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_5_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_5_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_5_V_address0;
    end else begin
        max_pool_1_out_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_5_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_5_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_5_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_5_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0;
    end else begin
        max_pool_1_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_5_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_5_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_5_V_we0;
    end else begin
        max_pool_1_out_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_6_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_6_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_6_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_6_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_6_V_address0;
    end else begin
        max_pool_1_out_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_6_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_6_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_6_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_6_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0;
    end else begin
        max_pool_1_out_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_6_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_6_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_6_V_we0;
    end else begin
        max_pool_1_out_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_7_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_7_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_7_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_7_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_7_V_address0;
    end else begin
        max_pool_1_out_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_7_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_7_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_7_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_7_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0;
    end else begin
        max_pool_1_out_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_7_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_7_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_7_V_we0;
    end else begin
        max_pool_1_out_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_8_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_8_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_8_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_8_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_8_V_address0;
    end else begin
        max_pool_1_out_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_8_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_8_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_8_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_8_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0;
    end else begin
        max_pool_1_out_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_8_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_8_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_8_V_we0;
    end else begin
        max_pool_1_out_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_9_V_address0 = sext_ln54_1_fu_19515_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_9_V_address0 = sext_ln54_fu_19468_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_9_V_address0 = sext_ln54_3_fu_19410_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_9_V_address0 = grp_max_pool_1_fu_18330_max_pool_out_9_V_address0;
    end else begin
        max_pool_1_out_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        max_pool_1_out_9_V_address1 = sext_ln54_2_fu_19537_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        max_pool_1_out_9_V_address1 = zext_ln54_1_fu_19489_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_9_V_address1 = sext_ln54_4_fu_19432_p1;
    end else begin
        max_pool_1_out_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_9_V_ce0 = grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0;
    end else begin
        max_pool_1_out_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        max_pool_1_out_9_V_ce1 = 1'b1;
    end else begin
        max_pool_1_out_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_pool_1_out_9_V_we0 = grp_max_pool_1_fu_18330_max_pool_out_9_V_we0;
    end else begin
        max_pool_1_out_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_10_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_10_address0 = grp_conv_2_fu_17966_input_0_1_3_V_address0;
    end else begin
        max_pool_1_out_c_0_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_10_ce0 = grp_conv_2_fu_17966_input_0_1_3_V_ce0;
    end else begin
        max_pool_1_out_c_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_11_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_11_address0 = grp_conv_2_fu_17966_input_0_1_4_V_address0;
    end else begin
        max_pool_1_out_c_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_11_ce0 = grp_conv_2_fu_17966_input_0_1_4_V_ce0;
    end else begin
        max_pool_1_out_c_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_12_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_12_address0 = grp_conv_2_fu_17966_input_0_1_5_V_address0;
    end else begin
        max_pool_1_out_c_0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_12_ce0 = grp_conv_2_fu_17966_input_0_1_5_V_ce0;
    end else begin
        max_pool_1_out_c_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_13_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_13_address0 = grp_conv_2_fu_17966_input_0_2_0_V_address0;
    end else begin
        max_pool_1_out_c_0_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_13_ce0 = grp_conv_2_fu_17966_input_0_2_0_V_ce0;
    end else begin
        max_pool_1_out_c_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_13_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_14_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_14_address0 = grp_conv_2_fu_17966_input_0_2_1_V_address0;
    end else begin
        max_pool_1_out_c_0_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_14_ce0 = grp_conv_2_fu_17966_input_0_2_1_V_ce0;
    end else begin
        max_pool_1_out_c_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_14_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_15_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_15_address0 = grp_conv_2_fu_17966_input_0_2_2_V_address0;
    end else begin
        max_pool_1_out_c_0_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_15_ce0 = grp_conv_2_fu_17966_input_0_2_2_V_ce0;
    end else begin
        max_pool_1_out_c_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_15_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_16_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_16_address0 = grp_conv_2_fu_17966_input_0_2_3_V_address0;
    end else begin
        max_pool_1_out_c_0_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_16_ce0 = grp_conv_2_fu_17966_input_0_2_3_V_ce0;
    end else begin
        max_pool_1_out_c_0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_16_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_17_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_17_address0 = grp_conv_2_fu_17966_input_0_2_4_V_address0;
    end else begin
        max_pool_1_out_c_0_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_17_ce0 = grp_conv_2_fu_17966_input_0_2_4_V_ce0;
    end else begin
        max_pool_1_out_c_0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_17_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_18_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_18_address0 = grp_conv_2_fu_17966_input_0_2_5_V_address0;
    end else begin
        max_pool_1_out_c_0_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_18_ce0 = grp_conv_2_fu_17966_input_0_2_5_V_ce0;
    end else begin
        max_pool_1_out_c_0_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_18_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_2_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_2_address0 = grp_conv_2_fu_17966_input_0_0_1_V_address0;
    end else begin
        max_pool_1_out_c_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_2_ce0 = grp_conv_2_fu_17966_input_0_0_1_V_ce0;
    end else begin
        max_pool_1_out_c_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_3_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_3_address0 = grp_conv_2_fu_17966_input_0_0_2_V_address0;
    end else begin
        max_pool_1_out_c_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_3_ce0 = grp_conv_2_fu_17966_input_0_0_2_V_ce0;
    end else begin
        max_pool_1_out_c_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_4_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_4_address0 = grp_conv_2_fu_17966_input_0_0_3_V_address0;
    end else begin
        max_pool_1_out_c_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_4_ce0 = grp_conv_2_fu_17966_input_0_0_3_V_ce0;
    end else begin
        max_pool_1_out_c_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_5_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_5_address0 = grp_conv_2_fu_17966_input_0_0_4_V_address0;
    end else begin
        max_pool_1_out_c_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_5_ce0 = grp_conv_2_fu_17966_input_0_0_4_V_ce0;
    end else begin
        max_pool_1_out_c_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_6_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_6_address0 = grp_conv_2_fu_17966_input_0_0_5_V_address0;
    end else begin
        max_pool_1_out_c_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_6_ce0 = grp_conv_2_fu_17966_input_0_0_5_V_ce0;
    end else begin
        max_pool_1_out_c_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_7_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_7_address0 = grp_conv_2_fu_17966_input_0_1_0_V_address0;
    end else begin
        max_pool_1_out_c_0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_7_ce0 = grp_conv_2_fu_17966_input_0_1_0_V_ce0;
    end else begin
        max_pool_1_out_c_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_8_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_8_address0 = grp_conv_2_fu_17966_input_0_1_1_V_address0;
    end else begin
        max_pool_1_out_c_0_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_8_ce0 = grp_conv_2_fu_17966_input_0_1_1_V_ce0;
    end else begin
        max_pool_1_out_c_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_9_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_9_address0 = grp_conv_2_fu_17966_input_0_1_2_V_address0;
    end else begin
        max_pool_1_out_c_0_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_9_ce0 = grp_conv_2_fu_17966_input_0_1_2_V_ce0;
    end else begin
        max_pool_1_out_c_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_s_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_c_0_s_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_s_address0 = grp_conv_2_fu_17966_input_0_0_0_V_address0;
    end else begin
        max_pool_1_out_c_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        max_pool_1_out_c_0_s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_0_s_ce0 = grp_conv_2_fu_17966_input_0_0_0_V_ce0;
    end else begin
        max_pool_1_out_c_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_0_s_d0 = tmp_8_reg_21744;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        max_pool_1_out_c_0_s_d0 = 14'd0;
    end else begin
        max_pool_1_out_c_0_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        max_pool_1_out_c_0_s_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_10_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_10_address0 = grp_conv_2_fu_17966_input_1_1_4_V_address0;
    end else begin
        max_pool_1_out_c_1_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_10_ce0 = grp_conv_2_fu_17966_input_1_1_4_V_ce0;
    end else begin
        max_pool_1_out_c_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_11_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_11_address0 = grp_conv_2_fu_17966_input_1_1_5_V_address0;
    end else begin
        max_pool_1_out_c_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_11_ce0 = grp_conv_2_fu_17966_input_1_1_5_V_ce0;
    end else begin
        max_pool_1_out_c_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_12_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_12_address0 = grp_conv_2_fu_17966_input_1_2_0_V_address0;
    end else begin
        max_pool_1_out_c_1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_12_ce0 = grp_conv_2_fu_17966_input_1_2_0_V_ce0;
    end else begin
        max_pool_1_out_c_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_13_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_13_address0 = grp_conv_2_fu_17966_input_1_2_1_V_address0;
    end else begin
        max_pool_1_out_c_1_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_13_ce0 = grp_conv_2_fu_17966_input_1_2_1_V_ce0;
    end else begin
        max_pool_1_out_c_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_13_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_14_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_14_address0 = grp_conv_2_fu_17966_input_1_2_2_V_address0;
    end else begin
        max_pool_1_out_c_1_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_14_ce0 = grp_conv_2_fu_17966_input_1_2_2_V_ce0;
    end else begin
        max_pool_1_out_c_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_14_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_15_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_15_address0 = grp_conv_2_fu_17966_input_1_2_3_V_address0;
    end else begin
        max_pool_1_out_c_1_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_15_ce0 = grp_conv_2_fu_17966_input_1_2_3_V_ce0;
    end else begin
        max_pool_1_out_c_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_15_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_16_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_16_address0 = grp_conv_2_fu_17966_input_1_2_4_V_address0;
    end else begin
        max_pool_1_out_c_1_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_16_ce0 = grp_conv_2_fu_17966_input_1_2_4_V_ce0;
    end else begin
        max_pool_1_out_c_1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_16_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_17_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_17_address0 = grp_conv_2_fu_17966_input_1_2_5_V_address0;
    end else begin
        max_pool_1_out_c_1_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_17_ce0 = grp_conv_2_fu_17966_input_1_2_5_V_ce0;
    end else begin
        max_pool_1_out_c_1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_17_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_1_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_1_address0 = grp_conv_2_fu_17966_input_1_0_1_V_address0;
    end else begin
        max_pool_1_out_c_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_1_ce0 = grp_conv_2_fu_17966_input_1_0_1_V_ce0;
    end else begin
        max_pool_1_out_c_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_2_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_2_address0 = grp_conv_2_fu_17966_input_1_0_2_V_address0;
    end else begin
        max_pool_1_out_c_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_2_ce0 = grp_conv_2_fu_17966_input_1_0_2_V_ce0;
    end else begin
        max_pool_1_out_c_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_3_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_3_address0 = grp_conv_2_fu_17966_input_1_0_3_V_address0;
    end else begin
        max_pool_1_out_c_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_3_ce0 = grp_conv_2_fu_17966_input_1_0_3_V_ce0;
    end else begin
        max_pool_1_out_c_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_4_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_4_address0 = grp_conv_2_fu_17966_input_1_0_4_V_address0;
    end else begin
        max_pool_1_out_c_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_4_ce0 = grp_conv_2_fu_17966_input_1_0_4_V_ce0;
    end else begin
        max_pool_1_out_c_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_5_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_5_address0 = grp_conv_2_fu_17966_input_1_0_5_V_address0;
    end else begin
        max_pool_1_out_c_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_5_ce0 = grp_conv_2_fu_17966_input_1_0_5_V_ce0;
    end else begin
        max_pool_1_out_c_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_6_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_6_address0 = grp_conv_2_fu_17966_input_1_1_0_V_address0;
    end else begin
        max_pool_1_out_c_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_6_ce0 = grp_conv_2_fu_17966_input_1_1_0_V_ce0;
    end else begin
        max_pool_1_out_c_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_7_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_7_address0 = grp_conv_2_fu_17966_input_1_1_1_V_address0;
    end else begin
        max_pool_1_out_c_1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_7_ce0 = grp_conv_2_fu_17966_input_1_1_1_V_ce0;
    end else begin
        max_pool_1_out_c_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_8_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_8_address0 = grp_conv_2_fu_17966_input_1_1_2_V_address0;
    end else begin
        max_pool_1_out_c_1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_8_ce0 = grp_conv_2_fu_17966_input_1_1_2_V_ce0;
    end else begin
        max_pool_1_out_c_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_9_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_9_address0 = grp_conv_2_fu_17966_input_1_1_3_V_address0;
    end else begin
        max_pool_1_out_c_1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_9_ce0 = grp_conv_2_fu_17966_input_1_1_3_V_ce0;
    end else begin
        max_pool_1_out_c_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd1) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_s_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_s_address0 = grp_conv_2_fu_17966_input_1_0_0_V_address0;
    end else begin
        max_pool_1_out_c_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_1_s_ce0 = grp_conv_2_fu_17966_input_1_0_0_V_ce0;
    end else begin
        max_pool_1_out_c_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_19651_p1 == 3'd0) & (trunc_ln54_reg_21610 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_1_s_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_10_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_10_address0 = grp_conv_2_fu_17966_input_2_1_4_V_address0;
    end else begin
        max_pool_1_out_c_2_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_10_ce0 = grp_conv_2_fu_17966_input_2_1_4_V_ce0;
    end else begin
        max_pool_1_out_c_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_11_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_11_address0 = grp_conv_2_fu_17966_input_2_1_5_V_address0;
    end else begin
        max_pool_1_out_c_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_11_ce0 = grp_conv_2_fu_17966_input_2_1_5_V_ce0;
    end else begin
        max_pool_1_out_c_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_12_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_12_address0 = grp_conv_2_fu_17966_input_2_2_0_V_address0;
    end else begin
        max_pool_1_out_c_2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_12_ce0 = grp_conv_2_fu_17966_input_2_2_0_V_ce0;
    end else begin
        max_pool_1_out_c_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_13_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_13_address0 = grp_conv_2_fu_17966_input_2_2_1_V_address0;
    end else begin
        max_pool_1_out_c_2_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_13_ce0 = grp_conv_2_fu_17966_input_2_2_1_V_ce0;
    end else begin
        max_pool_1_out_c_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_13_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_14_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_14_address0 = grp_conv_2_fu_17966_input_2_2_2_V_address0;
    end else begin
        max_pool_1_out_c_2_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_14_ce0 = grp_conv_2_fu_17966_input_2_2_2_V_ce0;
    end else begin
        max_pool_1_out_c_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_14_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_15_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_15_address0 = grp_conv_2_fu_17966_input_2_2_3_V_address0;
    end else begin
        max_pool_1_out_c_2_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_15_ce0 = grp_conv_2_fu_17966_input_2_2_3_V_ce0;
    end else begin
        max_pool_1_out_c_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_15_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_16_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_16_address0 = grp_conv_2_fu_17966_input_2_2_4_V_address0;
    end else begin
        max_pool_1_out_c_2_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_16_ce0 = grp_conv_2_fu_17966_input_2_2_4_V_ce0;
    end else begin
        max_pool_1_out_c_2_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_16_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_17_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_17_address0 = grp_conv_2_fu_17966_input_2_2_5_V_address0;
    end else begin
        max_pool_1_out_c_2_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_17_ce0 = grp_conv_2_fu_17966_input_2_2_5_V_ce0;
    end else begin
        max_pool_1_out_c_2_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_19651_p1 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln203_1_fu_19651_p1 == 3'd0) & ~(trunc_ln54_reg_21610 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_17_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_1_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_1_address0 = grp_conv_2_fu_17966_input_2_0_1_V_address0;
    end else begin
        max_pool_1_out_c_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_1_ce0 = grp_conv_2_fu_17966_input_2_0_1_V_ce0;
    end else begin
        max_pool_1_out_c_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_2_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_2_address0 = grp_conv_2_fu_17966_input_2_0_2_V_address0;
    end else begin
        max_pool_1_out_c_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_2_ce0 = grp_conv_2_fu_17966_input_2_0_2_V_ce0;
    end else begin
        max_pool_1_out_c_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_3_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_3_address0 = grp_conv_2_fu_17966_input_2_0_3_V_address0;
    end else begin
        max_pool_1_out_c_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_3_ce0 = grp_conv_2_fu_17966_input_2_0_3_V_ce0;
    end else begin
        max_pool_1_out_c_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_4_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_4_address0 = grp_conv_2_fu_17966_input_2_0_4_V_address0;
    end else begin
        max_pool_1_out_c_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_4_ce0 = grp_conv_2_fu_17966_input_2_0_4_V_ce0;
    end else begin
        max_pool_1_out_c_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_5_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_5_address0 = grp_conv_2_fu_17966_input_2_0_5_V_address0;
    end else begin
        max_pool_1_out_c_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_5_ce0 = grp_conv_2_fu_17966_input_2_0_5_V_ce0;
    end else begin
        max_pool_1_out_c_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_6_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_6_address0 = grp_conv_2_fu_17966_input_2_1_0_V_address0;
    end else begin
        max_pool_1_out_c_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_6_ce0 = grp_conv_2_fu_17966_input_2_1_0_V_ce0;
    end else begin
        max_pool_1_out_c_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_7_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_7_address0 = grp_conv_2_fu_17966_input_2_1_1_V_address0;
    end else begin
        max_pool_1_out_c_2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_7_ce0 = grp_conv_2_fu_17966_input_2_1_1_V_ce0;
    end else begin
        max_pool_1_out_c_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_8_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_8_address0 = grp_conv_2_fu_17966_input_2_1_2_V_address0;
    end else begin
        max_pool_1_out_c_2_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_8_ce0 = grp_conv_2_fu_17966_input_2_1_2_V_ce0;
    end else begin
        max_pool_1_out_c_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_9_address0 = zext_ln203_50_fu_19692_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_9_address0 = grp_conv_2_fu_17966_input_2_1_3_V_address0;
    end else begin
        max_pool_1_out_c_2_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_9_ce0 = grp_conv_2_fu_17966_input_2_1_3_V_ce0;
    end else begin
        max_pool_1_out_c_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_s_address0 = zext_ln203_49_fu_19664_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_s_address0 = grp_conv_2_fu_17966_input_2_0_0_V_address0;
    end else begin
        max_pool_1_out_c_2_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        max_pool_1_out_c_2_s_ce0 = grp_conv_2_fu_17966_input_2_0_0_V_ce0;
    end else begin
        max_pool_1_out_c_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln54_reg_21610 == 3'd1) & ~(trunc_ln54_reg_21610 == 3'd0) & (trunc_ln203_1_fu_19651_p1 == 3'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        max_pool_1_out_c_2_s_we0 = 1'b1;
    end else begin
        max_pool_1_out_c_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_0_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        max_pool_2_out_0_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_0_address0 = grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0;
    end else begin
        max_pool_2_out_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        max_pool_2_out_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_0_ce0 = grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0;
    end else begin
        max_pool_2_out_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        max_pool_2_out_0_0_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_0_d0 = grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0;
    end else begin
        max_pool_2_out_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        max_pool_2_out_0_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_0_we0 = grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0;
    end else begin
        max_pool_2_out_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_1_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_1_address0 = grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0;
    end else begin
        max_pool_2_out_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_1_ce0 = grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0;
    end else begin
        max_pool_2_out_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_1_we0 = grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0;
    end else begin
        max_pool_2_out_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_2_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_2_address0 = grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0;
    end else begin
        max_pool_2_out_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_2_ce0 = grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0;
    end else begin
        max_pool_2_out_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_2_we0 = grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0;
    end else begin
        max_pool_2_out_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_3_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_3_address0 = grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0;
    end else begin
        max_pool_2_out_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_3_ce0 = grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0;
    end else begin
        max_pool_2_out_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_3_we0 = grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0;
    end else begin
        max_pool_2_out_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_4_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_4_address0 = grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0;
    end else begin
        max_pool_2_out_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_0_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_4_ce0 = grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0;
    end else begin
        max_pool_2_out_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_0_4_we0 = grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0;
    end else begin
        max_pool_2_out_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_0_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_0_address0 = grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0;
    end else begin
        max_pool_2_out_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_0_ce0 = grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0;
    end else begin
        max_pool_2_out_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_0_we0 = grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0;
    end else begin
        max_pool_2_out_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_1_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_1_address0 = grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0;
    end else begin
        max_pool_2_out_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_1_ce0 = grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0;
    end else begin
        max_pool_2_out_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_1_we0 = grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0;
    end else begin
        max_pool_2_out_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_2_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_2_address0 = grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0;
    end else begin
        max_pool_2_out_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_2_ce0 = grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0;
    end else begin
        max_pool_2_out_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_2_we0 = grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0;
    end else begin
        max_pool_2_out_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_3_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_3_address0 = grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0;
    end else begin
        max_pool_2_out_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_3_ce0 = grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0;
    end else begin
        max_pool_2_out_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_3_we0 = grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0;
    end else begin
        max_pool_2_out_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_4_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_4_address0 = grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0;
    end else begin
        max_pool_2_out_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_1_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_4_ce0 = grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0;
    end else begin
        max_pool_2_out_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_1_4_we0 = grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0;
    end else begin
        max_pool_2_out_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_0_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_0_address0 = grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0;
    end else begin
        max_pool_2_out_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_0_ce0 = grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0;
    end else begin
        max_pool_2_out_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_0_we0 = grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0;
    end else begin
        max_pool_2_out_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_1_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_1_address0 = grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0;
    end else begin
        max_pool_2_out_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_1_ce0 = grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0;
    end else begin
        max_pool_2_out_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_1_we0 = grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0;
    end else begin
        max_pool_2_out_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_2_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_2_address0 = grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0;
    end else begin
        max_pool_2_out_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_2_ce0 = grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0;
    end else begin
        max_pool_2_out_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_2_we0 = grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0;
    end else begin
        max_pool_2_out_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_3_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_3_address0 = grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0;
    end else begin
        max_pool_2_out_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_3_ce0 = grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0;
    end else begin
        max_pool_2_out_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_3_we0 = grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0;
    end else begin
        max_pool_2_out_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_4_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_4_address0 = grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0;
    end else begin
        max_pool_2_out_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_2_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_4_ce0 = grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0;
    end else begin
        max_pool_2_out_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_2_4_we0 = grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0;
    end else begin
        max_pool_2_out_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_0_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_0_address0 = grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0;
    end else begin
        max_pool_2_out_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_0_ce0 = grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0;
    end else begin
        max_pool_2_out_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_0_we0 = grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0;
    end else begin
        max_pool_2_out_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_1_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_1_address0 = grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0;
    end else begin
        max_pool_2_out_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_1_ce0 = grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0;
    end else begin
        max_pool_2_out_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_1_we0 = grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0;
    end else begin
        max_pool_2_out_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_2_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_2_address0 = grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0;
    end else begin
        max_pool_2_out_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_2_ce0 = grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0;
    end else begin
        max_pool_2_out_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_2_we0 = grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0;
    end else begin
        max_pool_2_out_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_3_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_3_address0 = grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0;
    end else begin
        max_pool_2_out_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_3_ce0 = grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0;
    end else begin
        max_pool_2_out_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_3_we0 = grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0;
    end else begin
        max_pool_2_out_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_4_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_4_address0 = grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0;
    end else begin
        max_pool_2_out_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_3_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_4_ce0 = grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0;
    end else begin
        max_pool_2_out_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_3_4_we0 = grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0;
    end else begin
        max_pool_2_out_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_0_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_0_address0 = grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0;
    end else begin
        max_pool_2_out_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_0_ce0 = grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0;
    end else begin
        max_pool_2_out_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_0_we0 = grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0;
    end else begin
        max_pool_2_out_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_1_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_1_address0 = grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0;
    end else begin
        max_pool_2_out_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_1_ce0 = grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0;
    end else begin
        max_pool_2_out_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_1_we0 = grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0;
    end else begin
        max_pool_2_out_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_2_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_2_address0 = grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0;
    end else begin
        max_pool_2_out_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_2_ce0 = grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0;
    end else begin
        max_pool_2_out_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_2_we0 = grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0;
    end else begin
        max_pool_2_out_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_3_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_3_address0 = grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0;
    end else begin
        max_pool_2_out_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_3_ce0 = grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0;
    end else begin
        max_pool_2_out_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_3_we0 = grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0;
    end else begin
        max_pool_2_out_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_4_address0 = zext_ln82_2_fu_20132_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_4_address0 = grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0;
    end else begin
        max_pool_2_out_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_4_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_4_ce0 = grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0;
    end else begin
        max_pool_2_out_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        max_pool_2_out_4_4_we0 = grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0;
    end else begin
        max_pool_2_out_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_c_V_address0 = zext_ln203_72_fu_20227_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        max_pool_2_out_c_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        max_pool_2_out_c_V_address0 = grp_flat_fu_18373_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        max_pool_2_out_c_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        max_pool_2_out_c_V_ce0 = grp_flat_fu_18373_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        max_pool_2_out_c_V_d0 = tmp_3_fu_20232_p27;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        max_pool_2_out_c_V_d0 = 14'd0;
    end else begin
        max_pool_2_out_c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln79_reg_29900 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        max_pool_2_out_c_V_we0 = 1'b1;
    end else begin
        max_pool_2_out_c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        prediction_V_address0 = zext_ln120_fu_20635_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        prediction_V_address0 = grp_soft_max_fu_18318_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state59))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        prediction_V_ce0 = grp_soft_max_fu_18318_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        prediction_V_d0 = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        prediction_V_d0 = grp_soft_max_fu_18318_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        prediction_V_we0 = grp_soft_max_fu_18318_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        prediction_output_ce0 = 1'b1;
    end else begin
        prediction_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        prediction_output_we0 = 1'b1;
    end else begin
        prediction_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln23_fu_18487_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln23_fu_18487_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_conv_1_fu_18135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln37_fu_18959_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln37_fu_18959_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_max_pool_1_fu_18330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln51_fu_19311_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln51_fu_19311_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_conv_2_fu_17966_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln65_fu_19732_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln65_fu_19732_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_max_pool_2_fu_18189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln79_fu_19980_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln79_fu_19980_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_flat_fu_18373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_dense_1_fu_18155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if (~((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln9_fu_20288_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln9_fu_20288_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if (~((1'b0 == ap_block_pp6_stage0_subdone) & (icmp_ln41_fu_20473_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if (((1'b0 == ap_block_pp6_stage0_subdone) & (icmp_ln41_fu_20473_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_soft_max_fu_18318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((icmp_ln119_fu_20623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_18643_p2 = (12'd1075 - zext_ln461_fu_18603_p1);

assign a_fu_20758_p2 = (icmp_ln947_fu_20720_p2 & icmp_ln947_1_fu_20752_p2);

assign add_ln1116_18_fu_20557_p2 = (add_ln1116_fu_20551_p2 + zext_ln47_fu_20518_p1);

assign add_ln1116_fu_20551_p2 = (zext_ln1116_28_fu_20547_p1 + zext_ln1116_fu_20535_p1);

assign add_ln1117_fu_20372_p2 = (sub_ln1117_fu_20366_p2 + zext_ln13_fu_20333_p1);

assign add_ln203_10_fu_18839_p2 = (zext_ln203_30_fu_18835_p1 + tmp_148_fu_18819_p3);

assign add_ln203_11_fu_18845_p2 = (zext_ln203_fu_18815_p1 + tmp_148_fu_18819_p3);

assign add_ln203_12_fu_18930_p2 = (add_ln203_10_fu_18839_p2 + zext_ln203_32_fu_18926_p1);

assign add_ln203_13_fu_18943_p2 = (add_ln203_11_fu_18845_p2 + zext_ln203_32_fu_18926_p1);

assign add_ln203_14_fu_19136_p2 = ($signed(sub_ln203_reg_21143) + $signed(9'd2));

assign add_ln203_15_fu_19171_p2 = ($signed(sub_ln203_reg_21143) + $signed(9'd3));

assign add_ln203_16_fu_19211_p2 = ($signed(sub_ln203_reg_21143) + $signed(9'd4));

assign add_ln203_17_fu_19246_p2 = ($signed(sub_ln203_reg_21143) + $signed(9'd5));

assign add_ln203_19_fu_19645_p2 = (zext_ln203_46_fu_19635_p1 + tmp_158_fu_19638_p3);

assign add_ln203_1_fu_19964_p2 = (zext_ln203_10_fu_19948_p1 + zext_ln203_11_fu_19960_p1);

assign add_ln203_20_fu_19658_p2 = (add_ln203_19_fu_19645_p2 + zext_ln203_48_fu_19655_p1);

assign add_ln203_21_fu_19686_p2 = (tmp_158_fu_19638_p3 + zext_ln203_48_fu_19655_p1);

assign add_ln203_23_fu_20195_p2 = (zext_ln203_69_fu_20181_p1 + zext_ln203_70_fu_20191_p1);

assign add_ln203_24_fu_20044_p2 = (shl_ln203_mid1_fu_20028_p3 + zext_ln203_26_fu_20020_p1);

assign add_ln203_25_fu_20204_p2 = (add_ln203_23_fu_20195_p2 + zext_ln82_1_fu_20201_p1);

assign add_ln203_26_fu_20108_p2 = (zext_ln203_28_fu_20104_p1 + zext_ln82_fu_20024_p1);

assign add_ln203_27_fu_20118_p2 = (select_ln82_2_fu_20036_p3 + zext_ln203_29_fu_20114_p1);

assign add_ln203_28_fu_20221_p2 = (tmp_189_cast_fu_20210_p3 + zext_ln203_71_fu_20218_p1);

assign add_ln203_2_fu_20450_p2 = ($signed(trunc_ln_fu_20431_p4) + $signed(sext_ln703_fu_20440_p1));

assign add_ln203_fu_19974_p2 = (zext_ln203_12_fu_19970_p1 + shl_ln_fu_19952_p3);

assign add_ln23_fu_18493_p2 = (indvar_flatten_reg_17656 + 10'd1);

assign add_ln28_1_fu_18505_p2 = (10'd28 + ix_in_0_reg_17667);

assign add_ln28_fu_18561_p2 = (select_ln28_fu_18517_p3 + 10'd1);

assign add_ln37_fu_18965_p2 = (ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 + 10'd1);

assign add_ln41_fu_20479_p2 = (indvar_flatten323_reg_17910 + 9'd1);

assign add_ln51_fu_19317_p2 = (ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 + 8'd1);

assign add_ln54_1_fu_19532_p2 = ($signed(8'd3) + $signed(select_ln54_2_reg_21303_pp2_iter2_reg));

assign add_ln54_2_fu_19405_p2 = ($signed(8'd4) + $signed(select_ln54_2_reg_21303_pp2_iter1_reg));

assign add_ln54_3_fu_19427_p2 = ($signed(8'd5) + $signed(select_ln54_2_reg_21303_pp2_iter1_reg));

assign add_ln54_fu_19510_p2 = ($signed(8'd2) + $signed(select_ln54_2_reg_21303_pp2_iter2_reg));

assign add_ln581_fu_18655_p2 = ($signed(12'd4088) + $signed(F2_fu_18643_p2));

assign add_ln65_fu_19738_p2 = (ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 + 7'd1);

assign add_ln703_fu_20444_p2 = ($signed(sext_ln1265_fu_20427_p1) + $signed(sum_V_fu_20418_p4));

assign add_ln79_fu_19986_p2 = (indvar_flatten299_reg_17810 + 9'd1);

assign add_ln80_fu_20167_p2 = (indvar_flatten277_reg_17832 + 8'd1);

assign add_ln949_fu_20778_p2 = ($signed(14'd16360) + $signed(trunc_ln944_fu_20700_p1));

assign add_ln958_fu_20825_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_30206));

assign add_ln964_fu_20894_p2 = (select_ln964_fu_20881_p3 + sub_ln964_fu_20889_p2);

assign add_ln9_fu_20294_p2 = (indvar_flatten311_reg_17865 + 11'd1);

assign and_ln581_fu_18748_p2 = (xor_ln582_fu_18742_p2 & icmp_ln581_fu_18649_p2);

assign and_ln582_fu_18722_p2 = (xor_ln571_fu_18716_p2 & icmp_ln582_fu_18675_p2);

assign and_ln585_1_fu_18876_p2 = (icmp_ln585_reg_21066 & and_ln581_reg_21071);

assign and_ln585_fu_18760_p2 = (xor_ln585_fu_18754_p2 & and_ln581_fu_18748_p2);

assign and_ln603_fu_18786_p2 = (xor_ln581_fu_18780_p2 & icmp_ln603_fu_18691_p2);

assign and_ln82_fu_20070_p2 = (xor_ln82_fu_20058_p2 & icmp_ln81_fu_20064_p2);

assign and_ln949_fu_20792_p2 = (xor_ln949_fu_20772_p2 & p_Result_27_fu_20784_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd41];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ashr_ln586_fu_18858_p2 = $signed(man_V_2_reg_21051) >>> zext_ln586_fu_18854_p1;

assign bitcast_ln696_fu_18697_p1 = cnn_input_load_reg_21045;

assign bitcast_ln739_fu_20919_p1 = p_Result_33_fu_20907_p5;

assign cnn_input_address0 = zext_ln27_fu_18573_p1;

assign conv_1_out_0_V_address1 = zext_ln203_41_fu_19035_p1;

assign conv_1_out_1_V_address1 = zext_ln203_41_fu_19035_p1;

assign conv_1_out_2_V_address1 = zext_ln203_41_fu_19035_p1;

assign d_fu_20485_p2 = (ap_phi_mux_d_0_i_phi_fu_17925_p4 + 4'd1);

assign dense_2_bias_V_address0 = zext_ln14_fu_20328_p1;

assign dense_2_weights_V_address0 = sext_ln1117_fu_20378_p1;

assign dense_array_V_d0 = ($signed(sext_ln1265_3_fu_20612_p1) + $signed(w_sum_V_fu_20603_p4));

assign dense_out_bias_V_address0 = zext_ln48_fu_20513_p1;

assign dense_out_weights_V_address0 = zext_ln1116_29_fu_20563_p1;

assign exp_tmp_V_fu_18593_p4 = {{ireg_V_fu_18577_p1[62:52]}};

assign f_fu_20568_p2 = (select_ln48_fu_20497_p3 + 5'd1);

assign grp_conv_1_fu_18135_ap_start = grp_conv_1_fu_18135_ap_start_reg;

assign grp_conv_2_fu_17966_ap_start = grp_conv_2_fu_17966_ap_start_reg;

assign grp_dense_1_fu_18155_ap_start = grp_dense_1_fu_18155_ap_start_reg;

assign grp_flat_fu_18373_ap_start = grp_flat_fu_18373_ap_start_reg;

assign grp_fu_18541_p0 = ((icmp_ln25_fu_18511_p2[0:0] === 1'b1) ? i_fu_18499_p2 : ap_phi_mux_i_0_phi_fu_17682_p4);

assign grp_fu_18541_p1 = 5'd3;

assign grp_fu_18555_p1 = 5'd3;

assign grp_fu_19381_p0 = ((icmp_ln52_fu_19329_p2[0:0] === 1'b1) ? i_2_fu_19323_p2 : ap_phi_mux_i26_0_phi_fu_17759_p4);

assign grp_fu_19381_p1 = 4'd3;

assign grp_fu_19395_p1 = 4'd3;

assign grp_fu_20931_p0 = grp_fu_20931_p00;

assign grp_fu_20931_p00 = select_ln40_1_fu_18991_p3;

assign grp_fu_20931_p1 = 10'd26;

assign grp_fu_20931_p2 = grp_fu_20931_p20;

assign grp_fu_20931_p20 = select_ln40_fu_18983_p3;

assign grp_fu_20940_p0 = grp_fu_20940_p00;

assign grp_fu_20940_p00 = select_ln68_1_fu_19764_p3;

assign grp_fu_20940_p1 = 8'd11;

assign grp_fu_20940_p2 = grp_fu_20940_p20;

assign grp_fu_20940_p20 = select_ln68_fu_19756_p3;

assign grp_fu_20949_p1 = grp_fu_20949_p10;

assign grp_fu_20949_p10 = dense_1_out_V_q0;

assign grp_fu_20949_p2 = {{select_ln14_2_fu_20403_p3}, {8'd0}};

assign grp_fu_20959_p0 = grp_fu_20959_p00;

assign grp_fu_20959_p00 = dense_2_out_V_q0;

assign grp_fu_20959_p2 = {{select_ln48_2_fu_20588_p3}, {8'd0}};

assign grp_max_pool_1_fu_18330_ap_start = grp_max_pool_1_fu_18330_ap_start_reg;

assign grp_max_pool_2_fu_18189_ap_start = grp_max_pool_2_fu_18189_ap_start_reg;

assign grp_soft_max_fu_18318_ap_start = grp_soft_max_fu_18318_ap_start_reg;

assign i_1_fu_18971_p2 = (ap_phi_mux_i14_0_phi_fu_17726_p4 + 5'd1);

assign i_2_fu_19323_p2 = (4'd1 + ap_phi_mux_i26_0_phi_fu_17759_p4);

assign i_3_fu_19744_p2 = (ap_phi_mux_i39_0_phi_fu_17792_p4 + 4'd1);

assign i_5_fu_19992_p2 = (ap_phi_mux_i52_0_phi_fu_17825_p4 + 3'd1);

assign i_6_fu_20300_p2 = (ap_phi_mux_i_0_i_phi_fu_17880_p4 + 5'd1);

assign i_7_fu_20629_p2 = (i55_0_reg_17955 + 4'd1);

assign i_fu_18499_p2 = (5'd1 + ap_phi_mux_i_0_phi_fu_17682_p4);

assign icmp_ln119_fu_20623_p2 = ((i55_0_reg_17955 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_20389_p2 = ((j_3_fu_20383_p2 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_20306_p2 = ((ap_phi_mux_j_0_i_phi_fu_17903_p4 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_18487_p2 = ((indvar_flatten_reg_17656 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_18511_p2 = ((j_0_reg_17700 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_18959_p2 = ((ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 == 10'd676) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_18977_p2 = ((ap_phi_mux_j15_0_phi_fu_17737_p4 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_20473_p2 = ((indvar_flatten323_reg_17910 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_20574_p2 = ((f_fu_20568_p2 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_20491_p2 = ((ap_phi_mux_f_0_i_phi_fu_17948_p4 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_19311_p2 = ((ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_19329_p2 = ((ap_phi_mux_j27_0_phi_fu_17770_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_18637_p2 = ((trunc_ln556_fu_18581_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_18649_p2 = (($signed(F2_fu_18643_p2) > $signed(12'd8)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_18675_p2 = ((F2_fu_18643_p2 == 12'd8) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_18685_p2 = ((sh_amt_fu_18667_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_18691_p2 = ((sh_amt_fu_18667_p3 < 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_19732_p2 = ((ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 == 7'd121) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_19750_p2 = ((ap_phi_mux_j40_0_phi_fu_17803_p4 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_19980_p2 = ((indvar_flatten299_reg_17810 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_19998_p2 = ((indvar_flatten277_reg_17832 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_20064_p2 = ((k54_0_reg_17854 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_20640_p2 = ((prediction_V_q0 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_20752_p2 = ((p_Result_s_fu_20746_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_20720_p2 = (($signed(tmp_168_fu_20710_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_20812_p2 = (($signed(lsb_index_fu_20704_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_20288_p2 = ((indvar_flatten311_reg_17865 == 11'd1500) ? 1'b1 : 1'b0);

assign ireg_V_fu_18577_p1 = grp_fu_18403_p1;

assign j_1_fu_18567_p2 = (select_ln28_1_fu_18525_p3 + 5'd1);

assign j_2_fu_20076_p2 = (select_ln82_fu_20004_p3 + 3'd1);

assign j_3_fu_20383_p2 = (select_ln14_fu_20312_p3 + 6'd1);

assign j_4_fu_19400_p2 = (select_ln54_reg_21285 + 4'd1);

assign j_5_fu_19943_p2 = (select_ln68_reg_29787 + 4'd1);

assign j_fu_19206_p2 = (select_ln40_reg_21101 + 5'd1);

assign k_fu_20161_p2 = (select_ln82_4_fu_20088_p3 + 5'd1);


always @ (p_Result_32_fu_20678_p3) begin
    if (p_Result_32_fu_20678_p3[0] == 1'b1) begin
        l_fu_20686_p3 = 32'd0;
    end else if (p_Result_32_fu_20678_p3[1] == 1'b1) begin
        l_fu_20686_p3 = 32'd1;
    end else if (p_Result_32_fu_20678_p3[2] == 1'b1) begin
        l_fu_20686_p3 = 32'd2;
    end else if (p_Result_32_fu_20678_p3[3] == 1'b1) begin
        l_fu_20686_p3 = 32'd3;
    end else if (p_Result_32_fu_20678_p3[4] == 1'b1) begin
        l_fu_20686_p3 = 32'd4;
    end else if (p_Result_32_fu_20678_p3[5] == 1'b1) begin
        l_fu_20686_p3 = 32'd5;
    end else if (p_Result_32_fu_20678_p3[6] == 1'b1) begin
        l_fu_20686_p3 = 32'd6;
    end else if (p_Result_32_fu_20678_p3[7] == 1'b1) begin
        l_fu_20686_p3 = 32'd7;
    end else if (p_Result_32_fu_20678_p3[8] == 1'b1) begin
        l_fu_20686_p3 = 32'd8;
    end else if (p_Result_32_fu_20678_p3[9] == 1'b1) begin
        l_fu_20686_p3 = 32'd9;
    end else if (p_Result_32_fu_20678_p3[10] == 1'b1) begin
        l_fu_20686_p3 = 32'd10;
    end else if (p_Result_32_fu_20678_p3[11] == 1'b1) begin
        l_fu_20686_p3 = 32'd11;
    end else if (p_Result_32_fu_20678_p3[12] == 1'b1) begin
        l_fu_20686_p3 = 32'd12;
    end else if (p_Result_32_fu_20678_p3[13] == 1'b1) begin
        l_fu_20686_p3 = 32'd13;
    end else if (p_Result_32_fu_20678_p3[14] == 1'b1) begin
        l_fu_20686_p3 = 32'd14;
    end else if (p_Result_32_fu_20678_p3[15] == 1'b1) begin
        l_fu_20686_p3 = 32'd15;
    end else if (p_Result_32_fu_20678_p3[16] == 1'b1) begin
        l_fu_20686_p3 = 32'd16;
    end else if (p_Result_32_fu_20678_p3[17] == 1'b1) begin
        l_fu_20686_p3 = 32'd17;
    end else if (p_Result_32_fu_20678_p3[18] == 1'b1) begin
        l_fu_20686_p3 = 32'd18;
    end else if (p_Result_32_fu_20678_p3[19] == 1'b1) begin
        l_fu_20686_p3 = 32'd19;
    end else if (p_Result_32_fu_20678_p3[20] == 1'b1) begin
        l_fu_20686_p3 = 32'd20;
    end else if (p_Result_32_fu_20678_p3[21] == 1'b1) begin
        l_fu_20686_p3 = 32'd21;
    end else if (p_Result_32_fu_20678_p3[22] == 1'b1) begin
        l_fu_20686_p3 = 32'd22;
    end else if (p_Result_32_fu_20678_p3[23] == 1'b1) begin
        l_fu_20686_p3 = 32'd23;
    end else if (p_Result_32_fu_20678_p3[24] == 1'b1) begin
        l_fu_20686_p3 = 32'd24;
    end else if (p_Result_32_fu_20678_p3[25] == 1'b1) begin
        l_fu_20686_p3 = 32'd25;
    end else if (p_Result_32_fu_20678_p3[26] == 1'b1) begin
        l_fu_20686_p3 = 32'd26;
    end else if (p_Result_32_fu_20678_p3[27] == 1'b1) begin
        l_fu_20686_p3 = 32'd27;
    end else if (p_Result_32_fu_20678_p3[28] == 1'b1) begin
        l_fu_20686_p3 = 32'd28;
    end else if (p_Result_32_fu_20678_p3[29] == 1'b1) begin
        l_fu_20686_p3 = 32'd29;
    end else if (p_Result_32_fu_20678_p3[30] == 1'b1) begin
        l_fu_20686_p3 = 32'd30;
    end else if (p_Result_32_fu_20678_p3[31] == 1'b1) begin
        l_fu_20686_p3 = 32'd31;
    end else begin
        l_fu_20686_p3 = 32'd32;
    end
end

assign lsb_index_fu_20704_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_20694_p2));

assign lshr_ln947_fu_20740_p2 = 14'd16383 >> zext_ln947_fu_20736_p1;

assign lshr_ln958_fu_20830_p2 = m_fu_20822_p1 >> add_ln958_fu_20825_p2;

assign m_11_fu_20869_p1 = m_s_fu_20859_p4;

assign m_7_fu_20847_p3 = ((icmp_ln958_reg_30217[0:0] === 1'b1) ? lshr_ln958_fu_20830_p2 : shl_ln958_fu_20841_p2);

assign m_8_fu_20854_p2 = (m_7_fu_20847_p3 + or_ln_reg_30212);

assign m_fu_20822_p1 = tmp_V_9_reg_30201;

assign m_s_fu_20859_p4 = {{m_8_fu_20854_p2[31:1]}};

assign man_V_1_fu_18623_p2 = (54'd0 - p_Result_30_fu_18619_p1);

assign man_V_2_fu_18629_p3 = ((p_Result_29_fu_18585_p3[0:0] === 1'b1) ? man_V_1_fu_18623_p2 : p_Result_30_fu_18619_p1);

assign mul_ln203_8_fu_19588_p1 = mul_ln203_8_fu_19588_p10;

assign mul_ln203_8_fu_19588_p10 = select_ln54_reg_21285_pp2_iter2_reg;

assign mul_ln203_8_fu_19588_p2 = (10'd22 * mul_ln203_8_fu_19588_p1);

assign mul_ln203_fu_18910_p1 = mul_ln203_fu_18910_p10;

assign mul_ln203_fu_18910_p10 = select_ln28_1_reg_21012_pp0_iter7_reg;

assign mul_ln203_fu_18910_p2 = (12'd43 * mul_ln203_fu_18910_p1);

assign mul_ln28_fu_18799_p1 = mul_ln28_fu_18799_p10;

assign mul_ln28_fu_18799_p10 = select_ln28_2_reg_21018_pp0_iter7_reg;

assign mul_ln28_fu_18799_p2 = (12'd43 * mul_ln28_fu_18799_p1);

assign mul_ln54_fu_19452_p1 = mul_ln54_fu_19452_p10;

assign mul_ln54_fu_19452_p10 = select_ln54_1_reg_21296_pp2_iter1_reg;

assign mul_ln54_fu_19452_p2 = (10'd22 * mul_ln54_fu_19452_p1);

assign or_ln203_10_fu_19863_p2 = (tmp_160_reg_29797 | 12'd8);

assign or_ln203_11_fu_19873_p2 = (tmp_160_reg_29797 | 12'd9);

assign or_ln203_12_fu_19883_p2 = (tmp_160_reg_29797 | 12'd10);

assign or_ln203_13_fu_19893_p2 = (tmp_160_reg_29797 | 12'd11);

assign or_ln203_14_fu_19903_p2 = (tmp_160_reg_29797 | 12'd12);

assign or_ln203_15_fu_19913_p2 = (tmp_160_reg_29797 | 12'd13);

assign or_ln203_16_fu_19923_p2 = (tmp_160_reg_29797 | 12'd14);

assign or_ln203_17_fu_19933_p2 = (tmp_160_reg_29797 | 12'd15);

assign or_ln203_1_fu_19027_p3 = {{1'd0}, {or_ln203_2_fu_19021_p2}};

assign or_ln203_2_fu_19021_p2 = (tmp_155_fu_19007_p3 | 11'd1);

assign or_ln203_3_fu_19792_p2 = (tmp_160_fu_19780_p3 | 12'd1);

assign or_ln203_4_fu_19803_p2 = (tmp_160_reg_29797 | 12'd2);

assign or_ln203_5_fu_19813_p2 = (tmp_160_reg_29797 | 12'd3);

assign or_ln203_6_fu_19823_p2 = (tmp_160_reg_29797 | 12'd4);

assign or_ln203_7_fu_19833_p2 = (tmp_160_reg_29797 | 12'd5);

assign or_ln203_8_fu_19843_p2 = (tmp_160_reg_29797 | 12'd6);

assign or_ln203_9_fu_19853_p2 = (tmp_160_reg_29797 | 12'd7);

assign or_ln203_fu_19100_p2 = (sub_ln203_fu_19064_p2 | 9'd1);

assign or_ln54_fu_19484_p2 = (select_ln54_2_reg_21303_pp2_iter1_reg | 8'd1);

assign or_ln581_fu_18774_p2 = (or_ln582_fu_18736_p2 | icmp_ln581_fu_18649_p2);

assign or_ln582_fu_18736_p2 = (icmp_ln582_fu_18675_p2 | icmp_ln571_fu_18637_p2);

assign or_ln82_fu_20082_p2 = (icmp_ln80_fu_19998_p2 | and_ln82_fu_20070_p2);

assign or_ln949_fu_20798_p2 = (and_ln949_fu_20792_p2 | a_fu_20758_p2);

assign or_ln_fu_20804_p3 = {{31'd0}, {or_ln949_fu_20798_p2}};

integer ap_tvar_int_0;

always @ (tmp_V_9_fu_20660_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_13_fu_20668_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_13_fu_20668_p4[ap_tvar_int_0] = tmp_V_9_fu_20660_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_Result_27_fu_20784_p3 = tmp_V_9_fu_20660_p3[add_ln949_fu_20778_p2];

assign p_Result_29_fu_18585_p3 = ireg_V_fu_18577_p1[32'd63];

assign p_Result_30_fu_18619_p1 = tmp_2_fu_18611_p3;

assign p_Result_31_fu_20646_p3 = prediction_V_q0[32'd13];

assign p_Result_32_fu_20678_p3 = {{18'd262143}, {p_Result_13_fu_20668_p4}};

assign p_Result_33_fu_20907_p5 = {{tmp_10_fu_20900_p3}, {m_11_fu_20869_p1[22:0]}};

assign p_Result_s_fu_20746_p2 = (tmp_V_9_fu_20660_p3 & lshr_ln947_fu_20740_p2);

assign prediction_output_address0 = zext_ln120_reg_30181;

assign prediction_output_d0 = ((icmp_ln935_reg_30191[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_20919_p1);

assign select_ln14_1_fu_20320_p3 = ((icmp_ln13_fu_20306_p2[0:0] === 1'b1) ? i_6_fu_20300_p2 : ap_phi_mux_i_0_i_phi_fu_17880_p4);

assign select_ln14_2_fu_20403_p3 = ((icmp_ln13_reg_30076[0:0] === 1'b1) ? 14'd0 : p_Val2_18_reg_17887);

assign select_ln14_fu_20312_p3 = ((icmp_ln13_fu_20306_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j_0_i_phi_fu_17903_p4);

assign select_ln19_fu_20464_p3 = ((tmp_164_fu_20456_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_2_fu_20450_p2);

assign select_ln23_fu_18547_p3 = ((icmp_ln25_fu_18511_p2[0:0] === 1'b1) ? add_ln28_1_fu_18505_p2 : ix_in_0_reg_17667);

assign select_ln28_1_fu_18525_p3 = ((icmp_ln25_fu_18511_p2[0:0] === 1'b1) ? 5'd0 : j_0_reg_17700);

assign select_ln28_2_fu_18533_p3 = ((icmp_ln25_fu_18511_p2[0:0] === 1'b1) ? i_fu_18499_p2 : ap_phi_mux_i_0_phi_fu_17682_p4);

assign select_ln28_fu_18517_p3 = ((icmp_ln25_fu_18511_p2[0:0] === 1'b1) ? add_ln28_1_fu_18505_p2 : ix_in_1_reg_17689);

assign select_ln40_1_fu_18991_p3 = ((icmp_ln38_fu_18977_p2[0:0] === 1'b1) ? i_1_fu_18971_p2 : ap_phi_mux_i14_0_phi_fu_17726_p4);

assign select_ln40_fu_18983_p3 = ((icmp_ln38_fu_18977_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j15_0_phi_fu_17737_p4);

assign select_ln48_1_fu_20505_p3 = ((icmp_ln46_fu_20491_p2[0:0] === 1'b1) ? d_fu_20485_p2 : ap_phi_mux_d_0_i_phi_fu_17925_p4);

assign select_ln48_2_fu_20588_p3 = ((icmp_ln46_reg_30129[0:0] === 1'b1) ? 14'd0 : p_Val2_21_reg_17932);

assign select_ln48_fu_20497_p3 = ((icmp_ln46_fu_20491_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_f_0_i_phi_fu_17948_p4);

assign select_ln54_1_fu_19373_p3 = ((icmp_ln52_fu_19329_p2[0:0] === 1'b1) ? i_2_fu_19323_p2 : ap_phi_mux_i26_0_phi_fu_17759_p4);

assign select_ln54_2_fu_19387_p3 = ((icmp_ln52_fu_19329_p2[0:0] === 1'b1) ? sub_ln203_2_fu_19367_p2 : sub_ln203_1_fu_19305_p2);

assign select_ln54_fu_19335_p3 = ((icmp_ln52_fu_19329_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j27_0_phi_fu_17770_p4);

assign select_ln582_fu_18728_p3 = ((and_ln582_fu_18722_p2[0:0] === 1'b1) ? trunc_ln583_fu_18681_p1 : 14'd0);

assign select_ln585_1_fu_18880_p3 = ((and_ln585_1_fu_18876_p2[0:0] === 1'b1) ? trunc_ln586_fu_18863_p1 : select_ln585_reg_21076);

assign select_ln585_fu_18766_p3 = ((and_ln585_fu_18760_p2[0:0] === 1'b1) ? select_ln588_fu_18708_p3 : select_ln582_fu_18728_p3);

assign select_ln588_fu_18708_p3 = ((tmp_fu_18700_p3[0:0] === 1'b1) ? 14'd16383 : 14'd0);

assign select_ln603_fu_18887_p3 = ((and_ln603_reg_21081[0:0] === 1'b1) ? shl_ln604_fu_18871_p2 : select_ln585_1_fu_18880_p3);

assign select_ln68_1_fu_19764_p3 = ((icmp_ln66_fu_19750_p2[0:0] === 1'b1) ? i_3_fu_19744_p2 : ap_phi_mux_i39_0_phi_fu_17792_p4);

assign select_ln68_fu_19756_p3 = ((icmp_ln66_fu_19750_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j40_0_phi_fu_17803_p4);

assign select_ln80_fu_20173_p3 = ((icmp_ln80_fu_19998_p2[0:0] === 1'b1) ? 8'd1 : add_ln80_fu_20167_p2);

assign select_ln82_1_fu_20012_p3 = ((icmp_ln80_fu_19998_p2[0:0] === 1'b1) ? i_5_fu_19992_p2 : ap_phi_mux_i52_0_phi_fu_17825_p4);

assign select_ln82_2_fu_20036_p3 = ((icmp_ln80_fu_19998_p2[0:0] === 1'b1) ? shl_ln203_mid1_fu_20028_p3 : shl_ln_fu_19952_p3);

assign select_ln82_3_fu_20050_p3 = ((icmp_ln80_fu_19998_p2[0:0] === 1'b1) ? add_ln203_24_fu_20044_p2 : add_ln203_fu_19974_p2);

assign select_ln82_4_fu_20088_p3 = ((or_ln82_fu_20082_p2[0:0] === 1'b1) ? 5'd0 : k54_0_reg_17854);

assign select_ln82_5_fu_20096_p3 = ((and_ln82_fu_20070_p2[0:0] === 1'b1) ? j_2_fu_20076_p2 : select_ln82_fu_20004_p3);

assign select_ln82_6_fu_20124_p3 = ((and_ln82_fu_20070_p2[0:0] === 1'b1) ? add_ln203_27_fu_20118_p2 : select_ln82_3_fu_20050_p3);

assign select_ln82_fu_20004_p3 = ((icmp_ln80_fu_19998_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_j53_0_phi_fu_17847_p4);

assign select_ln964_fu_20881_p3 = ((tmp_170_fu_20873_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_20378_p1 = $signed(add_ln1117_fu_20372_p2);

assign sext_ln1265_3_fu_20612_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_20427_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_20427_p1 = sext_ln1265_fu_20427_p0;

assign sext_ln203_1_fu_19141_p1 = $signed(add_ln203_14_fu_19136_p2);

assign sext_ln203_2_fu_19176_p1 = $signed(add_ln203_15_fu_19171_p2);

assign sext_ln203_3_fu_19216_p1 = $signed(add_ln203_16_fu_19211_p2);

assign sext_ln203_4_fu_19251_p1 = $signed(add_ln203_17_fu_19246_p2);

assign sext_ln203_fu_19070_p1 = sub_ln203_fu_19064_p2;

assign sext_ln54_1_fu_19515_p1 = $signed(add_ln54_fu_19510_p2);

assign sext_ln54_2_fu_19537_p1 = $signed(add_ln54_1_fu_19532_p2);

assign sext_ln54_3_fu_19410_p1 = $signed(add_ln54_2_fu_19405_p2);

assign sext_ln54_4_fu_19432_p1 = $signed(add_ln54_3_fu_19427_p2);

assign sext_ln54_fu_19468_p1 = select_ln54_2_reg_21303_pp2_iter1_reg;

assign sext_ln581_fu_18851_p1 = sh_amt_reg_21056;

assign sext_ln581cast_fu_18867_p1 = sext_ln581_fu_18851_p1[13:0];

assign sext_ln703_fu_20440_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_20440_p1 = sext_ln703_fu_20440_p0;

assign sh_amt_fu_18667_p3 = ((icmp_ln581_fu_18649_p2[0:0] === 1'b1) ? add_ln581_fu_18655_p2 : sub_ln581_fu_18661_p2);

assign shl_ln203_mid1_fu_20028_p3 = {{i_5_fu_19992_p2}, {2'd0}};

assign shl_ln604_fu_18871_p2 = trunc_ln583_reg_21061 << sext_ln581cast_fu_18867_p1;

assign shl_ln958_fu_20841_p2 = m_fu_20822_p1 << sub_ln958_fu_20836_p2;

assign shl_ln_fu_19952_p3 = {{ap_phi_mux_i52_0_phi_fu_17825_p4}, {2'd0}};

assign sub_ln1117_fu_20366_p2 = (zext_ln1117_fu_20350_p1 - zext_ln1117_158_fu_20362_p1);

assign sub_ln203_1_fu_19305_p2 = (zext_ln203_42_fu_19289_p1 - zext_ln203_43_fu_19301_p1);

assign sub_ln203_2_fu_19367_p2 = (zext_ln203_44_fu_19351_p1 - zext_ln203_45_fu_19363_p1);

assign sub_ln203_fu_19064_p2 = (zext_ln203_36_fu_19049_p1 - zext_ln203_37_fu_19060_p1);

assign sub_ln581_fu_18661_p2 = (12'd8 - F2_fu_18643_p2);

assign sub_ln944_fu_20694_p2 = (32'd14 - l_fu_20686_p3);

assign sub_ln947_fu_20730_p2 = (4'd7 - trunc_ln947_fu_20726_p1);

assign sub_ln958_fu_20836_p2 = (32'd25 - sub_ln944_reg_30206);

assign sub_ln964_fu_20889_p2 = (8'd6 - trunc_ln943_reg_30222);

assign sum_V_fu_20418_p4 = {{grp_fu_20949_p3[21:8]}};

assign tmp_10_fu_20900_p3 = {{p_Result_31_reg_30196}, {add_ln964_fu_20894_p2}};

assign tmp_148_fu_18819_p3 = {{zext_ln203_7_mid2_v_fu_18805_p4}, {3'd0}};

assign tmp_149_fu_18827_p3 = {{zext_ln203_7_mid2_v_fu_18805_p4}, {1'd0}};

assign tmp_150_fu_19042_p3 = {{select_ln40_1_reg_21106}, {3'd0}};

assign tmp_151_fu_19053_p3 = {{select_ln40_1_reg_21106}, {1'd0}};

assign tmp_152_fu_19281_p3 = {{ap_phi_mux_i26_0_phi_fu_17759_p4}, {3'd0}};

assign tmp_153_fu_19293_p3 = {{ap_phi_mux_i26_0_phi_fu_17759_p4}, {1'd0}};

assign tmp_154_fu_18916_p4 = {{mul_ln203_fu_18910_p2[11:7]}};

assign tmp_155_fu_19007_p3 = {{grp_fu_20931_p3}, {1'd0}};

assign tmp_156_fu_19343_p3 = {{i_2_fu_19323_p2}, {3'd0}};

assign tmp_157_fu_19355_p3 = {{i_2_fu_19323_p2}, {1'd0}};

assign tmp_158_fu_19638_p3 = {{zext_ln203_mid2_v_reg_21448}, {2'd0}};

assign tmp_160_fu_19780_p3 = {{grp_fu_20940_p3}, {4'd0}};

assign tmp_161_fu_20184_p3 = {{select_ln82_1_reg_29909}, {2'd0}};

assign tmp_162_fu_20342_p3 = {{select_ln14_fu_20312_p3}, {5'd0}};

assign tmp_163_fu_20354_p3 = {{select_ln14_fu_20312_p3}, {1'd0}};

assign tmp_164_fu_20456_p3 = add_ln703_fu_20444_p2[32'd13];

assign tmp_165_fu_20527_p3 = {{select_ln48_fu_20497_p3}, {3'd0}};

assign tmp_166_fu_20539_p3 = {{select_ln48_fu_20497_p3}, {1'd0}};

assign tmp_168_fu_20710_p4 = {{lsb_index_fu_20704_p2[31:1]}};

assign tmp_169_fu_20764_p3 = lsb_index_fu_20704_p2[32'd31];

assign tmp_170_fu_20873_p3 = m_8_fu_20854_p2[32'd25];

assign tmp_189_cast_fu_20210_p3 = {{add_ln203_25_fu_20204_p2}, {4'd0}};

assign tmp_2_fu_18611_p3 = {{1'd1}, {trunc_ln565_fu_18607_p1}};

assign tmp_V_9_fu_20660_p3 = ((p_Result_31_fu_20646_p3[0:0] === 1'b1) ? tmp_V_fu_20654_p2 : prediction_V_q0);

assign tmp_V_fu_20654_p2 = (14'd0 - prediction_V_q0);

assign tmp_fu_18700_p3 = bitcast_ln696_fu_18697_p1[32'd31];

assign trunc_ln203_1_fu_19651_p1 = grp_fu_19395_p2[2:0];

assign trunc_ln203_fu_18903_p1 = grp_fu_18555_p2[2:0];

assign trunc_ln28_fu_18792_p1 = grp_fu_18541_p2[2:0];

assign trunc_ln54_fu_19506_p1 = grp_fu_19381_p2[2:0];

assign trunc_ln556_fu_18581_p1 = ireg_V_fu_18577_p1[62:0];

assign trunc_ln565_fu_18607_p1 = ireg_V_fu_18577_p1[51:0];

assign trunc_ln583_fu_18681_p1 = man_V_2_fu_18629_p3[13:0];

assign trunc_ln586_fu_18863_p1 = ashr_ln586_fu_18858_p2[13:0];

assign trunc_ln943_fu_20818_p1 = l_fu_20686_p3[7:0];

assign trunc_ln944_fu_20700_p1 = sub_ln944_fu_20694_p2[13:0];

assign trunc_ln947_fu_20726_p1 = sub_ln944_fu_20694_p2[3:0];

assign trunc_ln_fu_20431_p4 = {{grp_fu_20949_p3[20:8]}};

assign w_sum_V_fu_20603_p4 = {{grp_fu_20959_p3[21:8]}};

assign xor_ln571_fu_18716_p2 = (icmp_ln571_fu_18637_p2 ^ 1'd1);

assign xor_ln581_fu_18780_p2 = (or_ln581_fu_18774_p2 ^ 1'd1);

assign xor_ln582_fu_18742_p2 = (or_ln582_fu_18736_p2 ^ 1'd1);

assign xor_ln585_fu_18754_p2 = (icmp_ln585_fu_18685_p2 ^ 1'd1);

assign xor_ln82_fu_20058_p2 = (icmp_ln80_fu_19998_p2 ^ 1'd1);

assign xor_ln949_fu_20772_p2 = (tmp_169_fu_20764_p3 ^ 1'd1);

assign zext_ln1116_28_fu_20547_p1 = tmp_166_fu_20539_p3;

assign zext_ln1116_29_fu_20563_p1 = add_ln1116_18_fu_20557_p2;

assign zext_ln1116_fu_20535_p1 = tmp_165_fu_20527_p3;

assign zext_ln1117_158_fu_20362_p1 = tmp_163_fu_20354_p3;

assign zext_ln1117_fu_20350_p1 = tmp_162_fu_20342_p3;

assign zext_ln120_fu_20635_p1 = i55_0_reg_17955;

assign zext_ln13_fu_20333_p1 = select_ln14_1_fu_20320_p3;

assign zext_ln14_1_fu_20337_p1 = select_ln14_fu_20312_p3;

assign zext_ln14_fu_20328_p1 = select_ln14_1_fu_20320_p3;

assign zext_ln203_10_fu_19948_p1 = ap_phi_mux_i52_0_phi_fu_17825_p4;

assign zext_ln203_11_fu_19960_p1 = ap_phi_mux_j53_0_phi_fu_17847_p4;

assign zext_ln203_12_fu_19970_p1 = add_ln203_1_fu_19964_p2;

assign zext_ln203_26_fu_20020_p1 = i_5_fu_19992_p2;

assign zext_ln203_28_fu_20104_p1 = j_2_fu_20076_p2;

assign zext_ln203_29_fu_20114_p1 = add_ln203_26_fu_20108_p2;

assign zext_ln203_30_fu_18835_p1 = tmp_149_fu_18827_p3;

assign zext_ln203_32_fu_18926_p1 = tmp_154_fu_18916_p4;

assign zext_ln203_33_fu_18936_p1 = add_ln203_12_fu_18930_p2;

assign zext_ln203_34_fu_18949_p1 = add_ln203_13_fu_18943_p2;

assign zext_ln203_36_fu_19049_p1 = tmp_150_fu_19042_p3;

assign zext_ln203_37_fu_19060_p1 = tmp_151_fu_19053_p3;

assign zext_ln203_38_fu_19106_p1 = or_ln203_fu_19100_p2;

assign zext_ln203_40_fu_19014_p1 = tmp_155_fu_19007_p3;

assign zext_ln203_41_fu_19035_p1 = or_ln203_1_fu_19027_p3;

assign zext_ln203_42_fu_19289_p1 = tmp_152_fu_19281_p3;

assign zext_ln203_43_fu_19301_p1 = tmp_153_fu_19293_p3;

assign zext_ln203_44_fu_19351_p1 = tmp_156_fu_19343_p3;

assign zext_ln203_45_fu_19363_p1 = tmp_157_fu_19355_p3;

assign zext_ln203_46_fu_19635_p1 = zext_ln203_mid2_v_reg_21448;

assign zext_ln203_48_fu_19655_p1 = tmp_159_reg_21757;

assign zext_ln203_49_fu_19664_p1 = add_ln203_20_fu_19658_p2;

assign zext_ln203_50_fu_19692_p1 = add_ln203_21_fu_19686_p2;

assign zext_ln203_53_fu_19787_p1 = tmp_160_fu_19780_p3;

assign zext_ln203_54_fu_19798_p1 = or_ln203_3_fu_19792_p2;

assign zext_ln203_55_fu_19808_p1 = or_ln203_4_fu_19803_p2;

assign zext_ln203_56_fu_19818_p1 = or_ln203_5_fu_19813_p2;

assign zext_ln203_57_fu_19828_p1 = or_ln203_6_fu_19823_p2;

assign zext_ln203_58_fu_19838_p1 = or_ln203_7_fu_19833_p2;

assign zext_ln203_59_fu_19848_p1 = or_ln203_8_fu_19843_p2;

assign zext_ln203_60_fu_19858_p1 = or_ln203_9_fu_19853_p2;

assign zext_ln203_61_fu_19868_p1 = or_ln203_10_fu_19863_p2;

assign zext_ln203_62_fu_19878_p1 = or_ln203_11_fu_19873_p2;

assign zext_ln203_63_fu_19888_p1 = or_ln203_12_fu_19883_p2;

assign zext_ln203_64_fu_19898_p1 = or_ln203_13_fu_19893_p2;

assign zext_ln203_65_fu_19908_p1 = or_ln203_14_fu_19903_p2;

assign zext_ln203_66_fu_19918_p1 = or_ln203_15_fu_19913_p2;

assign zext_ln203_67_fu_19928_p1 = or_ln203_16_fu_19923_p2;

assign zext_ln203_68_fu_19938_p1 = or_ln203_17_fu_19933_p2;

assign zext_ln203_69_fu_20181_p1 = select_ln82_1_reg_29909;

assign zext_ln203_70_fu_20191_p1 = tmp_161_fu_20184_p3;

assign zext_ln203_71_fu_20218_p1 = select_ln82_4_reg_29916;

assign zext_ln203_72_fu_20227_p1 = add_ln203_28_fu_20221_p2;

assign zext_ln203_7_mid2_v_fu_18805_p4 = {{mul_ln28_fu_18799_p2[11:7]}};

assign zext_ln203_fu_18815_p1 = zext_ln203_7_mid2_v_fu_18805_p4;

assign zext_ln27_fu_18573_p1 = select_ln28_reg_21007_pp0_iter4_reg;

assign zext_ln461_fu_18603_p1 = exp_tmp_V_fu_18593_p4;

assign zext_ln47_fu_20518_p1 = select_ln48_1_fu_20505_p3;

assign zext_ln48_1_fu_20522_p1 = select_ln48_fu_20497_p3;

assign zext_ln48_fu_20513_p1 = select_ln48_1_fu_20505_p3;

assign zext_ln54_1_fu_19489_p1 = or_ln54_fu_19484_p2;

assign zext_ln586_fu_18854_p1 = $unsigned(sext_ln581_fu_18851_p1);

assign zext_ln82_1_fu_20201_p1 = select_ln82_5_reg_29921;

assign zext_ln82_2_fu_20132_p1 = select_ln82_4_fu_20088_p3;

assign zext_ln82_fu_20024_p1 = select_ln82_1_fu_20012_p3;

assign zext_ln947_fu_20736_p1 = sub_ln947_fu_20730_p2;

always @ (posedge ap_clk) begin
    sub_ln203_reg_21143[0] <= 1'b0;
    select_ln54_2_reg_21303[0] <= 1'b0;
    select_ln54_2_reg_21303_pp2_iter1_reg[0] <= 1'b0;
    select_ln54_2_reg_21303_pp2_iter2_reg[0] <= 1'b0;
    tmp_160_reg_29797[3:0] <= 4'b0000;
    zext_ln14_reg_30086[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln48_reg_30139[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln120_reg_30181[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_30212[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
