{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618540275656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618540275662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:31:15 2021 " "Processing started: Fri Apr 16 10:31:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618540275662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540275662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540275662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618540276215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618540276215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_all.v 3 3 " "Found 3 design units, including 3 entities, in source file clock_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_all " "Found entity 1: clock_all" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286153 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_10 " "Found entity 2: divider_10" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286153 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider_50 " "Found entity 3: divider_50" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540286153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_timer " "Found entity 1: clock_timer" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540286156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 2 2 " "Found 2 design units, including 2 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286160 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG7_LUT " "Found entity 2: SEG7_LUT" {  } { { "SEG7_LUT_8.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/SEG7_LUT_8.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540286160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_4 " "Found entity 1: demux1_4" {  } { { "demux1_4.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/demux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540286164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540286168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t1.v 1 1 " "Using design file t1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540286236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618540286236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1 " "Elaborating entity \"t1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618540286238 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG t1.v(52) " "Output port \"LEDG\" at t1.v(52) has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618540286241 "|t1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..2\] t1.v(53) " "Output port \"LEDR\[17..2\]\" at t1.v(53) has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618540286241 "|t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_all clock_all:uc " "Elaborating entity \"clock_all\" for hierarchy \"clock_all:uc\"" {  } { { "t1.v" "uc" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50 clock_all:uc\|divider_50:clk0 " "Elaborating entity \"divider_50\" for hierarchy \"clock_all:uc\|divider_50:clk0\"" {  } { { "clock_all.v" "clk0" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_all.v(92) " "Verilog HDL assignment warning at clock_all.v(92): truncated value with size 32 to match size of target (6)" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286256 "|t1|clock_all:uc|divider_50:clk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_10 clock_all:uc\|divider_10:clk1 " "Elaborating entity \"divider_10\" for hierarchy \"clock_all:uc\|divider_10:clk1\"" {  } { { "clock_all.v" "clk1" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_all.v(72) " "Verilog HDL assignment warning at clock_all.v(72): truncated value with size 32 to match size of target (4)" {  } { { "clock_all.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_all.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286258 "|t1|clock_all:uc|divider_10:clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_timer clock_timer:utimer " "Elaborating entity \"clock_timer\" for hierarchy \"clock_timer:utimer\"" {  } { { "t1.v" "utimer" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(15) " "Verilog HDL assignment warning at clock_timer.v(15): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(16) " "Verilog HDL assignment warning at clock_timer.v(16): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(18) " "Verilog HDL assignment warning at clock_timer.v(18): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(19) " "Verilog HDL assignment warning at clock_timer.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(21) " "Verilog HDL assignment warning at clock_timer.v(21): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(22) " "Verilog HDL assignment warning at clock_timer.v(22): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(24) " "Verilog HDL assignment warning at clock_timer.v(24): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_timer.v(25) " "Verilog HDL assignment warning at clock_timer.v(25): truncated value with size 32 to match size of target (4)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_timer.v(54) " "Verilog HDL assignment warning at clock_timer.v(54): truncated value with size 32 to match size of target (8)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_timer.v(60) " "Verilog HDL assignment warning at clock_timer.v(60): truncated value with size 32 to match size of target (8)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_timer.v(64) " "Verilog HDL assignment warning at clock_timer.v(64): truncated value with size 32 to match size of target (8)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_timer.v(68) " "Verilog HDL assignment warning at clock_timer.v(68): truncated value with size 32 to match size of target (8)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_timer.v(73) " "Verilog HDL assignment warning at clock_timer.v(73): truncated value with size 32 to match size of target (8)" {  } { { "clock_timer.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/clock_timer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618540286263 "|t1|clock_timer:utimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:useg " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:useg\"" {  } { { "t1.v" "useg" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:useg\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:useg\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/SEG7_LUT_8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:ucount " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:ucount\"" {  } { { "t1.v" "ucount" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s0 mux4_1.v(12) " "Verilog HDL Always Construct warning at mux4_1.v(12): variable \"s0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4_1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/mux4_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618540286272 "|t1|mux4_1:ucount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_4 demux1_4:udemux " "Elaborating entity \"demux1_4\" for hierarchy \"demux1_4:udemux\"" {  } { { "t1.v" "udemux" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540286281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618540286695 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618540286700 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1618540286700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618540286725 "|t1|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618540286725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618540286813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618540287370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540287370 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618540287407 "|t1|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618540287407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618540287408 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618540287408 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1618540287408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618540287408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618540287408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618540287429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:31:27 2021 " "Processing ended: Fri Apr 16 10:31:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618540287429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618540287429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618540287429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540287429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618540288666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618540288672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:31:28 2021 " "Processing started: Fri Apr 16 10:31:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618540288672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618540288672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t1 -c t1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618540288672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1618540288805 ""}
{ "Info" "0" "" "Project  = t1" {  } {  } 0 0 "Project  = t1" 0 0 "Fitter" 0 0 1618540288806 ""}
{ "Info" "0" "" "Revision = t1" {  } {  } 0 0 "Revision = t1" 0 0 "Fitter" 0 0 1618540288806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618540288870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618540288871 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "t1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"t1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618540288879 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1618540288941 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1618540288941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618540289268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618540289276 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618540289574 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618540289574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618540289577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618540289577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618540289577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618540289577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618540289577 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618540289577 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618540289580 ""}
{ "Info" "ISTA_SDC_FOUND" "t1.SDC " "Reading SDC File: 't1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618540290741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1618540290743 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1618540290746 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1618540290746 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618540290746 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618540290746 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618540290746 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618540290746 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618540290746 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1618540290746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618540290764 ""}  } { { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618540290764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618540291041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618540291041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618540291041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618540291042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618540291043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618540291044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618540291044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618540291044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618540291044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618540291045 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618540291045 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618540291226 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618540291229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618540293909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618540294029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618540294068 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618540294825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618540294825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618540295109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618540298363 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618540298363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618540298593 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1618540298593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618540298593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618540298595 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618540298711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618540298724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618540298994 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618540298994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618540299247 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618540299687 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "61 Cyclone IV E " "61 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618540300131 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1618540300131 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "t1.v" "" { Text "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/kkldream/Desktop/FPGA/week8/t1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618540300135 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1618540300135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.fit.smsg " "Generated suppressed messages file D:/Users/kkldream/Desktop/FPGA/week8/t1/t1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618540300215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5685 " "Peak virtual memory: 5685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618540300484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:31:40 2021 " "Processing ended: Fri Apr 16 10:31:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618540300484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618540300484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618540300484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618540300484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618540301565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618540301570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:31:41 2021 " "Processing started: Fri Apr 16 10:31:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618540301570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618540301570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off t1 -c t1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618540301570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618540301871 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618540304478 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618540304580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618540304830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:31:44 2021 " "Processing ended: Fri Apr 16 10:31:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618540304830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618540304830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618540304830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618540304830 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618540305477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618540306089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618540306095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:31:45 2021 " "Processing started: Fri Apr 16 10:31:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618540306095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta t1 -c t1 " "Command: quartus_sta t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1618540306235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306563 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540306618 ""}
{ "Info" "ISTA_SDC_FOUND" "t1.SDC " "Reading SDC File: 't1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307053 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1618540307054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618540307061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.793 " "Worst-case setup slack is 14.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.793               0.000 CLOCK_50  " "   14.793               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.685 " "Worst-case minimum pulse width slack is 9.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 CLOCK_50  " "    9.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307096 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618540307115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.192 " "Worst-case setup slack is 15.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.192               0.000 CLOCK_50  " "   15.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.690 " "Worst-case minimum pulse width slack is 9.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 CLOCK_50  " "    9.690               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307462 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1618540307481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.415 " "Worst-case setup slack is 17.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.415               0.000 CLOCK_50  " "   17.415               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK_50  " "    0.183               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 CLOCK_50  " "    9.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618540307579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540307579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540308041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540308043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618540308114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:31:48 2021 " "Processing ended: Fri Apr 16 10:31:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618540308114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618540308114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618540308114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540308114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1618540308817 ""}
