
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024745    0.000721    0.125842 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002515    0.022578    0.163648    0.289490 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022578    0.000176    0.289667 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009349    0.057232    0.375954    0.665620 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057232    0.000384    0.666004 ^ fanout76/A (sg13g2_buf_8)
     7    0.051346    0.038786    0.092685    0.758689 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.039555    0.004198    0.762887 ^ fanout75/A (sg13g2_buf_8)
     8    0.046961    0.036037    0.081605    0.844492 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.036887    0.003879    0.848371 ^ _226_/B (sg13g2_xor2_1)
     3    0.015783    0.153235    0.166956    1.015328 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.153244    0.000968    1.016295 ^ _240_/B (sg13g2_nand2_1)
     3    0.016905    0.120444    0.152844    1.169139 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.120468    0.001620    1.170759 v _266_/C (sg13g2_and3_1)
     1    0.003878    0.026662    0.123276    1.294034 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.026662    0.000155    1.294189 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004263    0.081684    0.084561    1.378750 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081684    0.000173    1.378923 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005312    0.059414    0.083205    1.462128 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059415    0.000363    1.462491 v _273_/A (sg13g2_nor2_1)
     1    0.005450    0.068795    0.080989    1.543479 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.068796    0.000357    1.543836 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.007065    0.071555    0.082951    1.626787 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.071556    0.000496    1.627284 v output15/A (sg13g2_buf_2)
     1    0.053411    0.091235    0.152705    1.779989 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091551    0.004112    1.784101 v sine_out[1] (out)
                                              1.784101   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.784101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065899   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
