Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/tb_isim_beh.exe -prj C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/../vhd/multi_it.vhd" into library work
Parsing VHDL file "C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/../vhd/uc.vhd" into library work
Parsing VHDL file "C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/../vhd/cd.vhd" into library work
Parsing VHDL file "C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/../vhd/mult_ieee754.vhd" into library work
Parsing VHDL file "C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/../vhd/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity multi_it [multi_it_default]
Compiling architecture behavioral of entity cd [cd_default]
Compiling architecture behavioral of entity uc [uc_default]
Compiling architecture struct of entity mult_ieee754 [mult_ieee754_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/BorjaAday/Desktop/Programas de Desarrollo/ISE/Ptactica6/tb_isim_beh.exe
Fuse Memory Usage: 34956 KB
Fuse CPU Usage: 546 ms
