Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6ae5283d00f7499b846dfc80f6b7e7b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot num4_tb_behav xil_defaultlib.num4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.num4 [num4_default]
Compiling architecture behavioral of entity xil_defaultlib.num4_tb
Built simulation snapshot num4_tb_behav
