--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vfx30t,ff665,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.152ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack:                  11.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y19.A6      net (fanout=3)        1.380   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y19.A       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y15.SR      net (fanout=3)        0.646   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y15.CLK     Tsrck                 0.547   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.091ns logic, 2.026ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack:                  11.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y19.A6      net (fanout=3)        1.380   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y19.A       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y15.SR      net (fanout=3)        0.646   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y15.CLK     Tsrck                 0.547   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.091ns logic, 2.026ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack:                  11.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y19.A6      net (fanout=3)        1.380   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y19.A       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X29Y15.SR      net (fanout=3)        0.646   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X29Y15.CLK     Tsrck                 0.545   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.089ns logic, 2.026ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.870ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X41Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack:                  14.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y21.A4      net (fanout=3)        0.359   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X41Y21.CLK     Tas                   0.026   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X12Y32.SR), 2 paths
--------------------------------------------------------------------------------
Delay:                  3.521ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X12Y32.SR      net (fanout=3)        0.962   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X12Y32.CLK     Tsrck                 0.541   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (2.524ns logic, 0.962ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Delay:                  3.520ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X12Y32.SR      net (fanout=3)        0.962   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X12Y32.CLK     Tsrck                 0.541   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (2.523ns logic, 0.962ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X4Y33.SR), 2 paths
--------------------------------------------------------------------------------
Delay:                  3.422ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.857   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.547   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (2.530ns logic, 0.857ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Delay:                  3.421ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.857   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.547   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (2.529ns logic, 0.857ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X4Y33.SR), 2 paths
--------------------------------------------------------------------------------
Delay:                  3.420ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.857   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.545   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (2.528ns logic, 0.857ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Delay:                  3.419ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.857   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.545   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (2.527ns logic, 0.857ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X24Y62.B4), 1 path
--------------------------------------------------------------------------------
Delay:                  3.237ns (data path)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      3.237ns (Levels of Logic = 0)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BQ       Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y62.B4      net (fanout=20)       2.787   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.450ns logic, 2.787ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X24Y62.A4), 1 path
--------------------------------------------------------------------------------
Delay:                  3.234ns (data path)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      3.234ns (Levels of Logic = 0)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BQ       Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y62.A4      net (fanout=20)       2.784   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.450ns logic, 2.784ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X6Y17.D4), 5 paths
--------------------------------------------------------------------------------
Delay:                  3.172ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.471   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X6Y22.C3       net (fanout=2)        1.268   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X6Y22.CMUX     Tilo                  0.392   EMAC_0/rate_counter_1/ucnt_cmp_eq000072
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.D4       net (fanout=1)        0.822   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.CLK      Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.047ns logic, 2.090ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay:                  2.528ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X6Y22.D2       net (fanout=2)        0.648   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X6Y22.CMUX     Topdc                 0.389   EMAC_0/rate_counter_1/ucnt_cmp_eq000072
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.D4       net (fanout=1)        0.822   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.CLK      Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.023ns logic, 1.470ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay:                  2.483ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X6Y22.D3       net (fanout=2)        0.603   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X6Y22.CMUX     Topdc                 0.389   EMAC_0/rate_counter_1/ucnt_cmp_eq000072
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.D4       net (fanout=1)        0.822   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X6Y17.CLK      Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (1.023ns logic, 1.425ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2768 paths analyzed, 528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.471ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X26Y16.B3), 242 paths
--------------------------------------------------------------------------------
Slack:                  21.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y2.DOADOU6  Trcko_DOWA            2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X42Y10.C2      net (fanout=1)        1.228   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<32>
    SLICE_X42Y10.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_reg<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X21Y12.A6      net (fanout=1)        1.625   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X21Y12.A       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X24Y10.D2      net (fanout=1)        1.132   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X24Y10.CMUX    Topdc                 0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C2      net (fanout=1)        1.136   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X26Y16.B3      net (fanout=1)        0.452   EMAC_0/CONTROL0<3>
    SLICE_X26Y16.CLK     Tas                   0.027   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.436ns (2.863ns logic, 5.573ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  21.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y2.DOPADOPL0Trcko_DOPAW           2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X46Y13.D1      net (fanout=1)        1.166   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<26>
    SLICE_X46Y13.D       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176
    SLICE_X47Y13.A2      net (fanout=1)        0.742   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176
    SLICE_X47Y13.A       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_181
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X24Y10.D4      net (fanout=1)        2.039   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121
    SLICE_X24Y10.CMUX    Topdc                 0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C2      net (fanout=1)        1.136   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X26Y16.B3      net (fanout=1)        0.452   EMAC_0/CONTROL0<3>
    SLICE_X26Y16.CLK     Tas                   0.027   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (2.863ns logic, 5.535ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  21.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.355ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y2.DOPADOPU0Trcko_DOPAW           2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X42Y10.C1      net (fanout=1)        1.147   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<35>
    SLICE_X42Y10.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_reg<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X21Y12.A6      net (fanout=1)        1.625   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X21Y12.A       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X24Y10.D2      net (fanout=1)        1.132   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X24Y10.CMUX    Topdc                 0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C2      net (fanout=1)        1.136   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X26Y16.C       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X26Y16.B3      net (fanout=1)        0.452   EMAC_0/CONTROL0<3>
    SLICE_X26Y16.CLK     Tas                   0.027   EMAC_0/cs_contr/U0/U_ICON/iTDO
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (2.863ns logic, 5.492ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X43Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack:                  23.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X29Y16.A1      net (fanout=4)        0.891   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<0>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (0.888ns logic, 6.025ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  23.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X29Y16.A2      net (fanout=4)        0.611   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (0.888ns logic, 5.745ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  23.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.CQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X29Y16.A3      net (fanout=4)        0.604   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (0.888ns logic, 5.738ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X43Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack:                  23.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X29Y16.A1      net (fanout=4)        0.891   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<0>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (0.888ns logic, 6.025ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  23.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X29Y16.A2      net (fanout=4)        0.611   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (0.888ns logic, 5.745ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  23.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.CQ      Tcko                  0.471   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X29Y16.A3      net (fanout=4)        0.604   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X29Y16.A       Tilo                  0.094   EMAC_0/CONTROL0<20>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y25.C2       net (fanout=9)        2.009   EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y25.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X43Y33.CE      net (fanout=17)       3.125   EMAC_0/CONTROL0<9>
    SLICE_X43Y33.CLK     Tceck                 0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (0.888ns logic, 5.738ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X1Y0.CLKARDCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X1Y0.REGCLKARDRCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y2.CLKARDCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X0Y129.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X0Y136.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.191ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (SLICE_X69Y41.A1), 1 path
--------------------------------------------------------------------------------
Slack:                  1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y44.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A4      net (fanout=3)        0.551   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X69Y39.A3      net (fanout=2)        0.942   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X69Y39.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<1>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X69Y41.A1      net (fanout=12)       1.034   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X69Y41.CLK     Tas                   0.026   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000<11>1
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (0.664ns logic, 2.527ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (SLICE_X71Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack:                  1.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.069ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y44.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A4      net (fanout=3)        0.551   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X69Y39.A3      net (fanout=2)        0.942   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X69Y39.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<1>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X71Y39.D1      net (fanout=12)       0.910   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X71Y39.CLK     Tas                   0.028   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000<6>1
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.666ns logic, 2.403ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X71Y39.C1), 1 path
--------------------------------------------------------------------------------
Slack:                  1.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y44.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A4      net (fanout=3)        0.551   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X70Y44.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X69Y39.A3      net (fanout=2)        0.942   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X69Y39.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<1>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X71Y39.C1      net (fanout=12)       0.907   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X71Y39.CLK     Tas                   0.029   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000<5>1
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.667ns logic, 2.400ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.195ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X72Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack:                  8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (1.298 - 1.397)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.BQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X72Y38.BX      net (fanout=1)        0.608   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X72Y38.CLK     Tdick                -0.018   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.453ns logic, 0.608ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X72Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack:                  8.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (1.298 - 1.397)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.AQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X72Y38.AX      net (fanout=1)        0.449   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X72Y38.CLK     Tdick                -0.012   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.459ns logic, 0.449ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X72Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack:                  8.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (1.298 - 1.397)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.DQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X72Y38.DX      net (fanout=1)        0.442   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X72Y38.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.466ns logic, 0.442ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.149ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X72Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack:                  3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.605 - 0.645)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y17.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X72Y19.DX      net (fanout=1)        0.629   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X72Y19.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.445ns logic, 0.629ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X72Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack:                  3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.605 - 0.645)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y17.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X72Y19.BX      net (fanout=1)        0.617   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X72Y19.CLK     Tdick                -0.018   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.432ns logic, 0.617ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X73Y21.DX), 1 path
--------------------------------------------------------------------------------
Slack:                  3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.611 - 0.676)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y20.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X73Y21.DX      net (fanout=1)        0.480   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X73Y21.CLK     Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.452ns logic, 0.480ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.297ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      7.210ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (1.532 - 1.584)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y128.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<5>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5
    TEMAC_X0Y0.PHYEMAC0RXD5  net (fanout=1)        6.443   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<5>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.210ns (0.767ns logic, 6.443ns route)
                                                           (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack:                  0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.766ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (1.532 - 1.572)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y138.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        5.999   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.766ns (0.767ns logic, 5.999ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack:                  0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.696ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.532 - 1.589)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y122.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.929   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.696ns (0.767ns logic, 5.929ns route)
                                                           (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X0Y129.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X0Y136.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 17469246 paths analyzed, 11676 endpoints analyzed, 107 failing endpoints
 107 timing errors detected. (107 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.960ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X24Y66.C6), 383442 paths
--------------------------------------------------------------------------------
Slack:                  -1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.962ns (Levels of Logic = 14)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X24Y65.A5      net (fanout=34)       0.305   EMAC_0/inst_async_trigger/N22
    SLICE_X24Y65.A       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X24Y66.C6      net (fanout=1)        0.428   N188
    SLICE_X24Y66.CLK     Tas                   0.009   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (3.681ns logic, 5.281ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.905ns (Levels of Logic = 14)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.BQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X45Y63.B6      net (fanout=9)        0.619   EMAC_0/inst_async_trigger/data_out_32bit_array<2><1>
    SLICE_X45Y63.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X24Y65.A5      net (fanout=34)       0.305   EMAC_0/inst_async_trigger/N22
    SLICE_X24Y65.A       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X24Y66.C6      net (fanout=1)        0.428   N188
    SLICE_X24Y66.CLK     Tas                   0.009   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.905ns (3.673ns logic, 5.232ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.895ns (Levels of Logic = 14)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.DMUX    Tcind                 0.402   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.D5      net (fanout=1)        0.400   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>
    SLICE_X44Y68.COUT    Topcyd                0.384   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X24Y65.A5      net (fanout=34)       0.305   EMAC_0/inst_async_trigger/N22
    SLICE_X24Y65.A       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X24Y66.C6      net (fanout=1)        0.428   N188
    SLICE_X24Y66.CLK     Tas                   0.009   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.895ns (3.649ns logic, 5.246ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_15 (SLICE_X25Y66.D5), 209045 paths
--------------------------------------------------------------------------------
Slack:                  -1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_15 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.807ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/trigger_time_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.D5      net (fanout=34)       0.653   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<15>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      8.807ns (3.606ns logic, 5.201ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_15 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.750ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.BQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X45Y63.B6      net (fanout=9)        0.619   EMAC_0/inst_async_trigger/data_out_32bit_array<2><1>
    SLICE_X45Y63.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.D5      net (fanout=34)       0.653   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<15>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      8.750ns (3.598ns logic, 5.152ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_15 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.740ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/trigger_time_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.DMUX    Tcind                 0.402   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.D5      net (fanout=1)        0.400   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>
    SLICE_X44Y68.COUT    Topcyd                0.384   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.D5      net (fanout=34)       0.653   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<15>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (3.574ns logic, 5.166ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_14 (SLICE_X25Y66.C5), 209045 paths
--------------------------------------------------------------------------------
Slack:                  -1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_14 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.804ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/trigger_time_tmp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.C5      net (fanout=34)       0.649   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<14>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_14
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (3.607ns logic, 5.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_14 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.747ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.BQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X45Y63.B6      net (fanout=9)        0.619   EMAC_0/inst_async_trigger/data_out_32bit_array<2><1>
    SLICE_X45Y63.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.B6      net (fanout=1)        0.435   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>
    SLICE_X44Y68.COUT    Topcyb                0.483   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<21>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.C5      net (fanout=34)       0.649   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<14>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_14
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (3.599ns logic, 5.148ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_14 (FF)
  Requirement:          7.700ns
  Data Path Delay:      8.737ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (1.336 - 1.299)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to EMAC_0/inst_async_trigger/trigger_time_tmp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.AQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<2><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X45Y63.A4      net (fanout=9)        0.668   EMAC_0/inst_async_trigger/data_out_32bit_array<2><0>
    SLICE_X45Y63.COUT    Topcya                0.509   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut<0>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<7>
    SLICE_X45Y65.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<11>
    SLICE_X45Y66.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<15>
    SLICE_X45Y67.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<19>
    SLICE_X45Y68.DMUX    Tcind                 0.402   EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy<23>
    SLICE_X44Y68.D5      net (fanout=1)        0.400   EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>
    SLICE_X44Y68.COUT    Topcyd                0.384   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/comp_0_2_addsub0000<23>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<23>
    SLICE_X44Y69.DMUX    Tcind                 0.405   EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy<27>
    SLICE_X47Y68.B2      net (fanout=1)        0.896   EMAC_0/inst_async_trigger/comp_0_2_addsub0001<27>
    SLICE_X47Y68.CMUX    Topbc                 0.698   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut<5>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D6      net (fanout=2)        1.515   EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy<6>
    SLICE_X24Y65.D       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00011
    SLICE_X24Y65.C4      net (fanout=4)        0.523   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
    SLICE_X24Y65.C       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021
    SLICE_X24Y65.B3      net (fanout=35)       0.511   EMAC_0/inst_async_trigger/N19
    SLICE_X24Y65.B       Tilo                  0.094   EMAC_0/inst_async_trigger/trigger_time_tmp_and0001
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X25Y66.C5      net (fanout=34)       0.649   EMAC_0/inst_async_trigger/N22
    SLICE_X25Y66.CLK     Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<15>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<14>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_14
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (3.575ns logic, 5.162ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X4Y6.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL
  Location pin: RAMB36_X4Y6.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X4Y6.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    7.297|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 107  Score: 79604  (Setup/Max: 79604, Hold: 0)

Constraints cover 17472632 paths, 0 nets, and 17160 connections

Design statistics:
   Minimum period:   8.960ns{1}   (Maximum frequency: 111.607MHz)
   Maximum path delay from/to any node:   3.191ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 19 16:51:15 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 504 MB



