

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 19:43:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25145|  25145|  25145|  25145|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25144|  25144|      3143|          -|          -|     8|    no    |
        | + Loop 1.1  |   3139|   3139|         5|          1|          1|  3136|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.63ns)   --->   "%add_ln19 = add i11 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 13 'add' 'add_ln19' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 14 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 16 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 19 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 20 'load' 'SeparableConv2D_1_b_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 21 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 23 'load' 'SeparableConv2D_1_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i13 %SeparableConv2D_1_b_3 to i23" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 24 'sext' 'sext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln29, i4 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.40>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i12 [ 0, %.preheader4.preheader ], [ %add_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 27 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 28 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %.preheader4.preheader ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %.preheader4.preheader ], [ %select_ln24_10, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %sext_ln29_5, %.preheader4.preheader ], [ %buffer, %ifFalse ]"   --->   Operation 31 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %.preheader4.preheader ], [ %in_d, %ifFalse ]"   --->   Operation 32 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln29_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 33 'bitconcatenate' 'shl_ln29_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i8 %shl_ln29_2 to i9" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 34 'zext' 'zext_ln29_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln29_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 35 'bitconcatenate' 'shl_ln29_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i5 %shl_ln29_3 to i9" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 36 'zext' 'zext_ln29_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln29 = sub i9 %zext_ln29_9, %zext_ln29_10" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 37 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 38 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %sub_ln29, %zext_ln24_2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 39 'add' 'add_ln29' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln20 = icmp eq i12 %indvar_flatten20, -960" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln20 = add i12 %indvar_flatten20, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 41 'add' 'add_ln20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 43 'add' 'out_h' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.66ns)   --->   "%icmp_ln21 = icmp eq i9 %indvar_flatten, 224" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 44 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln29 = select i1 %icmp_ln21, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 45 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln29_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 46 'bitconcatenate' 'shl_ln29_2_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %shl_ln29_2_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 47 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln29_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 48 'bitconcatenate' 'shl_ln29_3_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i5 %shl_ln29_3_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 49 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.91ns)   --->   "%sub_ln29_4 = sub i9 %zext_ln29, %zext_ln29_17" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 50 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.96ns)   --->   "%select_ln29_10 = select i1 %icmp_ln21, i9 %sub_ln29_4, i9 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 51 'select' 'select_ln29_10' <Predicate = (!icmp_ln20)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_11)   --->   "%select_ln29_11 = select i1 %icmp_ln21, i9 %sub_ln29_4, i9 %add_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 52 'select' 'select_ln29_11' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 53 'xor' 'xor_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln2432 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 54 'icmp' 'icmp_ln2432' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln2432, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 55 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 56 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln29, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 57 'add' 'out_w' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_9)   --->   "%or_ln24 = or i1 %and_ln29, %icmp_ln21" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 58 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_9 = select i1 %or_ln24, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 59 'select' 'select_ln24_9' <Predicate = (!icmp_ln20)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln24_10 = select i1 %and_ln29, i4 %out_w, i4 %select_ln29" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 60 'select' 'select_ln24_10' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 61 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln29_9 = add i9 %select_ln29_10, %zext_ln24_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 62 'add' 'add_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln24_11 = select i1 %and_ln29, i9 %add_ln29_9, i9 %select_ln29_11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 63 'select' 'select_ln24_11' <Predicate = (!icmp_ln20)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.78ns)   --->   "%in_d = add i5 %select_ln24_9, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 64 'add' 'in_d' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln21 = add i9 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.96ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i9 1, i9 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'select' 'select_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i9 %select_ln24_11 to i13" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 67 'sext' 'sext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i5 %select_ln24_9 to i13" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 68 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29 = mul i13 %zext_ln29_11, 196" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 69 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i13 %sext_ln24, %mul_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 70 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i13 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 71 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i32 %sext_ln29_8 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 73 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 74 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.10>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 75 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i5 %select_ln24_9 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.87ns)   --->   "%add_ln29_4 = add i7 %zext_ln29_12, %shl_ln" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 77 'add' 'add_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (4.23ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 78 'mux' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 4.23> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i9 %select_ln29_10 to i12" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 79 'sext' 'sext_ln29_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %select_ln24_10 to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 81 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %tmp_2 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 82 'sext' 'sext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29_1 = mul nsw i32 %sext_ln29, %sext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 84 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 85 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln34 = add i11 %phi_mul, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 86 'add' 'add_ln34' <Predicate = (icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i11 %add_ln34 to i12" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 87 'zext' 'zext_ln34_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln34_1 = add i12 %zext_ln34_4, %sext_ln29_10" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 88 'add' 'add_ln34_1' <Predicate = (icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.53>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 89 'speclooptripcount' 'empty_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln29_9 = select i1 %icmp_ln21, i23 %sext_ln29_5, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 90 'select' 'select_ln29_9' <Predicate = (!icmp_ln20 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln24 = select i1 %and_ln29, i23 %sext_ln29_5, i23 %select_ln29_9" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 91 'select' 'select_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29_1, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln29_9 = sext i18 %trunc_ln to i23" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 95 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %sext_ln29_9, %select_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 96 'add' 'buffer' <Predicate = (!icmp_ln20)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 97 'specregionend' 'empty_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 98 'bitselect' 'tmp_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 99 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_4, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 100 'xor' 'xor_ln33' <Predicate = (icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 101 'select' 'select_ln33' <Predicate = (icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 102 'and' 'and_ln34' <Predicate = (icmp_ln24)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i12 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 103 'sext' 'sext_ln34' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 104 'zext' 'zext_ln34' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 105 'getelementptr' 'output_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.25ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 106 'store' <Predicate = (icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 107 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 108 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:19) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:19) [6]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_1_b_2', ../layers_c/pointwise_conv2d.cpp:23) [15]  (0 ns)
	'load' operation ('SeparableConv2D_1_b_3', ../layers_c/pointwise_conv2d.cpp:23) on array 'SeparableConv2D_1_b_s' [16]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_1_b_3', ../layers_c/pointwise_conv2d.cpp:23) on array 'SeparableConv2D_1_b_s' [16]  (3.25 ns)

 <State 4>: 7.41ns
The critical path consists of the following:
	'phi' operation ('out_h_0', ../layers_c/pointwise_conv2d.cpp:20) with incoming values : ('select_ln20', ../layers_c/pointwise_conv2d.cpp:20) [23]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:20) [39]  (1.74 ns)
	'sub' operation ('sub_ln29_4', ../layers_c/pointwise_conv2d.cpp:29) [48]  (1.92 ns)
	'select' operation ('select_ln29_10', ../layers_c/pointwise_conv2d.cpp:29) [49]  (0.968 ns)
	'add' operation ('add_ln29_9', ../layers_c/pointwise_conv2d.cpp:29) [63]  (1.82 ns)
	'select' operation ('select_ln24_11', ../layers_c/pointwise_conv2d.cpp:24) [64]  (0.968 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln29', ../layers_c/pointwise_conv2d.cpp:29) [69]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln29_1', ../layers_c/pointwise_conv2d.cpp:29) [70]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:29) [73]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:29) on array 'input_r' [74]  (3.25 ns)

 <State 6>: 6.1ns
The critical path consists of the following:
	'add' operation ('add_ln29_4', ../layers_c/pointwise_conv2d.cpp:29) [77]  (1.87 ns)
	'mux' operation ('tmp_2', ../layers_c/pointwise_conv2d.cpp:29) [78]  (4.23 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[80] ('mul_ln29_1', ../layers_c/pointwise_conv2d.cpp:29) [80]  (6.38 ns)

 <State 8>: 6.53ns
The critical path consists of the following:
	'select' operation ('select_ln29_9', ../layers_c/pointwise_conv2d.cpp:29) [43]  (0 ns)
	'select' operation ('select_ln24', ../layers_c/pointwise_conv2d.cpp:24) [57]  (0 ns)
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:29) [83]  (2.28 ns)
	'and' operation ('and_ln34', ../layers_c/pointwise_conv2d.cpp:34) [93]  (0.993 ns)
	'store' operation ('store_ln34', ../layers_c/pointwise_conv2d.cpp:34) of variable 'and_ln34', ../layers_c/pointwise_conv2d.cpp:34 on array 'output_r' [100]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
