// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_tasi_compute_pkg_size (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tasi_pkgBuffer_V_din,
        tasi_pkgBuffer_V_full_n,
        tasi_pkgBuffer_V_write,
        tasi_pkgLenFifo_V_V_din,
        tasi_pkgLenFifo_V_V_full_n,
        tasi_pkgLenFifo_V_V_write,
        appTxDataReq_V_data_V_dout,
        appTxDataReq_V_data_V_empty_n,
        appTxDataReq_V_data_V_read,
        appTxDataReq_V_keep_V_dout,
        appTxDataReq_V_keep_V_empty_n,
        appTxDataReq_V_keep_V_read,
        appTxDataReq_V_last_V_dout,
        appTxDataReq_V_last_V_empty_n,
        appTxDataReq_V_last_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [72:0] tasi_pkgBuffer_V_din;
input   tasi_pkgBuffer_V_full_n;
output   tasi_pkgBuffer_V_write;
output  [15:0] tasi_pkgLenFifo_V_V_din;
input   tasi_pkgLenFifo_V_V_full_n;
output   tasi_pkgLenFifo_V_V_write;
input  [63:0] appTxDataReq_V_data_V_dout;
input   appTxDataReq_V_data_V_empty_n;
output   appTxDataReq_V_data_V_read;
input  [7:0] appTxDataReq_V_keep_V_dout;
input   appTxDataReq_V_keep_V_empty_n;
output   appTxDataReq_V_keep_V_read;
input  [0:0] appTxDataReq_V_last_V_dout;
input   appTxDataReq_V_last_V_empty_n;
output   appTxDataReq_V_last_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tasi_pkgBuffer_V_write;
reg tasi_pkgLenFifo_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire    appTxDataReq_V_data_V0_status;
wire   [0:0] tmp_nbreadreq_fu_94_p5;
reg    ap_sig_bdd_49;
reg   [0:0] tmp_reg_350;
reg    ap_sig_bdd_60;
reg   [0:0] ap_reg_ppstg_tmp_reg_350_pp0_it1;
reg   [0:0] tmp_last_V_reg_364;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1;
reg    ap_sig_bdd_78;
reg   [15:0] tasi_pkgLen_V = 16'b0000000000000000;
reg   [63:0] tmp_data_V_reg_354;
reg   [7:0] tmp_keep_V_reg_359;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i_fu_248_p3;
reg   [2:0] agg_result_V_buf_0_tmp_2_4_i_reg_369;
reg   [0:0] tmp_318_reg_375;
reg   [0:0] tmp_319_reg_380;
reg   [0:0] tmp_320_reg_385;
reg   [0:0] ap_reg_ppstg_tmp_320_reg_385_pp0_it1;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i_fu_305_p3;
reg   [2:0] agg_result_V_buf_0_tmp_2_6_i_reg_390;
wire   [15:0] ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it1;
reg   [15:0] ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it2;
reg   [15:0] tasi_pkgLen_V_new_phi_fu_134_p4;
wire   [15:0] tmp_V_fu_336_p2;
reg    appTxDataReq_V_data_V0_update;
wire   [0:0] tmp_313_fu_154_p1;
wire   [0:0] tmp_314_fu_162_p3;
wire   [1:0] tmp_2_1_i_fu_170_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i_cas_fu_158_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i_fu_178_p3;
wire   [0:0] tmp_315_fu_186_p3;
wire   [1:0] tmp_2_2_i_fu_194_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i_fu_200_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i_c_fu_208_p1;
wire   [0:0] tmp_316_fu_212_p3;
wire   [2:0] tmp_2_3_i_fu_220_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i_fu_226_p3;
wire   [0:0] tmp_317_fu_234_p3;
wire   [2:0] tmp_2_4_i_fu_242_p2;
wire   [2:0] tmp_2_5_i_fu_288_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i_fu_293_p3;
wire   [2:0] tmp_2_6_i_fu_299_p2;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i_c_fu_312_p1;
wire   [3:0] tmp_2_7_i_fu_315_p2;
wire   [3:0] agg_result_V_0_tmp_2_7_i_fu_321_p3;
wire   [15:0] tmp_s_fu_328_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_131;
reg    ap_sig_bdd_127;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_127) begin
        if (ap_sig_bdd_131) begin
            ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it2 <= ap_const_lv16_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it2 <= ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_nbreadreq_fu_94_p5 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        agg_result_V_buf_0_tmp_2_4_i_reg_369 <= agg_result_V_buf_0_tmp_2_4_i_fu_248_p3;
        tmp_318_reg_375 <= appTxDataReq_V_keep_V_dout[ap_const_lv32_5];
        tmp_319_reg_380 <= appTxDataReq_V_keep_V_dout[ap_const_lv32_6];
        tmp_320_reg_385 <= appTxDataReq_V_keep_V_dout[ap_const_lv32_7];
        tmp_data_V_reg_354 <= appTxDataReq_V_data_V_dout;
        tmp_keep_V_reg_359 <= appTxDataReq_V_keep_V_dout;
        tmp_last_V_reg_364 <= appTxDataReq_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == tmp_reg_350) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        agg_result_V_buf_0_tmp_2_6_i_reg_390 <= agg_result_V_buf_0_tmp_2_6_i_fu_305_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_tmp_320_reg_385_pp0_it1 <= tmp_320_reg_385;
        ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1 <= tmp_last_V_reg_364;
        ap_reg_ppstg_tmp_reg_350_pp0_it1 <= tmp_reg_350;
        tmp_reg_350 <= tmp_nbreadreq_fu_94_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_350_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tasi_pkgLen_V <= tasi_pkgLen_V_new_phi_fu_134_p4;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_sig_bdd_78)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_sig_bdd_78)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// appTxDataReq_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_94_p5 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_sig_bdd_78)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_94_p5 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        appTxDataReq_V_data_V0_update = ap_const_logic_1;
    end else begin
        appTxDataReq_V_data_V0_update = ap_const_logic_0;
    end
end

/// tasi_pkgBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or tmp_reg_350 or ap_sig_bdd_60 or ap_sig_bdd_78)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == tmp_reg_350) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tasi_pkgBuffer_V_write = ap_const_logic_1;
    end else begin
        tasi_pkgBuffer_V_write = ap_const_logic_0;
    end
end

/// tasi_pkgLenFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_reg_ppstg_tmp_reg_350_pp0_it1 or ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1 or ap_sig_bdd_78)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_350_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tasi_pkgLenFifo_V_V_write = ap_const_logic_1;
    end else begin
        tasi_pkgLenFifo_V_V_write = ap_const_logic_0;
    end
end

/// tasi_pkgLen_V_new_phi_fu_134_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_reg_350_pp0_it1 or ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1 or ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it2 or tmp_V_fu_336_p2)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_350_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) begin
        tasi_pkgLen_V_new_phi_fu_134_p4 = tmp_V_fu_336_p2;
    end else begin
        tasi_pkgLen_V_new_phi_fu_134_p4 = ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it2;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_sig_bdd_78 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_0_tmp_2_7_i_fu_321_p3 = ((ap_reg_ppstg_tmp_320_reg_385_pp0_it1[0:0]===1'b1)? tmp_2_7_i_fu_315_p2: agg_result_V_buf_0_tmp_2_6_i_c_fu_312_p1);
assign agg_result_V_buf_0_tmp_2_1_i_fu_178_p3 = ((tmp_314_fu_162_p3[0:0]===1'b1)? tmp_2_1_i_fu_170_p3: agg_result_V_buf_0_tmp_2_i_cas_fu_158_p1);
assign agg_result_V_buf_0_tmp_2_2_i_c_fu_208_p1 = agg_result_V_buf_0_tmp_2_2_i_fu_200_p3;
assign agg_result_V_buf_0_tmp_2_2_i_fu_200_p3 = ((tmp_315_fu_186_p3[0:0]===1'b1)? tmp_2_2_i_fu_194_p2: agg_result_V_buf_0_tmp_2_1_i_fu_178_p3);
assign agg_result_V_buf_0_tmp_2_3_i_fu_226_p3 = ((tmp_316_fu_212_p3[0:0]===1'b1)? tmp_2_3_i_fu_220_p2: agg_result_V_buf_0_tmp_2_2_i_c_fu_208_p1);
assign agg_result_V_buf_0_tmp_2_4_i_fu_248_p3 = ((tmp_317_fu_234_p3[0:0]===1'b1)? tmp_2_4_i_fu_242_p2: agg_result_V_buf_0_tmp_2_3_i_fu_226_p3);
assign agg_result_V_buf_0_tmp_2_5_i_fu_293_p3 = ((tmp_318_reg_375[0:0]===1'b1)? tmp_2_5_i_fu_288_p2: agg_result_V_buf_0_tmp_2_4_i_reg_369);
assign agg_result_V_buf_0_tmp_2_6_i_c_fu_312_p1 = agg_result_V_buf_0_tmp_2_6_i_reg_390;
assign agg_result_V_buf_0_tmp_2_6_i_fu_305_p3 = ((tmp_319_reg_380[0:0]===1'b1)? tmp_2_6_i_fu_299_p2: agg_result_V_buf_0_tmp_2_5_i_fu_293_p3);
assign agg_result_V_buf_0_tmp_2_i_cas_fu_158_p1 = tmp_313_fu_154_p1;
assign ap_reg_phiprechg_tasi_pkgLen_V_new_reg_130pp0_it1 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_127 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_49 or ap_sig_bdd_60 or ap_sig_bdd_78)
begin
    ap_sig_bdd_127 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_49) | (ap_sig_bdd_60 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_131 assign process. ///
always @ (tmp_reg_350 or tmp_last_V_reg_364)
begin
    ap_sig_bdd_131 = (~(ap_const_lv1_0 == tmp_reg_350) & ~(ap_const_lv1_0 == tmp_last_V_reg_364));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_49 assign process. ///
always @ (ap_start or ap_done_reg or appTxDataReq_V_data_V0_status or tmp_nbreadreq_fu_94_p5)
begin
    ap_sig_bdd_49 = (((appTxDataReq_V_data_V0_status == ap_const_logic_0) & ~(tmp_nbreadreq_fu_94_p5 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_60 assign process. ///
always @ (tasi_pkgBuffer_V_full_n or tmp_reg_350)
begin
    ap_sig_bdd_60 = ((tasi_pkgBuffer_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_350));
end

/// ap_sig_bdd_78 assign process. ///
always @ (tasi_pkgLenFifo_V_V_full_n or ap_reg_ppstg_tmp_reg_350_pp0_it1 or ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1)
begin
    ap_sig_bdd_78 = ((tasi_pkgLenFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_350_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_last_V_reg_364_pp0_it1));
end
assign appTxDataReq_V_data_V0_status = (appTxDataReq_V_data_V_empty_n & appTxDataReq_V_keep_V_empty_n & appTxDataReq_V_last_V_empty_n);
assign appTxDataReq_V_data_V_read = appTxDataReq_V_data_V0_update;
assign appTxDataReq_V_keep_V_read = appTxDataReq_V_data_V0_update;
assign appTxDataReq_V_last_V_read = appTxDataReq_V_data_V0_update;
assign tasi_pkgBuffer_V_din = {{{tmp_last_V_reg_364}, {tmp_keep_V_reg_359}}, {tmp_data_V_reg_354}};
assign tasi_pkgLenFifo_V_V_din = (tmp_s_fu_328_p1 + tasi_pkgLen_V);
assign tmp_2_1_i_fu_170_p3 = ((tmp_313_fu_154_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_2_i_fu_194_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i_fu_178_p3);
assign tmp_2_3_i_fu_220_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i_c_fu_208_p1);
assign tmp_2_4_i_fu_242_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i_fu_226_p3);
assign tmp_2_5_i_fu_288_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i_reg_369);
assign tmp_2_6_i_fu_299_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i_fu_293_p3);
assign tmp_2_7_i_fu_315_p2 = (ap_const_lv4_1 + agg_result_V_buf_0_tmp_2_6_i_c_fu_312_p1);
assign tmp_313_fu_154_p1 = appTxDataReq_V_keep_V_dout[0:0];
assign tmp_314_fu_162_p3 = appTxDataReq_V_keep_V_dout[ap_const_lv32_1];
assign tmp_315_fu_186_p3 = appTxDataReq_V_keep_V_dout[ap_const_lv32_2];
assign tmp_316_fu_212_p3 = appTxDataReq_V_keep_V_dout[ap_const_lv32_3];
assign tmp_317_fu_234_p3 = appTxDataReq_V_keep_V_dout[ap_const_lv32_4];
assign tmp_V_fu_336_p2 = (tmp_s_fu_328_p1 + tasi_pkgLen_V);
assign tmp_nbreadreq_fu_94_p5 = (appTxDataReq_V_data_V_empty_n & appTxDataReq_V_keep_V_empty_n & appTxDataReq_V_last_V_empty_n);
assign tmp_s_fu_328_p1 = agg_result_V_0_tmp_2_7_i_fu_321_p3;


endmodule //toe_tasi_compute_pkg_size

