

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Tue Aug 13 18:22:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   64|   64|   64|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_exp_15_7_s_fu_155  |exp_15_7_s  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   10|   10|         2|          1|          1|    10|    yes   |
        |- Sum_Loop         |   13|   13|         5|          1|          1|    10|    yes   |
        |- Prediction_Loop  |   35|   35|        27|          1|          1|    10|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    1352|   1296|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    176|    -|
|Register         |        0|      -|     414|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1766|   1745|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +---------------------------+----------------------+---------+-------+------+-----+-----+
    |cnn_sdiv_22ns_14sbsm_U526  |cnn_sdiv_22ns_14sbsm  |        0|      0|  1253|  958|    0|
    |grp_exp_15_7_s_fu_155      |exp_15_7_s            |        0|      2|    99|  338|    0|
    +---------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                      |                      |        0|      2|  1352| 1296|    0|
    +---------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_207_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_248_p2                |     +    |      0|  0|  13|           4|           1|
    |m_fu_172_p2                |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_232_p2            |     +    |      0|  0|  19|          14|          14|
    |grp_exp_15_7_s_fu_155_x_V  |     -    |      0|  0|  21|          15|          15|
    |icmp_ln12_fu_166_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1495_fu_183_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln20_fu_201_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_242_p2        |   icmp   |      0|  0|   9|           4|           4|
    |select_ln13_fu_189_p3      |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 145|          77|          81|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter26           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_3_phi_fu_125_p4  |   9|          2|   14|         28|
    |dense_array_V_address0             |  15|          3|    4|         12|
    |dense_array_V_address1             |  15|          3|    4|         12|
    |i_0_reg_133                        |   9|          2|    4|          8|
    |j_0_reg_144                        |   9|          2|    4|          8|
    |m_0_reg_110                        |   9|          2|    4|          8|
    |p_Val2_1_reg_98                    |   9|          2|   14|         28|
    |p_Val2_3_reg_121                   |   9|          2|   14|         28|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 176|         37|   68|        151|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9             |   1|   0|    1|          0|
    |dense_array_V_addr_1_reg_310        |   4|   0|    4|          0|
    |grp_exp_15_7_s_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_133                         |   4|   0|    4|          0|
    |icmp_ln12_reg_277                   |   1|   0|    1|          0|
    |icmp_ln20_reg_301                   |   1|   0|    1|          0|
    |icmp_ln27_reg_331                   |   1|   0|    1|          0|
    |j_0_reg_144                         |   4|   0|    4|          0|
    |m_0_reg_110                         |   4|   0|    4|          0|
    |p_Val2_1_reg_98                     |  14|   0|   14|          0|
    |p_Val2_3_reg_121                    |  14|   0|   14|          0|
    |p_Val2_4_reg_316                    |  14|   0|   14|          0|
    |rhs_V_reg_296                       |  15|   0|   15|          0|
    |sext_ln27_reg_326                   |  22|   0|   22|          0|
    |sum_V_reg_321                       |  14|   0|   14|          0|
    |zext_ln29_reg_340                   |   4|   0|   64|         60|
    |dense_array_V_addr_1_reg_310        |  64|  32|    4|          0|
    |icmp_ln20_reg_301                   |  64|  32|    1|          0|
    |icmp_ln27_reg_331                   |  64|  32|    1|          0|
    |zext_ln29_reg_340                   |  64|  32|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 414| 128|  288|        120|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    soft_max   | return value |
|dense_array_V_address0  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_q0        |  in |   14|  ap_memory | dense_array_V |     array    |
|dense_array_V_address1  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce1       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_we1       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_d1        | out |   14|  ap_memory | dense_array_V |     array    |
|dense_array_V_q1        |  in |   14|  ap_memory | dense_array_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

