// Seed: 932925136
module module_0 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input tri id_11,
    input wand id_12,
    input wor id_13,
    output wire id_14
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4
    , id_25,
    output tri id_5,
    input wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    output wor id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20,
    input wand id_21,
    inout wire id_22,
    output wand id_23
);
  module_0(
      id_19,
      id_9,
      id_18,
      id_19,
      id_22,
      id_18,
      id_2,
      id_0,
      id_6,
      id_8,
      id_3,
      id_13,
      id_17,
      id_19,
      id_22
  );
  assign id_25 = 1;
  xor (
      id_22, id_21, id_14, id_19, id_1, id_10, id_6, id_13, id_8, id_25, id_17, id_18, id_2, id_15
  );
endmodule
