
---------- Begin Simulation Statistics ----------
final_tick                               1774573733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14579                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886572                       # Number of bytes of host memory used
host_op_rate                                    27481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   685.91                       # Real time elapsed on the host
host_tick_rate                               32002466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021951                       # Number of seconds simulated
sim_ticks                                 21950874250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682652                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032935                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155687                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526965                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026370                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440874                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511510                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545177                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171313                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39567413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.476382                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.684606                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35568157     89.89%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794124      2.01%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373687      0.94%     92.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561429      1.42%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444856      1.12%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201372      0.51%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74566      0.19%     96.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4045      0.01%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545177      3.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39567413                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.390172                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.390172                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30538015                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779040                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3606968                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519559                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389332                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820514                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377235                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606226                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026370                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36913472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               35719448                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114491                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6571051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648869                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.813623                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43874397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.760021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.039630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31195982     71.10%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701975      1.60%     72.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737845      1.68%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987277      2.25%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260710      2.87%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779619      1.78%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901500      2.05%     83.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745504      1.70%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563985     14.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43874397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038048                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12335921                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9965                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500189                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.304667                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366069                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606226                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7407670                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602014                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733249                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090716                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759843                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423525                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277117                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1421648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1338696                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24655                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322123                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259661                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782948                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42223072                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851392                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719008                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358742                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.203857                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277029                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790511                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464451                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227782                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227782                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292532      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629807     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216768      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658077      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730923      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259535     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876171     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700647                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800384                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43416606                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19503927                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365015                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099195                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053712                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181837      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202663      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473005     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664469     53.71%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576462     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34706926                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119018444                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967490                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700647                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60169                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16668057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43874397                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.315133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.368963                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31220120     71.16%     71.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1203597      2.74%     73.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660814      3.79%     77.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271718      2.90%     80.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015268      4.59%     85.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816309      4.14%     89.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172667      4.95%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929583      2.12%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584321      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43874397                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.314314                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314968                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14347                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383171                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198715                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43901728                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8834739                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141363                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024120                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473091                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3497                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524831                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310550                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532402                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764645                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21347700                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389332                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21861552                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160122                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820726                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157132                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625418                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85081529                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348167                       # The number of ROB writes
system.switch_cpus.timesIdled                     420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124567                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       754312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       754312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24116544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24116544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24116544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252924                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1023731000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317891750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21950874250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          251213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           968                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          248887                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7929472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           502648                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001428                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 501930     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    718      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             502648                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379221500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1449000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          571                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::total                      837                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          571                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          266                       # number of overall hits
system.l2.overall_hits::total                     837                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252525                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252525                       # number of overall misses
system.l2.overall_misses::total                252924                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20702245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20735405500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20702245500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20735405500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253761                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253761                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408903                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408903                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83949.367089                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81980.974161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81982.751736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83949.367089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81980.974161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81982.751736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              123898                       # number of writebacks
system.l2.writebacks::total                    123898                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252920                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18177005500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18206215500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18177005500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18206215500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996686                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73949.367089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71981.013761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71984.087854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73949.367089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71981.013761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71984.087854                       # average overall mshr miss latency
system.l2.replacements                         248887                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          610                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              610                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          610                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          610                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10046670500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10046670500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79774.100954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79774.100954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8787280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8787280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69774.100954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69774.100954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.410124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83949.367089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83526.448363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408903                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73949.367089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73949.367089                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10655575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10655575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84176.567709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84175.237779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9389725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9389725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74176.646707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74176.646707                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.396576                       # Cycle average of tags in use
system.l2.tags.total_refs                      498665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.003580                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.910501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.046807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.037346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.040784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4037.361138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.985684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2277539                       # Number of tag accesses
system.l2.tags.data_accesses                  2277539                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16161536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16187072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7929472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7929472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       123898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1151663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    736259331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             737422656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1151663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1157494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      361237184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361237184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      361237184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1151663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    736259331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1098659840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148942750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              615628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116716                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123898                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3098746750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7840978000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12251.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31001.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226743                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112821                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    647.640534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   452.982176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.753455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4285     11.51%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5255     14.11%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3366      9.04%     34.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1414      3.80%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1480      3.97%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1669      4.48%     46.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1743      4.68%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1887      5.07%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16134     43.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.378007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.783825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.497878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7340     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.14%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.838635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4475     60.83%     60.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              122      1.66%     62.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2454     33.36%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      1.71%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              137      1.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.56%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16186816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7928320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16186880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7929472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       737.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    737.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21950751500                       # Total gap between requests
system.mem_ctrls.avgGap                      58252.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16161536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7928320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1151662.558496958343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 736259331.447812438011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 361184703.155957460403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12976500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7828001500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 521909639000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32851.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30998.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4212413.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            131590200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69941850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          321186600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1732670160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7620249630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2012057760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12785815380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.474084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5096466750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    732940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16121457500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            134267700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71357385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907722480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          325440900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1732670160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7626102390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2007128640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12804689655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.333926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5081343500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    732940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16136580750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21950864250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313806                       # number of overall hits
system.cpu.icache.overall_hits::total         6313816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1080                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1082                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1080                       # number of overall misses
system.cpu.icache.overall_misses::total          1082                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46476999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46476999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46476999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46476999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43034.258333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42954.712569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43034.258333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42954.712569                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          610                       # number of writebacks
system.cpu.icache.writebacks::total               610                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40629499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40629499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40629499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40629499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42059.522774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42059.522774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42059.522774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42059.522774                       # average overall mshr miss latency
system.cpu.icache.replacements                    610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1080                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46476999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46476999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43034.258333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42954.712569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40629499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40629499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42059.522774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42059.522774                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.826414                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            797.831148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.824167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007473                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630764                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11837252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11837253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13307962                       # number of overall hits
system.cpu.dcache.overall_hits::total        13307963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       554312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       648458                       # number of overall misses
system.cpu.dcache.overall_misses::total        648460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43823849497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43823849497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43823849497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43823849497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956423                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044733                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044733                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046463                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79059.896768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79059.611514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67581.631342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67581.422905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3574668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22952                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             299                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   146.677116                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.762542                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       349284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       349284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       349284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       349284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16681841997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16681841997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21096235497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21096235497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81363.725915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81363.725915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83452.939559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83452.939559                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10012904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10012905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       428369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        428371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33462285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33462285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78115.561584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78115.196874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       349284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       349284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6446219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6446219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81510.014541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81510.014541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10361564497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10361564497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82271.857086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82271.857086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10235622497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10235622497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81271.865026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81271.865026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4414393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4414393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92420.934176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92420.934176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774573733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.631060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12377046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.160521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.628791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165638                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806568231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911524                       # Number of bytes of host memory used
host_op_rate                                    85329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   998.20                       # Real time elapsed on the host
host_tick_rate                               32052341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031994                       # Number of seconds simulated
sim_ticks                                 31994498500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       400356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        800868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1378569                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18514                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403329                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136583                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1378569                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       241986                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1628576                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117978                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7232                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5402328                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5176876                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18757                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4619084                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8750715                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62672115                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.058300                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.359413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48525569     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2390121      3.81%     81.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2315283      3.69%     84.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1046624      1.67%     86.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1623291      2.59%     89.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       724583      1.16%     90.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       896327      1.43%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       531233      0.85%     92.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4619084      7.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62672115                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.132967                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.132967                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      50274059                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78386676                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2787409                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8620718                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113849                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2021040                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23508893                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5563                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997404                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2916                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1628576                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235662                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              59283628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37254980                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1642                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227698                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025451                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4417645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1254561                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.582209                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63817075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.282673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.771344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51194190     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431419      0.68%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           753675      1.18%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           928987      1.46%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           823959      1.29%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           565279      0.89%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           789313      1.24%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           369425      0.58%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7960828     12.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63817075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99740743                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53989324                       # number of floating regfile writes
system.switch_cpus.idleCycles                  171922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28679                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212517                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.195308                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32971407                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997399                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2324037                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23577074                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804485                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77241108                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23974008                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141459                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76486566                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14332364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113849                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14339511                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82542                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1514918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          846                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2403874                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959971                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          846                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88324957                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75012913                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622204                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54956180                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.172278                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75852926                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76232407                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10843132                       # number of integer regfile writes
system.switch_cpus.ipc                       0.468831                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.468831                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817891      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16735075     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14810      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           395      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291649      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          980      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139671      0.18%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6288      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74488      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          112      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576294     19.02%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663329     13.92%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2920565      3.81%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008966      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21100064     27.54%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7991019     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76628023                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65467866                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127982335                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61954031                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66679712                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3435484                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044833                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63715      1.85%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            763      0.02%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             52      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       326618      9.51%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       694732     20.22%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         272965      7.95%     39.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134007      3.90%     43.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664665     48.46%     91.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       277576      8.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13777750                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92542399                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13058882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21477446                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77169952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76628023                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10915220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16127                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4728769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63817075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.200745                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.242244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     45672624     71.57%     71.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2750461      4.31%     75.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2330122      3.65%     79.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2006088      3.14%     82.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2892801      4.53%     87.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2364298      3.70%     90.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2542943      3.98%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1513202      2.37%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1744536      2.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63817075                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.197519                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4235937                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   388                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69564                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       974685                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23577074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804485                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36045682                       # number of misc regfile reads
system.switch_cpus.numCycles                 63988997                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18403941                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         563853                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3716892                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8255613                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        120274                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221523276                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77719968                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71238596                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9639633                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22941286                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113849                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31942465                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9790291                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100574132                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78355860                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          295                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           45                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12594741                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            131900785                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151298700                       # The number of ROB writes
system.switch_cpus.timesIdled                    1952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5594                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             249476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160222                       # Transaction distribution
system.membus.trans_dist::CleanEvict           240131                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151040                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        249475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1201384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1201384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1201384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35887232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35887232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35887232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            400515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  400515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              400515                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1502966000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2180718250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31994498500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       335882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          508195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       458944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39401984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39860928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          404083                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10254336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           847743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006613                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 842137     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5606      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             847743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          622751000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659995998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5497500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1541                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        41602                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43143                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1541                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        41602                       # number of overall hits
system.l2.overall_hits::total                   43143                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2122                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       398393                       # number of demand (read+write) misses
system.l2.demand_misses::total                 400515                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2122                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       398393                       # number of overall misses
system.l2.overall_misses::total                400515                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    183002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37719141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37902144000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    183002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37719141500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37902144000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443658                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443658                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.579307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.905449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.579307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.905449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86240.574929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94678.223513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94633.519344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86240.574929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94678.223513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94633.519344                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160222                       # number of writebacks
system.l2.writebacks::total                    160222                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       398393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            400515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       398393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           400515                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    161782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33735201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33896984000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    161782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33735201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33896984000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.579307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.905449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.579307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.905449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902756                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76240.574929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84678.198412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84633.494376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76240.574929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84678.198412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84633.494376                       # average overall mshr miss latency
system.l2.replacements                         404081                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       175660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           175660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       175660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       175660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3502                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3502                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3502                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3502                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1864                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1864                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        11838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11838                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       151040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151040                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13569552500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13569552500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.927320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.927320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89840.787209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89840.787209                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       151040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12059152500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12059152500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.927320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.927320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79840.787209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79840.787209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    183002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    183002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.579307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86240.574929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86240.574929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    161782500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161782500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.579307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.579307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76240.574929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76240.574929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       247353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          247353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24149589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24149589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.892594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97632.084511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97632.084511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       247353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       247353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21676049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21676049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.892594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87632.044083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87632.044083                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      892471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    408177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.186480                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.115170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.174152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4057.710678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3952709                       # Number of tag accesses
system.l2.tags.data_accesses                  3952709                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31994498500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     25497216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25633024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10254208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10254208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       398394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              400516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160222                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160222                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4244730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    796925009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             801169739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4244730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4244730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      320499101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320499101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      320499101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4244730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    796925009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1121668839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    398286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001283080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9732                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9731                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              884653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      400515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160222                       # Number of write requests accepted
system.mem_ctrls.readBursts                    400515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9865012750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2002040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17372662750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24637.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.01                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43387.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                400515                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.173478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.381243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.691222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       220882     80.75%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22547      8.24%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11823      4.32%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3642      1.33%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1779      0.65%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1130      0.41%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      0.34%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          868      0.32%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9931      3.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.144589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.267609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.253700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9723     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9731                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.437305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.938738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7676     78.87%     78.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      1.37%     80.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1496     15.37%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              351      3.61%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.61%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9732                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25626112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10252608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25632960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10254208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       800.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       320.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    801.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31994530000                       # Total gap between requests
system.mem_ctrls.avgGap                      57058.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       135744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25490368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10252608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4242729.417996658944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 796710972.044146776199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 320449092.208774566650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       398393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160222                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     74312250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17298350500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 778428764250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35019.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43420.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4858438.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1000942320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            531994485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1464099840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          429929640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2525555760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13094143740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1259240160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20305905945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.668674                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3122702500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1068340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27803456000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            952111860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            506040480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1394813280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406324800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2525555760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13062917430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1285536000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20133299610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.273799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3192820500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27733338000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    53945362750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10545172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10545182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10545172                       # number of overall hits
system.cpu.icache.overall_hits::total        10545182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5375                       # number of overall misses
system.cpu.icache.overall_misses::total          5377                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    290561498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    290561498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    290561498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    290561498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10550547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10550559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10550547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10550559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54057.953116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54037.846011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54057.953116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54037.846011                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          758                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.074074                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4118                       # number of writebacks
system.cpu.icache.writebacks::total              4118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          744                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          744                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          744                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          744                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    245460998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    245460998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    245460998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    245460998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53003.886418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53003.886418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53003.886418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53003.886418                       # average overall mshr miss latency
system.cpu.icache.replacements                   4118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10545172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10545182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5377                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    290561498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    290561498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10550547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10550559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54057.953116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54037.846011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          744                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          744                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    245460998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    245460998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53003.886418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53003.886418                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.135060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10549815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2277.102310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.132853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21105751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21105751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39432502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39432503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41251878                       # number of overall hits
system.cpu.dcache.overall_hits::total        41251879                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1409593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1409595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1532371                       # number of overall misses
system.cpu.dcache.overall_misses::total       1532373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111350664099                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111350664099                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111350664099                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111350664099                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40842095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40842098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42784249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42784252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78994.904273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78994.792191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72665.603890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72665.509050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9584515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23013                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             300                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.467002                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.710000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       301204                       # number of writebacks
system.cpu.dcache.writebacks::total            301204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       778322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       778322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       778322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       778322                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692788                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54272016599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54272016599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59930238599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59930238599                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016193                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85972.611761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85972.611761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86505.884338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86505.884338                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30926609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30926610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1120691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1120693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86882027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86882027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32047300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32047303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77525.408431                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77525.270078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       778241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       778241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30094820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30094820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87880.918382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87880.918382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24468636599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24468636599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84695.282826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84695.282826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24177196099                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24177196099                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83709.966031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83709.966031                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819376                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819376                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122778                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122778                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5658222000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5658222000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91978.184892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91978.184892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806568231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.542502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41944669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.544740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.540273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86261292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86261292                       # Number of data accesses

---------- End Simulation Statistics   ----------
