Fitter report for AtariST
Fri Dec 24 19:52:25 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 19:52:24 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; AtariST                                         ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 14,906 / 41,910 ( 36 % )                        ;
; Total registers                 ; 17228                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 505,698 / 5,662,720 ( 9 % )                     ;
; Total RAM Blocks                ; 84 / 553 ( 15 % )                               ;
; Total DSP Blocks                ; 36 / 112 ( 32 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.2%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]~CLKENA0                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add1~2                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Add23~34                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; Equal33~0                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|Add5~30                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_rptr~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add17~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add19~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add77~14                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add160~37                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add161~17                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Add163~14                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~5                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~10                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~11                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~12                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~13                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~13_RESYN613_BDD614                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan27~13_RESYN615_BDD616                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan28~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~2                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~3                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~5                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN823_BDD824                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN885_BDD886                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN887_BDD888                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN887_RESYN945_BDD946                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN887_RESYN947_BDD948                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|LessThan43~8_RESYN889_BDD890                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux294~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux294~2_RESYN669_BDD670                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux295~4                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Mux295~4_RESYN671_BDD672                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector44~0                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[8]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[8]_OTERM476                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[9]                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[9]_OTERM478                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[10]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[10]_OTERM480                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[11]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[11]_OTERM482                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[12]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[12]_OTERM484                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[13]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[13]_OTERM486                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[14]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[14]_OTERM488                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[15]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[15]_OTERM490                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[16]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[16]_OTERM492                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[17]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[17]_OTERM494                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[18]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[18]_OTERM496                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[19]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[19]_OTERM498                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[20]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[20]_OTERM500                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[21]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[21]_OTERM502                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[22]                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrs[22]_OTERM504                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[1]~14                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[0]                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[0]_OTERM85                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[0]_OTERM95                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[0]_OTERM97                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[1]                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[1]_OTERM87                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[1]_OTERM89                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[2]                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[3]                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[3]_OTERM91                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[3]_OTERM93                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[4]                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[0]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[0]_OTERM203                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[1]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[1]_OTERM201                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[2]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[2]_OTERM199                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[3]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[3]_OTERM197                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[4]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[4]_OTERM195                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[5]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[5]_OTERM193                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[6]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[6]_OTERM191                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[7]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.b[7]_OTERM189                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[0]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[0]_OTERM219                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[1]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[1]_OTERM217                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[2]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[2]_OTERM215                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[3]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[3]_OTERM213                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[4]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[4]_OTERM211                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[5]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[5]_OTERM209                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[6]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[6]_OTERM207                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[7]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.g[7]_OTERM205                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[0]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[0]_OTERM235                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[1]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[1]_OTERM233                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[2]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[2]_OTERM231                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[3]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[3]_OTERM229                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[4]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[4]_OTERM227                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[5]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[5]_OTERM225                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[6]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[6]_OTERM223                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[7]                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix.r[7]_OTERM221                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_NEW122_RTM0124                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM123                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM370                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM372                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM374                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_NEW119_RTM0121                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM120                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM364                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM366                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM368                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_NEW116_RTM0118                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM117                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM358                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM360                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM362                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_NEW113_RTM0115                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM114                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM352                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM354                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM356                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_NEW110_RTM0112                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM111                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM346                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM348                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM350                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_NEW107_RTM0109                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM108                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM340                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM342                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM344                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_NEW104_RTM0106                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM105                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM334                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM336                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM338                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_NEW101_RTM0103                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM102                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM322                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM324                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM326                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM328                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM330                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM332_OTERM506                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_NEW146_RTM0148                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM147                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM420                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM422                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM424                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_NEW143_RTM0145                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM144                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM414                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM416                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM418                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_NEW140_RTM0142                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM141                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM408                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM410                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM412                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_NEW137_RTM0139                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM138                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM402                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM404                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM406                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_NEW134_RTM0136                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM135                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM396                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM398                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM400                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_NEW131_RTM0133                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM132                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM390                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM392                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM394                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_NEW128_RTM0130                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM129                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM384                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM386                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM388                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_NEW125_RTM0127                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM126                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM376                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM378                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM380                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM382_OTERM508                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_NEW176_RTM0178                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM177                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM470                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM472                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM474                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_NEW173_RTM0175                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM174                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM464                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM466                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM468                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_NEW170_RTM0172                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM171                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM458                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM460                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM462                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_NEW167_RTM0169                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM168                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM452                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM454                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM456                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_NEW164_RTM0166                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM165                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM446                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM448                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM450                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_NEW161_RTM0163                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM162                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM440                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM442                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM444                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_NEW158_RTM0160                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM159                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM434                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM436                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM438                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_NEW155_RTM0157                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM156                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM426                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM428                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM430                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM432_OTERM510                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|lev_dec_v~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|lev_dec_v~0_RESYN923_BDD924                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN937_BDD938                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~6_RESYN939_BDD940                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN941_BDD942                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_off~7_RESYN943_BDD944                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_vacpt[0]~0_RESYN921_BDD922                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|off_v~12                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; cnt[0]~3                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ddr_svc:ddr_svc|state~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Add1~58                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|acia:kbd_acia|Add2~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|acia:kbd_acia|serial_tx_cnt~1                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|acia:midi_acia|Add2~2                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|acia:midi_acia|serial_tx_cnt~1                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dio_data_addr~21                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|Add4~9                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|cpu_dout[0]~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|cpu_dout[0]~1_RESYN905_BDD906                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|dma_in_progress~2                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|fdc_sel~0                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|dma:dma|fdc_sel~0_RESYN903_BDD904                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|Add6~18                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|Add11~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|Add13~10                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|LessThan2~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt~1                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|delay_cnt[18]~8                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|delay_cnt[20]~7                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|Add8~38                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|Add13~66                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|Add22~81                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|LessThan4~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|sec_byte_cnt~12                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter~20                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|Add8~38                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|Add13~78                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|Add22~97                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|LessThan4~3                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|sec_byte_cnt~12                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter~26                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[11]~0                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[12]~1                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_rate_cnt[3]~3                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_rate_cnt[9]~4                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[4]~SCLR_LUT                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[5]~SCLR_LUT                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[6]~SCLR_LUT                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track~9                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track~11                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track~12                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track~14                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[0]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[0]_NEW316_RTM0318                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[0]_OTERM317                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[2]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[2]_NEW185_RTM0187                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[2]_OTERM186                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[3]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[3]_NEW182_RTM0184                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[3]_OTERM183                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[4]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[4]_NEW281_RTM0283                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[4]_OTERM282                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[5]                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[5]_NEW313_RTM0315                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[5]_OTERM314                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[10]                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[10]_OTERM320                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[12]                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[12]_OTERM306                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[13]                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[13]_OTERM312                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[14]                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[14]_OTERM308                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[15]                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob[15]_OTERM310                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|WideOr1~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|WideOr1~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[1]~1                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[1]~2                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Add1~26                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Add3~6                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Add8~66                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux5~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux5~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux5~3                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux5~3_RESYN513_BDD514                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux6~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux6~1                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|Mux6~1_RESYN511_BDD512                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|RAM_LDS~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|RAM_LDS~1_RESYN583_BDD584                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~6                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~6_RESYN561_RESYN829_BDD830                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~6_RESYN907_BDD908                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~9                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~10                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~10_RESYN571_BDD572                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|comb~10_RESYN573_BDD574                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|dmaa[1]~18                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|hsc~7                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|idev~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|iram~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|iram~0_RESYN687_BDD688                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:conf_l|q[3]~1                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~2                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~2_RESYN707_BDD708                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~3                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~3_RESYN581_BDD582                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~3_RESYN581_RESYN891_BDD892                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|stlatch:ram1a_l|q[0]~3_RESYN581_RESYN893_BDD894                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|vsc~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|wsftmb~0                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|Add1~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|Add4~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_cnt~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[2]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[2]_NEW152_RTM0154                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[2]_OTERM153                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[3]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[3]_NEW149_RTM0151                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[3]_OTERM150                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[3]~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[4]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[4]_NEW287_RTM0289                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[4]_OTERM288                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[5]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[5]_NEW284_RTM0286                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[5]_OTERM285                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[6]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[6]_NEW275_RTM0277                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[6]_OTERM276                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[7]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[7]_NEW293_RTM0295                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[7]_OTERM294                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[8]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[8]_NEW251_RTM0253                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[8]_OTERM252                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[9]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[9]_NEW278_RTM0280                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[9]_OTERM279                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[10]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[10]_NEW290_RTM0292                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[10]_OTERM291                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[11]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[11]_NEW254_RTM0256                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[11]_OTERM255                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[12]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[12]_NEW299_RTM0301                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[12]_OTERM300                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[13]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[13]_NEW302_RTM0304                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[13]_OTERM303                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[14]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[14]_NEW296_RTM0298                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[14]_OTERM297                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[15]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[15]_NEW248_RTM0250                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[15]_OTERM249                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[15]~1                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[0]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[0]_NEW242_RTM0244                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[0]_OTERM243                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[2]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[2]_NEW179_RTM0181                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[2]_OTERM180                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[3]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[3]_NEW98_RTM0100                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[3]_OTERM99                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[5]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[5]_NEW260_RTM0262                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[5]_OTERM261                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[6]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[6]_NEW257_RTM0259                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[6]_OTERM258                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[7]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[7]_NEW269_RTM0271                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[7]_OTERM270                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[8]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[8]_NEW239_RTM0241                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[8]_OTERM240                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[9]                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[9]_NEW236_RTM0238                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[9]_OTERM237                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[10]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[10]_NEW272_RTM0274                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[10]_OTERM273                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[11]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[11]_NEW245_RTM0247                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[11]_OTERM246                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[13]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[13]_NEW266_RTM0268                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[13]_OTERM267                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[14]                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[14]_NEW263_RTM0265                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[14]_OTERM264                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|pix_cntr~1                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|s_dout~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|s_dout~0_RESYN901_BDD902                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~1                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~2                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~2_RESYN899_BDD900                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~11                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~11_RESYN909_BDD910                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~13                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~16                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|q~16_RESYN911_BDD912                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add2~33                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add2~34                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add5~2                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add11~94                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector211~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~1                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[0]~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[20]~3                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIDSEL:bidsel|o[0]~108                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Add0~57                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Add6~58                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Add7~58                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Add0~62                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Add1~61                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Add3~62                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Add5~62                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Add6~62                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|comb~36                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|comb~38                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|r[0]~104                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|r[0]~105                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL8:sAB|o[0]~35                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR0|o[7]~16                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR0|o~15                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR1|o[7]~10                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR1|o~9                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Selector31~0                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|WideOr3~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|WideOr3~3                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|Add0~66                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc~2                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|iodevice~0                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[0]~19                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[0]~19_RESYN593_BDD594                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[1]~33                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[1]~33_RESYN599_BDD600                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[2]~38                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[2]~38_RESYN601_BDD602                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[5]~48                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[5]~48_RESYN607_BDD608                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[6]~41                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[6]~41_RESYN603_BDD604                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[7]~45                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[7]~45_RESYN605_BDD606                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[10]~77                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mbus_dout[10]~77_RESYN919_BDD920                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|Add1~30                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|Add1~126                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|CLK_SUM~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|LessThan0~11                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|LessThan0~12                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|LessThan0~13                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|down_counter~10                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|Add1~30                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|Add1~126                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|CLK_SUM~0                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|CLK_SUM~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|LessThan0~9                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|down_counter~10                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|Add1~30                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|CEGen:ce_2m457|Add1~126                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|CEGen:ce_2m457|CLK_SUM~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|down_counter~9                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|Add1~14                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|Add1~126                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|CLK_SUM~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|LessThan0~10                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|LessThan0~11                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|LessThan0~12                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|down_counter~4                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|Add8~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|Add9~9                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|hcnt~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|vcnt~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ram_en~0                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ram_en~0_RESYN683_BDD684                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ram_en~0_RESYN685_BDD686                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|rom_n~0                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~4                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~5_RESYN847_BDD848                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|Equal5~5_RESYN849_BDD850                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[22]~2                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[22]~2_RESYN765_BDD766                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|addr_latch[22]~2_RESYN767_BDD768                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~0                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN575_BDD576                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN577_BDD578                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN579_BDD580                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN913_BDD914                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN915_BDD916                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~1_RESYN917_BDD918                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~2                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~2_RESYN695_BDD696                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|always2~2_RESYN697_BDD698                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr[0]~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr[0]~3_RESYN773_BDD774                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr[0]~3_RESYN775_BDD776                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~2                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~2_RESYN769_BDD770                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~2_RESYN771_BDD772                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~4                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~4_RESYN777_BDD778                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|burst_addr~4_RESYN779_BDD780                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|din_latch[0]~0                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|din_latch[0]~0_RESYN781_BDD782                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|din_latch[0]~0_RESYN783_BDD784                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~3                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~3_RESYN699_BDD700                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~3_RESYN701_BDD702                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~8                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~8_RESYN703_BDD704                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~8_RESYN705_BDD706                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~13                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~13_RESYN709_BDD710                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~13_RESYN711_BDD712                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~15                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~15_RESYN713_BDD714                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~15_RESYN715_BDD716                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~17                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~17_RESYN717_BDD718                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~17_RESYN719_BDD720                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~19                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~19_RESYN721_BDD722                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~19_RESYN723_BDD724                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~24                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~24_RESYN725_BDD726                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~24_RESYN727_BDD728                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~26                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~26_RESYN729_BDD730                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~26_RESYN731_BDD732                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~28                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~28_RESYN733_BDD734                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~28_RESYN735_BDD736                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~34                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~35                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~35_RESYN739_BDD740                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~35_RESYN739_RESYN895_BDD896                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~35_RESYN741_BDD742                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~41                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~42                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~42_RESYN745_BDD746                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~42_RESYN745_RESYN897_BDD898                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_addr~42_RESYN747_BDD748                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|Mux15~0                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|Mux15~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|Mux15~3                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|Mux15~4                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|Add1~2                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|xCounter~0                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[0]~8                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[0]~8_RESYN589_BDD590                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[0]~8_RESYN591_BDD592                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[1]~10                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[1]~10_RESYN595_BDD596                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[1]~10_RESYN597_BDD598                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~3                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~4                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~4_RESYN749_BDD750                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~4_RESYN751_BDD752                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~4_RESYN753_BDD754                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[10]~4_RESYN755_BDD756                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~5                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~6                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~6_RESYN757_BDD758                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~6_RESYN759_BDD760                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~6_RESYN761_BDD762                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|bltOut[11]~6_RESYN763_BDD764                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|nHop[0]                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|nHop[1]                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|nHop[10]                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|nHop[11]                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[0]~40                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[0]~40_RESYN529_BDD530                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[0]~40_RESYN531_BDD532                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[0]~40_RESYN533_BDD534                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[8]~35                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[8]~38                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[8]~38_RESYN585_BDD586                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[8]~38_RESYN587_BDD588                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~14                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~15                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~16                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~17                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~18                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~18_RESYN523_BDD524                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~18_RESYN525_BDD526                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|stBlitter:stBlitter|oDBUS[9]~18_RESYN527_BDD528                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add5~26                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add6~34                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan1~4                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|ovde~5                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|Add3~46                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|Add5~38                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|Add7~46                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|Add9~50                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|LessThan1~4                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|LessThan2~2                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|LessThan3~3                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|LessThan4~5                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux22~0                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; hdmi_config:hdmi_config|Mux24~25                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM83                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM81                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~9                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM79                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM77                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM75                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM73                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM71                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM69                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM67                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM65                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM63                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM61                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM59                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM57                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM55                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM53                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM51                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM49                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM47                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM45                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM43                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM41                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG36_RTM038                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM37                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add19~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add20~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add22~50                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~6_RESYN543_BDD544                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~6_RESYN545_BDD546                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~10                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~12                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal10~12_RESYN935_BDD936                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN925_BDD926                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~3_RESYN927_BDD928                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN541_BDD542                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~14                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~15                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~15_RESYN633_BDD634                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|LessThan9~15_RESYN635_BDD636                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|ShiftRight0~0                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~7                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN549_BDD550                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN551_BDD552                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|f1~0                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|f1~0_RESYN813_BDD814                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~10                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~0                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~1_RESYN861_BDD862                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~1_RESYN863_BDD864                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~2                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~3                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~4_RESYN929_BDD930                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~5                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~6                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~6_RESYN797_BDD798                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~6_RESYN799_BDD800                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~7                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN623_BDD624                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN623_RESYN833_BDD834                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN623_RESYN835_BDD836                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN625_BDD626                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_div[1]~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_div[1]~2_RESYN803_BDD804                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt[2]~16                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~14                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~18                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~18_RESYN637_BDD638                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~21                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22_RESYN807_BDD808                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~22_RESYN809_BDD810                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23_RESYN639_BDD640                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24_RESYN641_BDD642                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25_RESYN643_BDD644                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~26                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~26_RESYN645_BDD646                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~27                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~27_RESYN647_BDD648                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~28                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~28_RESYN649_BDD650                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~29                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~29_RESYN651_BDD652                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~31                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~31_RESYN653_BDD654                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~32                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~32_RESYN655_BDD656                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~33                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~33_RESYN657_BDD658                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]~1                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]~1_RESYN931_BDD932                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixsz~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixsz~0_RESYN553_BDD554                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_cnt~4                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~22                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~22_RESYN661_BDD662                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~23                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|v_osd_start[10]~23_RESYN663_BDD664                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add17~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add19~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add20~42                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add22~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Add24~34                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|Equal12~4                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|h_osd_start~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|osd_vcnt~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|v_cnt~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~5                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~6                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~10                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~122                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~140                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~310                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~332                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~407                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~34               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~3 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~20                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~22                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~22                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~0                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~9                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~2                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~2_RESYN617_BDD618                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21_RESYN933_BDD934                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36_RTM035                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM3                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM5                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[5]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM23                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM25                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM31                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM33                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[7]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM19                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM21                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM29                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[9]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM7                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM9                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM17                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM27                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[11]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM11                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM13                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[13]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]_OTERM15                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                              ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                        ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                            ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a0                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a1                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a2                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a3                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a4                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a5                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a6                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a7                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a8                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a9                                                                                                                ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a10                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a11                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a12                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a13                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a14                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a15                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a16                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a17                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a18                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a19                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a20                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a21                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a22                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a23                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a24                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a25                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a26                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a27                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a28                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a29                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a30                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a31                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a32                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a33                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a34                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ram_block1a35                                                                                                               ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                             ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                     ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[0]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[0]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[0]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[0]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[1]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[1]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[1]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[1]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[2]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[2]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[2]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[2]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[3]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[3]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[3]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[3]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[4]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[4]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[4]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[4]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[5]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[5]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[5]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[5]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|track[6]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|Mult0~8                                                                                                                                                                  ; AX               ;                       ;
; emu:emu|fdc1772:fdc1772|track[6]                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|fdc1772:fdc1772|track[6]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|fdc1772:fdc1772|track[6]~SCLR_LUT                                                                                                                                                           ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_lcd_pix                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated|ram_block1a0                                                                                                      ; PORTBDATAOUT     ;                       ;
; emu:emu|sdram:sdram|sd_addr[0]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[1]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[2]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[3]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[4]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[5]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[6]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[7]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[8]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[9]                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[9]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[9]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[10]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[10]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[10]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[11]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[11]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[11]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[11]~_Duplicate_1                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[11]~_Duplicate_2                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[11]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[12]                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[12]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[12]                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[12]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_addr[12]~_Duplicate_1                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; emu:emu|sdram:sdram|sd_addr[12]~_Duplicate_2                                                                                                                                                     ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_addr[12]~_Duplicate_1                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMH~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_ba[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_ba[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[0]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nWE~output                                                                                                                                                                                 ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[1]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nCAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_cmd[2]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_nRAS~output                                                                                                                                                                                ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9                                                                                                                                                    ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_15                                                                                                                                                   ; Q                ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_15                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; OE               ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_15                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|sdram:sdram|sd_data[0]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[1]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[2]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[3]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[4]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[5]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[6]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[7]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[8]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[9]~reg0                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                               ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[10]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[11]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[12]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[13]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[14]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_data[15]~reg0                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                              ; I                ;                       ;
; emu:emu|sdram:sdram|sd_din[0]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[1]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[2]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[3]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[4]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[5]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[6]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[7]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[8]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[9]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[10]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[11]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[12]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[13]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[14]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                               ; O                ;                       ;
; emu:emu|sdram:sdram|sd_din[15]                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                               ; O                ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                              ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                             ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                ; I                ;                       ;
; ascal:ascal|i_hpix.b[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.b[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.b[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.b[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.g[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.g[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.g[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[0]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[1]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[2]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[3]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[4]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[5]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[6]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_hpix.r[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; AY               ;                       ;
; ascal:ascal|i_hpix.r[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|i_hpix.r[7]~_Duplicate_1                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|i_pix.b[0]_OTERM372                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[1]_OTERM366                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[2]_OTERM360                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[3]_OTERM354                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[4]_OTERM348                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[5]_OTERM342                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[6]_OTERM336                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM324                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.b[7]_OTERM332_OTERM506                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add35~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[0]_OTERM422                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[1]_OTERM416                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[2]_OTERM410                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[3]_OTERM404                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[4]_OTERM398                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[5]_OTERM392                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[6]_OTERM386                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM378                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.g[7]_OTERM382_OTERM508                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add34~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[0]_OTERM472                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[1]_OTERM466                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[2]_OTERM460                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[3]_OTERM454                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[4]_OTERM448                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[5]_OTERM442                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[6]_OTERM436                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM428                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; ascal:ascal|i_pix.r[7]_OTERM432_OTERM510                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ascal:ascal|Add33~8                                                                                                                                                                              ; RESULTA          ;                       ;
; FB_STRIDE[12]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; FB_STRIDE[12]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; HSET[3]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HSET[3]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; LFB_BASE[3]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; LFB_BASE[7]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; LFB_BASE[9]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; LFB_BASE[11]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[11]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[15]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[15]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[19]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[19]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[24]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[24]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[27]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[27]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[29]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[29]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; LFB_BASE[31]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; LFB_BASE[31]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; VSET[3]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; VSET[3]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; alsa:alsa|acc[17]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[17]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[18]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[18]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[20]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[20]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[24]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[24]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[26]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[26]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[27]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[27]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[28]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[28]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|acc[30]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|acc[30]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|buf_len[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|buf_len[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|buf_len[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|buf_len[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[7]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_len[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[13]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_len[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_len[16]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[16]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_len[17]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_len[17]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_wptr[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_wptr[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|buf_wptr[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|buf_wptr[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|ce_sample                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|ce_sample~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[5]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[5]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|data2[12]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[12]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[14]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[14]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[32]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[32]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[34]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[34]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[42]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[42]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[44]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[44]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[46]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[46]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[52]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[52]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|data2[58]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|data2[58]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|spicnt[4]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; alsa:alsa|spicnt[4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|avl_read_sr                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_read_sr~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|avl_write_pulse                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|avl_write_pulse~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; ascal:ascal|i_acpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_acpt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[8]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_adrsi[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_adrsi[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_adrsi[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_adrsi[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_de_delay[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_de_delay[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_de_delay[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_delay[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|i_de_pre                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_de_pre~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_divcpt[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_divcpt[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_hacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hacc[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hacc[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hbcpt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hbcpt[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hcpt[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hmax[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hmax[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hpix1.b[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.b[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.b[7]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.b[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.g[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.g[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.r[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.r[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix1.r[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix1.r[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1DUPLICATE                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hsize[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_hsize[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_lrad[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lrad[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_lwad[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_lwad[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_pde                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pde~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_pushend                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_pushend~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[14]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[17]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[20]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[20]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[26]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[31]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[33]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[33]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[39]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[39]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[45]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[45]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[50]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[50]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[54]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[54]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[55]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[55]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[63]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[63]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[64]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[64]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[66]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[66]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[67]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[67]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[68]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[68]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[72]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[72]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[74]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[74]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[75]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[75]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[78]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[78]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[82]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[82]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[83]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[83]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[84]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[84]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[86]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[86]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[87]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[87]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[91]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[91]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[92]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[92]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[94]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[94]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[96]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[96]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[97]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[97]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[98]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[98]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[99]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[99]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_shift[100]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[100]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[106]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[106]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[108]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[108]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[109]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[109]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|i_vacc[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vacc[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vcpt[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vdivr[24]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vdivr[24]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_vdown                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vdown~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_ven                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_ven~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vmax[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vmax[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vmax[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_vsize[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_vsize[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_vsize[2]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wad[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wad[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_write                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|i_write~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_acpt4[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_acpt4[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_adrs[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_adrs[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_adrs[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_adrs[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_dcptv[1][1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_dcptv[1][6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dcptv[1][6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_divcpt[4]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_divcpt[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_dshi[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12DUPLICATE                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_iendframe02                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_iendframe02~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; ascal:ascal|o_obuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf0[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_obuf0[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_obuf0[1]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_pshift[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_pshift[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_shift[141]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_shift[141]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; ascal:ascal|o_state.sHSYNC                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sHSYNC~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|poly_tdw[34]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ascal:ascal|poly_tdw[34]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[12]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[12]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[13]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[13]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[5]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[5]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[6]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[6]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[12]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[12]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[13]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[13]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[5]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[5]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; audio_out:audio_out|cr2[15]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|cr2[15]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]~DUPLICATE                                                                                                                                ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|spdif_out_q                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|spdif_out_q~DUPLICATE                                                                                                                                          ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[1]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; cfg_custom_p1[0]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p1[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[7]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[7]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[9]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p2[14]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[14]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[21]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[21]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[25]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[25]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cfg_custom_p2[26]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cfg_custom_p2[26]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; cnt[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[3]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[3]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; cnt[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cnt[7]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; coef_data[3]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; coef_data[6]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; coef_data[8]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; coef_data[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[9]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[9]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; csync:csync_vga|h_cnt[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; csync:csync_vga|h_cnt[7]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; csync:csync_vga|h_cnt[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; deb_osd[2]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_osd[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; deb_osd[5]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; deb_osd[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; div[5]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[5]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; div[13]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[13]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|acia:kbd_acia|serial_clk[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|acia:kbd_acia|serial_clk[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|acia:kbd_acia|serial_rx_data_available                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|acia:kbd_acia|serial_rx_data_available~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|acia:kbd_acia|serial_rx_shift_reg[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|acia:kbd_acia|serial_rx_shift_reg[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|cnt[0]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|cnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|dio_data_addr[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dio_data_addr[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dio_data_addr[5]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dio_data_addr[7]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dio_data_addr[8]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dio_data_addr[10]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dio_data_addr[14]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[14]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dio_data_addr[19]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[19]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dio_data_addr[20]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[20]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dio_data_addr[22]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[22]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dio_data_addr[23]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dio_data_addr[23]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|dma:dma|acsi:acsi|byte_counter[1]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|acsi:acsi|byte_counter[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|dma:dma|cpu_selD                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|cpu_selD~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|dma:dma|fdc_dma_sel                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fdc_dma_sel~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|dma:dma|fifo_rptr[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fifo_rptr[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|dma:dma|fifo_rptr[2]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fifo_rptr[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|dma:dma|fifo_rptr[3]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fifo_rptr[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|dma:dma|fifo_wptr[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fifo_wptr[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|dma:dma|fifo_wptr[1]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|dma:dma|fifo_wptr[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|cmd_rx                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|cmd_rx~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|cpu_rwD                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|cpu_rwD~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|crcval[8]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|crcval[8]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|crcval[9]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|crcval[9]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|crcval[11]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|crcval[11]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|crcval[12]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|crcval[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|crcval[14]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|crcval[14]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[4]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[5]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[5]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_out[6]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_out[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_transfer_cnt[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_transfer_cnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_transfer_cnt[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_state.00                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_transfer_state.00~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|data_transfer_state.01                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|data_transfer_state.01~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|delay_cnt[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|delay_cnt[7]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|delay_cnt[18]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|delay_cnt[18]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|fdn_gap_len[1][0]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|fdn_gap_len[1][0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|fdn_gap_len[1][4]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|fdn_gap_len[1][4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|fifo_cpuptr[4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|fifo_cpuptr[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|fifo_cpuptr[5]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|fifo_cpuptr[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|byte_cnt[11]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|byte_cnt[11]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt2[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt2[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[16]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[16]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[20]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[23]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[23]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[24]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[24]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[25]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[25]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[26]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[26]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[28]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[28]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[30]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|clk_cnt[30]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|current_sector[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|current_sector[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|data_clk_en                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|data_clk_en~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[5]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[5]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[6]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[6]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[11]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[15]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[15]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[16]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[16]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[1]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[9]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[9]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[11]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[20]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[21]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[25]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[25]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[27]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[27]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[29]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[29]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[4]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[26]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[26]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[27]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[27]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|byte_cnt[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|byte_cnt[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt2[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt2[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt2[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt2[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[14]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[14]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[20]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[23]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[23]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[24]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[24]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[26]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[26]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[28]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[28]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[29]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[29]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[30]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|clk_cnt[30]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[3]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[4]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[6]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|data_clk_en                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|data_clk_en~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[7]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[7]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[11]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[12]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[12]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[13]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[13]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[14]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[14]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[17]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[17]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[5]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[7]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[9]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[9]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[13]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[19]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[20]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[25]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[25]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[27]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[27]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[28]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[29]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[29]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[31]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[31]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|sec_byte_cnt[8]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|sec_byte_cnt[8]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|sec_state.SECTOR_STATE_HDR                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|sec_state.SECTOR_STATE_HDR~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[3]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[4]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[8]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[8]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[9]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[9]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[13]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[13]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[17]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[17]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[23]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[23]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[24]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[24]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[28]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[28]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|motor_timeout_index[0]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|motor_timeout_index[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|sd_card_readD                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|sd_card_readD~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|seek_state.01                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|seek_state.01~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[3]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|step_pulse_cnt[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[5]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|step_pulse_cnt[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[8]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|step_pulse_cnt[8]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|fdc1772:fdc1772|step_rate_cnt[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fdc1772:fdc1772|step_rate_cnt[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|fx68k:fx68k|BerrA                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|BerrA~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|fx68k:fx68k|E                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|E~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|Ir[15]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|Ir[15]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|Ird[3]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|Ird[3]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|Ird[11]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|Ird[11]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.S0                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.S0~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.S6                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.S6~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.SRMC_RES                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|busControl:busControl|busPhase.SRMC_RES~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|busControl:busControl|rAS                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|busControl:busControl|rAS~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|eCntr[2]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|eCntr[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|fx68k:fx68k|eCntr[3]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|eCntr[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abh[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abh[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abh[15]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abh[15]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[7]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[7]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[8]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[8]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[9]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[14]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Abl[14]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Ath[10]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Ath[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Ath[14]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Ath[14]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[8]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[8]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[10]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|Dbl[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|aob[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|aob[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|aob[18]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|aob[18]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[4]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[8]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[8]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[13]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[13]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[15]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[16]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[16]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[17]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[17]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[20]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[20]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[3]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[3]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[9]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[9]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[10]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[10]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[11]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[11]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[12]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[12]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|isByte                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|isByte~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|pswCcr[0]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|pswCcr[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|row[14]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|row[14]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|preAbh[14]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|preAbh[14]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbh[6]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbh[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbh[11]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbh[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbl[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbl[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbl[13]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|preDbl[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|prenLatch[6]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|prenLatch[6]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|prenLatch[9]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|excUnit:excUnit|prenLatch[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|fx68k:fx68k|ftu[15]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|ftu[15]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|fx68k:fx68k|microAddr[7]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|microAddr[7]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|fx68k:fx68k|microLatch[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|microLatch[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|microLatch[3]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|microLatch[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|microLatch[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|microLatch[4]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|microLatch[5]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|microLatch[5]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dcr2Dbd                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dcr2Dbd~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dobCtrl[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dobCtrl[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dobCtrl[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dobCtrl[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.rxh2abh                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.rxh2abh~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.ryh2dbh                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.ryh2dbh~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[3]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[11]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[11]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[21]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[21]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[31]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[31]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[32]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[32]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[41]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[41]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[47]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[47]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[51]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[51]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[52]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[52]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[53]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[53]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[63]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[63]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|nanoLatch[65]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|nanoLatch[65]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|fx68k:fx68k|pswS                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|pswS~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|fx68k:fx68k|rFC[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|rFC[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|fx68k:fx68k|sequencer:sequencer|rIllegal                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|fx68k:fx68k|sequencer:sequencer|rIllegal~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|gamma_fast:gamma|DE_out                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|DE_out~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|gamma_fast:gamma|HSync_out                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|HSync_out~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|gamma_fast:gamma|RGB_out[4]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gamma_fast:gamma|RGB_out[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|l2_s                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|l2_s~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz8_s                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz8_s~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|time4_s                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|time4_s~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_t|time0_s                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|clockgen:clockgen_t|time0_s~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_t|time1_s                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|clockgen:clockgen_t|time1_s~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|hsc[4]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|hsc[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|ixdma                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|ixdma~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|ramcyc                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|ramcyc~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|vidb                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|vidb~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|p8001_s                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|p8001_s~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|gstmcu:gstmcu|p8010_s                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstmcu:gstmcu|p8010_s~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|fifo_rtl_0_bypass[11]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|fifo_rtl_0_bypass[11]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[11]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_data_reg[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[13]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_data_reg[13]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_mask_reg[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[2]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_mask_reg[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[4]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_mask_reg[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[9]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|mw_mask_reg[9]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|reloadctrl.pixCntr[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|reloadctrl.pixCntr[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|reloadctrl.pixCntr[1]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|reloadctrl.pixCntr[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_0[8]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_0[8]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_0[14]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_0[14]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_1[9]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_1[9]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_1[10]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_1[10]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_2[4]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_2[4]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|ste_shifted_2[12]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|ste_shifted_2[12]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|gstshifter:gstshifter|stlatch:dout_l|val_reg[13]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|gstshifter:gstshifter|stlatch:dout_l|val_reg[13]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hcnt[10]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hcnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|byte_cnt[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|byte_cnt[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_ext:hps_ext|dma_ack                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_ext:hps_ext|dma_ack~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[3]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[4]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[8]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[8]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[13]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[13]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[17]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[18]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[19]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[19]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[22]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[24]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[24]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cmd[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cnt[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cnt[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cnt[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[12]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|img_size[12]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|img_size[17]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|img_size[17]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[3]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[10]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[16]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[17]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[17]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[18]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[18]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[19]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[19]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[20]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[20]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[22]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[22]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[23]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[23]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_dout[13]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ioctl_dout[13]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_0[4]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_0[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_1[1]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|joystick_1[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_mouse_ext[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|ps2_mouse_ext[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_rrb[2]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|sd_rrb[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[20]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[20]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[21]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[21]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[40]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[40]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[41]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|status[41]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.cmd[14]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.cmd[14]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|uio_block.ps2skip                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|uio_block.ps2skip~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[26]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[1]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[18]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[18]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[23]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[26]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[26]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[27]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[31]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[31]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[2]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[2]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[16]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[16]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[20]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[21]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[21]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[23]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[23]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[3]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[5]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[5]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[6]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[6]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[16]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[16]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[24]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[24]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[10]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[10]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[18]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[19]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[25]~reg1DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[1]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[4]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[6]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[6]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[2]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[5]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[5]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[6]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[6]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[15]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[15]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[3]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[11]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[11]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[12]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[12]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[6]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[6]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[8]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[8]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[10]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[10]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[11]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[11]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|vect[7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|vect[7]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6|mcode[18]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6|mcode[18]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[1]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[1]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[2]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[2]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[4]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[4]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|PHASE[1]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|PHASE[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|PHASE[5]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|PHASE[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[21]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[21]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcside                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcside~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[2]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[4]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[4]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[4]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[6]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR4[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR4[3]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR4[7]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR4[7]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO2R[7]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO2R[7]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO4R[6]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO4R[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TDRE                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TDRE~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TDR[5]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TDR[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TRCSR[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TRCSR[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxcnt[0]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxcnt[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[2]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[7]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[8]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|rxsr[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|tx                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|tx~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|txcnt[2]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|txcnt[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|txcnt[7]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|txcnt[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[9]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[9]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[12]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[12]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[13]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[13]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[14]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc[14]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[3]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[6]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[13]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[13]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ikbd:ikbd|ps2:ps2|joy_port_toggle                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|ps2:ps2|joy_port_toggle~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_x[8]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|ps2:ps2|mouse_x[8]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y[7]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y[8]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y[8]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y_cnt[1]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y_cnt[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|linedoubler:linedoubler|hcnt[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|linedoubler:linedoubler|hcnt[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|linedoubler:linedoubler|sd_hcnt[3]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|linedoubler:linedoubler|sd_hcnt[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|BITCNT[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|BITCNT[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|BREAK                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|BREAK~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|CLK_STRB                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|CLK_STRB~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|RCV_STATE.IDLE                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|RCV_STATE.IDLE~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|SDATA_EDGE                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|SDATA_EDGE~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|SHIFT_REG[6]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|SHIFT_REG[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[3]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[3]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[4]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[4]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:HI_FLT[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:HI_FLT[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:TIMER[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:TIMER[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_START_BIT:TMP[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_START_BIT:TMP[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|BREAK                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|BREAK~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|CLK_STRB                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|CLK_STRB~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|SHIFT_REG[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|SHIFT_REG[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TDRE                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TDRE~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TR_STATE.IDLE                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TR_STATE.IDLE~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TR_STATE.START                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|TR_STATE.START~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|UE                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|UE~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|\CLKDIV:CLK_DIVCNT[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|\CLKDIV:CLK_DIVCNT[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[1]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[8]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[8]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[13]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_srff16:ipr_latch|out[13]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_srff16:isr_latch|out[2]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_srff16:isr_latch|out[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|prescaler_counter[3]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_timer:timer_a|prescaler_counter[3]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|timer_tick                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_timer:timer_c|timer_tick~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|CLK_SUM[0]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|CLK_SUM[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.cnt_tmp[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.old_clk                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.old_clk~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[2]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.cnt_tmp[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.old_clk                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.old_clk~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.cnt[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.div[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.div[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2c_slave.old_sda                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2c_slave.old_sda~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[1]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[2]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[3]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_mode[0]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|mt32_mode[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_newmode                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|mt32_newmode~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|mt32_rom[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|mt32_rom[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|mt32pi:mt32pi|vcnt[6]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|mt32pi:mt32pi|vcnt[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|old_l1[2]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_l1[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|old_l1[6]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_l1[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|old_r1[8]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|old_r1[8]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[6]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[9]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[9]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[10]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[10]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[27]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[27]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[41]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[41]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[48]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[48]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|dout64[63]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout64[63]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sdram:sdram|dout[3]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|dout[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sdram:sdram|rom_dout[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|rom_dout[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sdram:sdram|rom_dout[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|rom_dout[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|sdram:sdram|t[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|t[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|t[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|t[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sdram:sdram|t[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|sdram:sdram|t[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|vcnt[1]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[3]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[5]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[6]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|vcnt[8]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|vcnt[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[17]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ARYG[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|arx[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|arx[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|ary[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|ary[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|aryo[11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[7]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[9]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hcpt[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|hsize[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|hsize[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[0]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[8]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[8]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[12]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[20]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[20]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[21]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[21]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[6]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[9]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[10]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[11]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[0]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[2]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[8]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[8]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[10]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[10]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[12]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[12]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[17]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[17]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[20]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[20]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[23]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[23]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcalc[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcalc[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[11]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcpt[11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcrop[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vcrop[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|arx_o[12]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[3]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[9]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[9]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[11]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[11]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|run                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|run~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[11]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[11]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[13]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[22]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[6]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[8]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[9]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[9]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[11]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[11]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[12]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[12]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[16]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[19]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[19]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[20]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[5]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[5]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[6]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[6]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[7]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_freak:video_freak|vsize[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vsize[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|video_freak:video_freak|vtot[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|viking:viking|addr[4]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|addr[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|viking:viking|addr[9]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|addr[9]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|viking:viking|addr[15]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|addr[15]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|addr[20]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|addr[20]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|bcnt[1]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|bcnt[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|viking:viking|bcnt[3]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|bcnt[3]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|viking:viking|cnt[1]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|cnt[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|viking:viking|cnt[3]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|cnt[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|viking:viking|h_cnt[5]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|h_cnt[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|h_cnt[6]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|h_cnt[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|h_cnt[8]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|h_cnt[8]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|h_cnt[9]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|h_cnt[9]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[4]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[6]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[7]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[7]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|viking:viking|v_cnt[10]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|viking:viking|v_cnt[10]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_gen_cnt[7]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_gen_cnt[7]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_gen_cnt[8]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_gen_cnt[8]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_gen_cnt[11]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_gen_cnt[11]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_gen_cnt[13]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_gen_cnt[13]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_gen_cnt[14]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_gen_cnt[14]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|env_vol[4]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|env_vol[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|ym2149:ym2149|noise_gen_cnt[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|noise_gen_cnt[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|ym2149:ym2149|noise_gen_op[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|noise_gen_op[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ym2149:ym2149|poly17[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|poly17[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[1][0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][1]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[1][1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][9]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[1][9]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[1][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][11]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[1][11]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[2][10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[2][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[3][10]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; emu:emu|ym2149:ym2149|tone_gen_cnt[3][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                                                             ;                  ;                       ;
; hss[2]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hss[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; line_cnt[1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; line_cnt[4]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; line_cnt[7]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; line_cnt[9]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; line_cnt[11]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; line_cnt[11]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|old_clk                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|i2c:i2c|old_clk~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM79                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~9_OTERM79DUPLICATE                                                                                                                                                             ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM77                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~13_OTERM77DUPLICATE                                                                                                                                                            ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM65                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~37_OTERM65DUPLICATE                                                                                                                                                            ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM59                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~49_OTERM59DUPLICATE                                                                                                                                                            ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM55                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|Add2~57_OTERM55DUPLICATE                                                                                                                                                            ;                  ;                       ;
; osd:hdmi_osd|de1                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|de1~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[18]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[20]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[20]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[22]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|h_cnt[23]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|h_cnt[23]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|has_cmd                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|has_cmd~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|infow[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infow[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infow[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infox[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infox[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|infoy[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|infoy[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|old_strobe                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|old_strobe~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[6]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[7]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|pixcnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|pixcnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; osd:hdmi_osd|rot[1]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:hdmi_osd|rot[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                 ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                 ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                 ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                 ;                  ;                       ;
; osd:vga_osd|bcnt[9]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|bcnt[10]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|bcnt[10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[9]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|h_cnt[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|has_cmd                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|has_cmd~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|pixcnt[8]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|pixcnt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[10]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[12]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; osd:vga_osd|pixcnt[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; osd:vga_osd|pixcnt[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE ;                  ;                       ;
; scanlines:HDMI_scanlines|de_out                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:HDMI_scanlines|de_out~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; scanlines:HDMI_scanlines|vs1                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:HDMI_scanlines|vs1~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                      ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; scanlines:VGA_scanlines|scanline[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; state[0]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[25]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[25]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[26]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[26]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|cnt[31]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_h|neg[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_h|neg[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[5]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_v|cnt[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[8]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_v|cnt[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[21]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[22]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[23]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[30]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sync_fix:sync_v|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[37]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[37]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[5]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[11]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[0]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[8]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[8]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[18]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[3]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[4]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[7]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[7]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[9]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[10]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[10]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write~DUPLICATE                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|timeout[17]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sysmem_lite:sysmem|timeout[17]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vcnt[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[4]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[4]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[5]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[5]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[7]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[7]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[9]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[9]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; vcnt[11]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vcnt[11]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|din1[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|din1[15]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|din1[15]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_out|y_2[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_out|y_2[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_out|y_2[16]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[2]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|din1[10]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[10]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|din1[15]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|din1[15]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_1g[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[14]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[15]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pb_2[15]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vga_out:vga_scaler_out|pr_1g[10]_OTERM1~DUPLICATE                                                                                                                                                ;                  ;                       ;
; vsz[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; vsz[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; ON              ; rtl/pll/pll_0002.qip           ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 41165 ) ; 0.00 % ( 0 / 41165 )       ; 0.00 % ( 0 / 41165 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 41165 ) ; 0.00 % ( 0 / 41165 )       ; 0.00 % ( 0 / 41165 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 41112 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 53 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/AtariST_MiSTer-master/output_files/AtariST.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14,906 / 41,910       ; 36 %  ;
; ALMs needed [=A-B+C]                                        ; 14,906                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 17,081 / 41,910       ; 41 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,986                 ;       ;
;         [b] ALMs used for LUT logic                         ; 9,017                 ;       ;
;         [c] ALMs used for registers                         ; 3,078                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,283 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 108 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 103                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,171 / 4,191         ; 52 %  ;
;     -- Logic LABs                                           ; 2,171                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 23,184                ;       ;
;     -- 7 input functions                                    ; 422                   ;       ;
;     -- 6 input functions                                    ; 5,292                 ;       ;
;     -- 5 input functions                                    ; 4,059                 ;       ;
;     -- 4 input functions                                    ; 3,694                 ;       ;
;     -- <=3 input functions                                  ; 9,717                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,303                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 17,129                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 16,127 / 83,820       ; 19 %  ;
;         -- Secondary logic registers                        ; 1,002 / 83,820        ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 16,127                ;       ;
;         -- Routing optimization registers                   ; 1,002                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 99                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 84 / 553              ; 15 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 505,698 / 5,662,720   ; 9 %   ;
; Total block memory implementation bits                      ; 860,160 / 5,662,720   ; 15 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 36 / 112              ; 32 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 11                    ;       ;
;     -- Global clocks                                        ; 10 / 16               ; 63 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 13.0% / 13.2% / 12.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.1% / 31.2% / 30.9% ;       ;
; Maximum fan-out                                             ; 6384                  ;       ;
; Highest non-global fan-out                                  ; 560                   ;       ;
; Total fan-out                                               ; 157825                ;       ;
; Average fan-out                                             ; 3.57                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14906 / 41910 ( 36 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 14906                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 17081 / 41910 ( 41 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4986                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 9017                   ; 0                              ;
;         [c] ALMs used for registers                         ; 3078                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2283 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 108 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 5                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 103                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2171 / 4191 ( 52 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2171                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 23184                  ; 0                              ;
;     -- 7 input functions                                    ; 422                    ; 0                              ;
;     -- 6 input functions                                    ; 5292                   ; 0                              ;
;     -- 5 input functions                                    ; 4059                   ; 0                              ;
;     -- 4 input functions                                    ; 3694                   ; 0                              ;
;     -- <=3 input functions                                  ; 9717                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3303                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 16127 / 83820 ( 19 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1002 / 83820 ( 1 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 16127                  ; 0                              ;
;         -- Routing optimization registers                   ; 1002                   ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 139                    ; 6                              ;
; I/O registers                                               ; 95                     ; 4                              ;
; Total block memory bits                                     ; 505698                 ; 0                              ;
; Total block memory implementation bits                      ; 860160                 ; 0                              ;
; M10K block                                                  ; 84 / 553 ( 15 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 36 / 112 ( 32 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 11 / 116 ( 9 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 63 / 400 ( 15 % )      ; 2 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )                ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 17603                  ; 284                            ;
;     -- Registered Input Connections                         ; 17063                  ; 0                              ;
;     -- Output Connections                                   ; 315                    ; 17572                          ;
;     -- Registered Output Connections                        ; 28                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 161407                 ; 18017                          ;
;     -- Registered Connections                               ; 77842                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 17856                          ;
;     -- hard_block:auto_generated_inst                       ; 17856                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 287                            ;
;     -- Output Ports                                         ; 97                     ; 259                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 24                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1227                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 172                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 28                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)                      ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]               ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                        ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en              ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10 ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11 ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12 ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13 ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14 ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_15 ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1  ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2  ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 7                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3  ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4  ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 7                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5  ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6  ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7  ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 6                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8  ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9  ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|mt32pi:mt32pi|sda_out (inverted)       ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|comb~16 (inverted)                     ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                          ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                          ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                          ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                              ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; SDRAM_CLK     ; Missing slew rate                    ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; IO_SCL        ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll             ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 481.27482 MHz              ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 83.112596 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 2686486582 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 9                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 96.254964 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 32.084988 MHz              ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 15                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[2].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 2.005311 MHz               ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 240                        ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y74_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y80_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y76_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 14905.5 (671.3)      ; 17080.0 (902.5)                  ; 2282.0 (241.8)                                    ; 107.5 (10.7)                     ; 0.0 (0.0)            ; 23184 (1123)        ; 17129 (1220)              ; 99 (99)       ; 505698            ; 84    ; 36         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 274.6 (274.6)        ; 379.5 (379.5)                    ; 105.2 (105.2)                                     ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 416 (416)           ; 558 (558)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1648.9 (1644.6)      ; 2108.8 (2104.8)                  ; 474.6 (474.9)                                     ; 14.7 (14.7)                      ; 0.0 (0.0)            ; 2429 (2421)         ; 2655 (2649)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                            ; shift_taps_tuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_psm1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_psm1:auto_generated                                                                                                                                             ; altsyncram_psm1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_ejn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated                                                                                                                                             ; altsyncram_ejn1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 806.1 (81.3)         ; 924.2 (115.3)                    ; 127.3 (34.0)                                      ; 9.2 (0.0)                        ; 0.0 (0.0)            ; 1307 (144)          ; 989 (181)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 69.3 (69.3)          ; 69.3 (69.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 69.3 (69.3)          ; 69.7 (69.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 421.4 (44.2)         ; 467.2 (77.0)                     ; 55.0 (35.3)                                       ; 9.2 (2.6)                        ; 0.0 (0.0)            ; 699 (57)            ; 355 (115)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 112.8 (112.8)        ; 131.0 (131.0)                    ; 20.3 (20.3)                                       ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 133.2 (133.2)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 130.5 (130.5)        ; 128.7 (128.7)                    ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 44.3 (44.3)          ; 54.5 (54.5)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 43.8 (43.8)          ; 53.3 (53.3)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 24.0 (24.0)          ; 36.0 (36.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 33.0 (33.0)          ; 39.3 (39.3)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.9 (23.9)          ; 29.3 (29.3)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 22.8 (22.8)          ; 31.3 (31.3)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 28.5 (28.5)          ; 85.6 (85.6)                      ; 57.4 (57.4)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 8087.9 (481.3)       ; 8985.6 (544.5)                   ; 950.2 (64.6)                                      ; 52.5 (1.3)                       ; 0.0 (0.0)            ; 12474 (802)         ; 8033 (370)                ; 0 (0)         ; 178400            ; 33    ; 2          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |acia:kbd_acia|                                                                          ; 56.5 (56.5)          ; 68.5 (68.5)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|acia:kbd_acia                                                                                                                                                                                            ; acia                       ; work         ;
;       |acia:midi_acia|                                                                         ; 57.2 (57.2)          ; 64.5 (64.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|acia:midi_acia                                                                                                                                                                                           ; acia                       ; work         ;
;       |dma:dma|                                                                                ; 142.7 (88.9)         ; 169.0 (102.6)                    ; 26.3 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 226 (156)           ; 163 (72)                  ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dma:dma                                                                                                                                                                                                  ; dma                        ; work         ;
;          |acsi:acsi|                                                                           ; 53.7 (53.7)          ; 66.4 (66.4)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dma:dma|acsi:acsi                                                                                                                                                                                        ; acsi                       ; work         ;
;          |altsyncram:fifo_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dma:dma|altsyncram:fifo_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;             |altsyncram_43n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dma:dma|altsyncram:fifo_rtl_0|altsyncram_43n1:auto_generated                                                                                                                                             ; altsyncram_43n1            ; work         ;
;       |fdc1772:fdc1772|                                                                        ; 699.2 (288.0)        ; 724.8 (306.0)                    ; 26.6 (18.4)                                       ; 0.9 (0.4)                        ; 0.0 (0.0)            ; 1261 (536)          ; 670 (254)                 ; 0 (0)         ; 8192              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772                                                                                                                                                                                          ; fdc1772                    ; work         ;
;          |fdc1772_dpram:fifo|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772|fdc1772_dpram:fifo                                                                                                                                                                       ; fdc1772_dpram              ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772|fdc1772_dpram:fifo|altsyncram:ram_rtl_0                                                                                                                                                  ; altsyncram                 ; work         ;
;                |altsyncram_ae12:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772|fdc1772_dpram:fifo|altsyncram:ram_rtl_0|altsyncram_ae12:auto_generated                                                                                                                   ; altsyncram_ae12            ; work         ;
;          |floppy:fdd[0].floppy|                                                                ; 205.0 (205.0)        ; 210.2 (210.2)                    ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 362 (362)           ; 199 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy                                                                                                                                                                     ; floppy                     ; work         ;
;          |floppy:fdd[1].floppy|                                                                ; 206.2 (206.2)        ; 208.7 (208.7)                    ; 3.0 (3.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 363 (363)           ; 217 (217)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy                                                                                                                                                                     ; floppy                     ; work         ;
;       |fx68k:fx68k|                                                                            ; 1994.0 (132.0)       ; 2117.4 (157.4)                   ; 153.4 (25.7)                                      ; 30.0 (0.2)                       ; 0.0 (0.0)            ; 2950 (169)          ; 1479 (234)                ; 0 (0)         ; 39584             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k                                                                                                                                                                                              ; fx68k                      ; work         ;
;          |busArbiter:busArbiter|                                                               ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|busArbiter:busArbiter                                                                                                                                                                        ; busArbiter                 ; work         ;
;          |busControl:busControl|                                                               ; 18.7 (18.7)          ; 18.9 (18.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|busControl:busControl                                                                                                                                                                        ; busControl                 ; work         ;
;          |excUnit:excUnit|                                                                     ; 1365.5 (1115.1)      ; 1446.1 (1180.3)                  ; 109.3 (93.2)                                      ; 28.8 (27.9)                      ; 0.0 (0.0)            ; 1973 (1552)         ; 1141 (999)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit                                                                                                                                                                              ; excUnit                    ; work         ;
;             |dataIo:dataIo|                                                                    ; 25.6 (25.6)          ; 30.2 (30.2)                      ; 4.7 (4.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 22 (22)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo                                                                                                                                                                ; dataIo                     ; work         ;
;             |fx68kAlu:alu|                                                                     ; 213.0 (156.0)        ; 222.7 (165.6)                    ; 10.4 (10.3)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 368 (246)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu                                                                                                                                                                 ; fx68kAlu                   ; work         ;
;                |aluCorf:aluCorf|                                                               ; 14.4 (14.4)          ; 14.4 (14.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf                                                                                                                                                 ; aluCorf                    ; work         ;
;                |aluGetOp:aluGetOp|                                                             ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp                                                                                                                                               ; aluGetOp                   ; work         ;
;                |aluShifter:shifter|                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter                                                                                                                                              ; aluShifter                 ; work         ;
;                |ccrTable:ccrTable|                                                             ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable                                                                                                                                               ; ccrTable                   ; work         ;
;                |rowDecoder:rowDecoder|                                                         ; 20.5 (20.5)          ; 20.9 (20.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder                                                                                                                                           ; rowDecoder                 ; work         ;
;             |onehotEncoder4:dcrDecoder|                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|onehotEncoder4:dcrDecoder                                                                                                                                                    ; onehotEncoder4             ; work         ;
;             |pren:rmPren|                                                                      ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|excUnit:excUnit|pren:rmPren                                                                                                                                                                  ; pren                       ; work         ;
;          |irdDecode:irdDecode|                                                                 ; 12.2 (11.3)          ; 14.0 (13.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|irdDecode:irdDecode                                                                                                                                                                          ; irdDecode                  ; work         ;
;             |onehotEncoder4:irdLines|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|irdDecode:irdDecode|onehotEncoder4:irdLines                                                                                                                                                  ; onehotEncoder4             ; work         ;
;          |microToNanoAddr:microToNanoAddr|                                                     ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|microToNanoAddr:microToNanoAddr                                                                                                                                                              ; microToNanoAddr            ; work         ;
;          |nDecoder3:nDecoder|                                                                  ; 28.4 (28.4)          ; 33.4 (33.4)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|nDecoder3:nDecoder                                                                                                                                                                           ; nDecoder3                  ; work         ;
;          |nanoRom:nanoRom|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|nanoRom:nanoRom                                                                                                                                                                              ; nanoRom                    ; work         ;
;             |altsyncram:nRam_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|nanoRom:nanoRom|altsyncram:nRam_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_p7d1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22176             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_p7d1:auto_generated                                                                                                                         ; altsyncram_p7d1            ; work         ;
;          |sequencer:sequencer|                                                                 ; 37.6 (37.6)          ; 43.2 (43.2)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|sequencer:sequencer                                                                                                                                                                          ; sequencer                  ; work         ;
;          |uRom:uRom|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uRom:uRom                                                                                                                                                                                    ; uRom                       ; work         ;
;             |altsyncram:uRam_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uRom:uRom|altsyncram:uRam_rtl_0                                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_brc1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17408             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_brc1:auto_generated                                                                                                                               ; altsyncram_brc1            ; work         ;
;          |uaddrDecode:uaddrDecode|                                                             ; 382.5 (6.2)          ; 386.9 (6.2)                      ; 5.4 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 603 (8)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uaddrDecode:uaddrDecode                                                                                                                                                                      ; uaddrDecode                ; work         ;
;             |onehotEncoder4:irLineDecod|                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod                                                                                                                                           ; onehotEncoder4             ; work         ;
;             |pla_lined:pla_lined|                                                              ; 375.0 (375.0)        ; 379.2 (379.2)                    ; 5.2 (5.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 590 (590)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|fx68k:fx68k|uaddrDecode:uaddrDecode|pla_lined:pla_lined                                                                                                                                                  ; pla_lined                  ; work         ;
;       |gamma_fast:gamma|                                                                       ; 18.9 (18.9)          ; 21.7 (21.7)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (51)                   ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma                                                                                                                                                                                         ; gamma_fast                 ; work         ;
;          |altsyncram:gamma_curve_b_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;          |altsyncram:gamma_curve_g_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;          |altsyncram:gamma_curve_r_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                           ; altsyncram_7mk1            ; work         ;
;       |gstmcu:gstmcu|                                                                          ; 459.1 (334.1)        ; 510.9 (370.6)                    ; 52.4 (37.0)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 783 (575)           ; 312 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu                                                                                                                                                                                            ; gstmcu                     ; work         ;
;          |clockgen:clockgen_s|                                                                 ; 7.4 (7.4)            ; 9.3 (9.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|clockgen:clockgen_s                                                                                                                                                                        ; clockgen                   ; work         ;
;          |clockgen:clockgen_t|                                                                 ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|clockgen:clockgen_t                                                                                                                                                                        ; clockgen                   ; work         ;
;          |mcucontrol:mcucontrol|                                                               ; 21.1 (16.2)          ; 24.9 (18.5)                      ; 3.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (28)             ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol                                                                                                                                                                      ; mcucontrol                 ; work         ;
;             |stlatch:dcyc_l|                                                                   ; 2.0 (2.0)            ; 3.2 (3.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:dcyc_l                                                                                                                                                       ; stlatch                    ; work         ;
;             |stlatch:sframe_l|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:sframe_l                                                                                                                                                     ; stlatch                    ; work         ;
;             |stlatch:sint_l|                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:sint_l                                                                                                                                                       ; stlatch                    ; work         ;
;             |stlatch:sload_n_l|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:sload_n_l                                                                                                                                                    ; stlatch                    ; work         ;
;          |register:fcsackb_r|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:fcsackb_r                                                                                                                                                                         ; register                   ; work         ;
;          |register:gamecart_r|                                                                 ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:gamecart_r                                                                                                                                                                        ; register                   ; work         ;
;          |register:hintb_r|                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:hintb_r                                                                                                                                                                           ; register                   ; work         ;
;          |register:mde0_r|                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:mde0_r                                                                                                                                                                            ; register                   ; work         ;
;          |register:mde1_r|                                                                     ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:mde1_r                                                                                                                                                                            ; register                   ; work         ;
;          |register:pal_r|                                                                      ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:pal_r                                                                                                                                                                             ; register                   ; work         ;
;          |register:vintb_r|                                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|register:vintb_r                                                                                                                                                                           ; register                   ; work         ;
;          |stlatch:conf_l|                                                                      ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:conf_l                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:hoff_l|                                                                      ; 8.5 (8.5)            ; 9.5 (9.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:hoff_l                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:ldsl_l|                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:ldsl_l                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:lvd_hl|                                                                      ; 5.8 (5.8)            ; 8.0 (8.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:lvd_hl                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:lvd_ll|                                                                      ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:lvd_ll                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:lvd_ml|                                                                      ; 5.9 (5.9)            ; 7.0 (7.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:lvd_ml                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:noscroll_l|                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:noscroll_l                                                                                                                                                                         ; stlatch                    ; work         ;
;          |stlatch:ram1a_l|                                                                     ; 7.5 (7.5)            ; 10.0 (10.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:ram1a_l                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:ram2a_l|                                                                     ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:ram2a_l                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:sctl_l|                                                                      ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sctl_l                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:sfb_hl|                                                                      ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sfb_hl                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:sfb_ll|                                                                      ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sfb_ll                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:sfb_ml|                                                                      ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sfb_ml                                                                                                                                                                             ; stlatch                    ; work         ;
;          |stlatch:sft_hll|                                                                     ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sft_hll                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:sft_lll|                                                                     ; 5.4 (5.4)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sft_lll                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:sft_mll|                                                                     ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sft_mll                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:sndon_l|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:sndon_l                                                                                                                                                                            ; stlatch                    ; work         ;
;          |stlatch:udsl_l|                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstmcu:gstmcu|stlatch:udsl_l                                                                                                                                                                             ; stlatch                    ; work         ;
;       |gstshifter:gstshifter|                                                                  ; 356.0 (198.2)        ; 484.5 (288.6)                    ; 128.5 (90.4)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 484 (277)           ; 609 (432)                 ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter                                                                                                                                                                                    ; gstshifter                 ; work         ;
;          |altsyncram:fifo_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:fifo_rtl_0                                                                                                                                                              ; altsyncram                 ; work         ;
;             |altsyncram_cgi1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:fifo_rtl_0|altsyncram_cgi1:auto_generated                                                                                                                               ; altsyncram_cgi1            ; work         ;
;          |altsyncram:palette_b_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_b_rtl_0                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_qsp1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_b_rtl_0|altsyncram_qsp1:auto_generated                                                                                                                          ; altsyncram_qsp1            ; work         ;
;          |altsyncram:palette_g_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_g_rtl_0                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_qsp1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_g_rtl_0|altsyncram_qsp1:auto_generated                                                                                                                          ; altsyncram_qsp1            ; work         ;
;          |altsyncram:palette_r_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_r_rtl_0                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_qsp1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|altsyncram:palette_r_rtl_0|altsyncram_qsp1:auto_generated                                                                                                                          ; altsyncram_qsp1            ; work         ;
;          |shifter_video:shifter_video|                                                         ; 77.6 (77.6)          ; 104.8 (104.8)                    ; 27.2 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|shifter_video:shifter_video                                                                                                                                                        ; shifter_video              ; work         ;
;          |stlatch:dout_l|                                                                      ; 63.2 (63.2)          ; 70.5 (70.5)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|stlatch:dout_l                                                                                                                                                                     ; stlatch                    ; work         ;
;          |stlatch:mdout_l|                                                                     ; 17.1 (17.1)          ; 20.7 (20.7)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|gstshifter:gstshifter|stlatch:mdout_l                                                                                                                                                                    ; stlatch                    ; work         ;
;       |hps_ext:hps_ext|                                                                        ; 41.2 (41.2)          ; 49.2 (49.2)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_ext:hps_ext                                                                                                                                                                                          ; hps_ext                    ; work         ;
;       |hps_io:hps_io|                                                                          ; 457.5 (248.8)        ; 582.3 (325.8)                    ; 125.5 (77.5)                                      ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 741 (399)           ; 971 (457)                 ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                    ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_br51:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_br51:auto_generated                                                                                                               ; altsyncram_br51            ; work         ;
;          |video_calc:video_calc|                                                               ; 208.7 (208.7)        ; 256.5 (256.5)                    ; 48.0 (48.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 342 (342)           ; 514 (514)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |ikbd:ikbd|                                                                              ; 1503.3 (55.7)        ; 1563.8 (56.0)                    ; 71.0 (0.3)                                        ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 2169 (92)           ; 682 (13)                  ; 0 (0)         ; 39936             ; 6     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd                                                                                                                                                                                                ; ikbd                       ; work         ;
;          |HD63701V0_M6:HD63701V0_M6|                                                           ; 1305.7 (14.2)        ; 1356.8 (16.8)                    ; 61.7 (2.6)                                        ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1826 (31)           ; 514 (0)                   ; 0 (0)         ; 39936             ; 6     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6                                                                                                                                                                      ; HD63701V0_M6               ; work         ;
;             |HD63701_BIDSEL:bidsel|                                                            ; 154.8 (154.8)        ; 160.5 (160.5)                    ; 6.3 (6.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 209 (209)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIDSEL:bidsel                                                                                                                                                ; HD63701_BIDSEL             ; work         ;
;             |HD63701_BIRAM:biram|                                                              ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIRAM:biram                                                                                                                                                  ; HD63701_BIRAM              ; work         ;
;                |altsyncram:bimem_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIRAM:biram|altsyncram:bimem_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_g0q1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIRAM:biram|altsyncram:bimem_rtl_0|altsyncram_g0q1:auto_generated                                                                                            ; altsyncram_g0q1            ; work         ;
;             |HD63701_Core:core|                                                                ; 967.7 (1.8)          ; 999.7 (1.8)                      ; 41.0 (0.1)                                        ; 9.0 (0.1)                        ; 0.0 (0.0)            ; 1342 (5)            ; 304 (1)                   ; 0 (0)         ; 6144              ; 1     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core                                                                                                                                                    ; HD63701_Core               ; work         ;
;                |HD63701_EXEC:EXEC|                                                             ; 498.0 (173.7)        ; 513.3 (174.8)                    ; 23.7 (7.7)                                        ; 8.4 (6.6)                        ; 0.0 (0.0)            ; 706 (209)           ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC                                                                                                                                  ; HD63701_EXEC               ; work         ;
;                   |HD63701_ALU:ALU|                                                            ; 185.7 (185.7)        ; 193.5 (193.5)                    ; 9.0 (9.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 300 (300)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU                                                                                                                  ; HD63701_ALU                ; work         ;
;                   |HD63701_DSEL13:sR0|                                                         ; 54.8 (54.8)          ; 57.0 (57.0)                      ; 2.7 (2.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR0                                                                                                               ; HD63701_DSEL13             ; work         ;
;                   |HD63701_DSEL13:sR1|                                                         ; 52.3 (52.3)          ; 55.3 (55.3)                      ; 3.2 (3.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL13:sR1                                                                                                               ; HD63701_DSEL13             ; work         ;
;                   |HD63701_DSEL8:sAB|                                                          ; 31.5 (31.5)          ; 32.7 (32.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_DSEL8:sAB                                                                                                                ; HD63701_DSEL8              ; work         ;
;                |HD63701_SEQ:SEQ|                                                               ; 467.8 (151.7)        ; 484.6 (159.5)                    ; 17.3 (8.2)                                        ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 631 (213)           ; 147 (36)                  ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ                                                                                                                                    ; HD63701_SEQ                ; work         ;
;                   |HD63701_MCROM:mcr|                                                          ; 316.1 (27.3)         ; 325.1 (29.3)                     ; 9.1 (2.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 418 (40)            ; 111 (9)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr                                                                                                                  ; HD63701_MCROM              ; work         ;
;                      |HD63701_MCROM_S0:r0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0                                                                                              ; HD63701_MCROM_S0           ; work         ;
;                         |altsyncram:Ram0_rtl_0|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0                                                                        ; altsyncram                 ; work         ;
;                            |altsyncram_frd1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated                                         ; altsyncram_frd1            ; work         ;
;                      |HD63701_MCROM_S1:r1|                                                     ; 64.3 (64.3)          ; 65.2 (65.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1                                                                                              ; HD63701_MCROM_S1           ; work         ;
;                      |HD63701_MCROM_S2:r2|                                                     ; 88.1 (88.1)          ; 91.2 (91.2)                      ; 3.2 (3.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 109 (109)           ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2                                                                                              ; HD63701_MCROM_S2           ; work         ;
;                      |HD63701_MCROM_S3:r3|                                                     ; 69.2 (69.2)          ; 70.2 (70.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (87)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3                                                                                              ; HD63701_MCROM_S3           ; work         ;
;                      |HD63701_MCROM_S4:r4|                                                     ; 52.4 (52.4)          ; 53.8 (53.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4                                                                                              ; HD63701_MCROM_S4           ; work         ;
;                      |HD63701_MCROM_S5:r5|                                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S5:r5                                                                                              ; HD63701_MCROM_S5           ; work         ;
;                      |HD63701_MCROM_S6:r6|                                                     ; 7.5 (7.5)            ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6                                                                                              ; HD63701_MCROM_S6           ; work         ;
;                      |HD63701_MCROM_S7:r7|                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S7:r7                                                                                              ; HD63701_MCROM_S7           ; work         ;
;                      |HD63701_MCROM_S8:r8|                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S8:r8                                                                                              ; HD63701_MCROM_S8           ; work         ;
;                      |HD63701_MCROM_S9:r9|                                                     ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S9:r9                                                                                              ; HD63701_MCROM_S9           ; work         ;
;             |HD63701_IOPort:iopt|                                                              ; 57.6 (57.6)          ; 63.8 (63.8)                      ; 7.1 (7.1)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 72 (72)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt                                                                                                                                                  ; HD63701_IOPort             ; work         ;
;             |HD63701_SCI:sci|                                                                  ; 56.2 (56.2)          ; 58.3 (58.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci                                                                                                                                                      ; HD63701_SCI                ; work         ;
;             |HD63701_Timer:timer|                                                              ; 48.8 (48.8)          ; 50.8 (50.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer                                                                                                                                                  ; HD63701_Timer              ; work         ;
;             |MCU_BIROM:irom|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|MCU_BIROM:irom                                                                                                                                                       ; MCU_BIROM                  ; work         ;
;                |altsyncram:rom_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|MCU_BIROM:irom|altsyncram:rom_rtl_0                                                                                                                                  ; altsyncram                 ; work         ;
;                   |altsyncram_8dd1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|MCU_BIROM:irom|altsyncram:rom_rtl_0|altsyncram_8dd1:auto_generated                                                                                                   ; altsyncram_8dd1            ; work         ;
;          |ps2:ps2|                                                                             ; 142.0 (142.0)        ; 151.0 (151.0)                    ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 251 (251)           ; 155 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ikbd:ikbd|ps2:ps2                                                                                                                                                                                        ; ps2                        ; work         ;
;       |linedoubler:linedoubler|                                                                ; 30.5 (30.5)          ; 33.8 (33.8)                      ; 3.7 (3.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 44 (44)             ; 63 (63)                   ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|linedoubler:linedoubler                                                                                                                                                                                  ; linedoubler                ; work         ;
;          |line_buf:line_buf|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|linedoubler:linedoubler|line_buf:line_buf                                                                                                                                                                ; line_buf                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|linedoubler:linedoubler|line_buf:line_buf|altsyncram:ram_rtl_0                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_acn1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|linedoubler:linedoubler|line_buf:line_buf|altsyncram:ram_rtl_0|altsyncram_acn1:auto_generated                                                                                                            ; altsyncram_acn1            ; work         ;
;       |mfp:mfp|                                                                                ; 584.8 (124.1)        ; 644.7 (136.7)                    ; 61.4 (13.6)                                       ; 1.5 (1.0)                        ; 0.0 (0.0)            ; 1026 (197)          ; 681 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp                                                                                                                                                                                                  ; mfp                        ; work         ;
;          |USART_TOP:usart|                                                                     ; 136.1 (1.6)          ; 143.0 (2.3)                      ; 6.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 245 (4)             ; 169 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|USART_TOP:usart                                                                                                                                                                                  ; USART_TOP                  ; work         ;
;             |USART_CTRL:I_USART_CTRL|                                                          ; 31.3 (31.3)          ; 35.3 (35.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|USART_TOP:usart|USART_CTRL:I_USART_CTRL                                                                                                                                                          ; USART_CTRL                 ; work         ;
;             |USART_RX:I_USART_RECEIVE|                                                         ; 65.7 (65.7)          ; 67.3 (67.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE                                                                                                                                                         ; USART_RX                   ; work         ;
;             |USART_TX:I_USART_TRANSMIT|                                                        ; 37.6 (37.6)          ; 38.2 (38.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT                                                                                                                                                        ; USART_TX                   ; work         ;
;          |mfp_hbit16:irq_in_service_index|                                                     ; 4.2 (4.2)            ; 5.3 (5.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_hbit16:irq_in_service_index                                                                                                                                                                  ; mfp_hbit16                 ; work         ;
;          |mfp_hbit16:irq_pending_index|                                                        ; 18.0 (18.0)          ; 21.1 (21.1)                      ; 3.6 (3.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_hbit16:irq_pending_index                                                                                                                                                                     ; mfp_hbit16                 ; work         ;
;          |mfp_srff16:ipr_latch|                                                                ; 16.6 (16.6)          ; 17.0 (17.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_srff16:ipr_latch                                                                                                                                                                             ; mfp_srff16                 ; work         ;
;          |mfp_srff16:isr_latch|                                                                ; 11.1 (11.1)          ; 15.2 (15.2)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_srff16:isr_latch                                                                                                                                                                             ; mfp_srff16                 ; work         ;
;          |mfp_timer:timer_a|                                                                   ; 73.8 (33.3)          ; 80.1 (38.6)                      ; 6.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (49)            ; 82 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_a                                                                                                                                                                                ; mfp_timer                  ; work         ;
;             |CEGen:ce_2m457|                                                                   ; 40.5 (40.5)          ; 41.5 (41.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457                                                                                                                                                                 ; CEGen                      ; work         ;
;          |mfp_timer:timer_b|                                                                   ; 69.5 (28.0)          ; 79.3 (36.8)                      ; 9.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (50)            ; 81 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_b                                                                                                                                                                                ; mfp_timer                  ; work         ;
;             |CEGen:ce_2m457|                                                                   ; 41.5 (41.5)          ; 42.5 (42.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457                                                                                                                                                                 ; CEGen                      ; work         ;
;          |mfp_timer:timer_c|                                                                   ; 65.7 (27.2)          ; 73.2 (32.7)                      ; 7.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (48)            ; 75 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_c                                                                                                                                                                                ; mfp_timer                  ; work         ;
;             |CEGen:ce_2m457|                                                                   ; 38.5 (38.5)          ; 40.5 (40.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_c|CEGen:ce_2m457                                                                                                                                                                 ; CEGen                      ; work         ;
;          |mfp_timer:timer_d|                                                                   ; 65.8 (26.1)          ; 73.8 (32.7)                      ; 8.1 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (47)            ; 76 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_d                                                                                                                                                                                ; mfp_timer                  ; work         ;
;             |CEGen:ce_2m457|                                                                   ; 39.7 (39.7)          ; 41.2 (41.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457                                                                                                                                                                 ; CEGen                      ; work         ;
;       |mste_ctrl:mste_ctrl|                                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mste_ctrl:mste_ctrl                                                                                                                                                                                      ; mste_ctrl                  ; work         ;
;       |mt32pi:mt32pi|                                                                          ; 121.3 (121.3)        ; 151.8 (151.8)                    ; 30.5 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (213)           ; 195 (195)                 ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi                                                                                                                                                                                            ; mt32pi                     ; work         ;
;          |altsyncram:lcd_data_rtl_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0                                                                                                                                                                  ; altsyncram                 ; work         ;
;             |altsyncram_mrk1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated                                                                                                                                   ; altsyncram_mrk1            ; work         ;
;       |pll:pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                       ; altera_cyclonev_pll        ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                       ; altera_cyclonev_pll_base   ; work         ;
;       |sdram:sdram|                                                                            ; 131.2 (131.2)        ; 172.9 (172.9)                    ; 42.6 (42.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 158 (158)           ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram                                                                                                                                                                                              ; sdram                      ; work         ;
;          |altddio_out:sdramclk_ddr|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram|altddio_out:sdramclk_ddr                                                                                                                                                                     ; altddio_out                ; work         ;
;             |ddio_out_b2j:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram|altddio_out:sdramclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                         ; ddio_out_b2j               ; work         ;
;       |stBlitter:stBlitter|                                                                    ; 384.0 (219.5)        ; 416.7 (237.8)                    ; 37.8 (20.5)                                       ; 5.2 (2.2)                        ; 0.0 (0.0)            ; 522 (248)           ; 326 (201)                 ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter                                                                                                                                                                                      ; stBlitter                  ; work         ;
;          |bltBusCtrl:bltBusCtrl|                                                               ; 17.2 (17.2)          ; 17.7 (17.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltBusCtrl:bltBusCtrl                                                                                                                                                                ; bltBusCtrl                 ; work         ;
;          |bltControl:bltControl|                                                               ; 13.9 (13.9)          ; 15.3 (15.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltControl:bltControl                                                                                                                                                                ; bltControl                 ; work         ;
;          |bltCounters:bltCounters|                                                             ; 86.6 (86.6)          ; 92.8 (92.8)                      ; 8.7 (8.7)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 123 (123)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltCounters:bltCounters                                                                                                                                                              ; bltCounters                ; work         ;
;          |bltScore:bltScore|                                                                   ; 46.9 (46.9)          ; 53.0 (53.0)                      ; 6.7 (6.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 100 (100)           ; 4 (4)                     ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltScore:bltScore                                                                                                                                                                    ; bltScore                   ; work         ;
;             |altsyncram:hRam_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_0                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_00q1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_0|altsyncram_00q1:auto_generated                                                                                                               ; altsyncram_00q1            ; work         ;
;             |altsyncram:hRam_rtl_1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_1                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_00q1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_1|altsyncram_00q1:auto_generated                                                                                                               ; altsyncram_00q1            ; work         ;
;       |video_freak:video_freak|                                                                ; 303.2 (107.5)        ; 348.8 (119.1)                    ; 46.2 (11.7)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 364 (128)           ; 586 (201)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                  ; video_freak                ; work         ;
;          |sys_umul:mul|                                                                        ; 27.5 (27.5)          ; 33.0 (33.0)                      ; 5.8 (5.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 30 (30)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|sys_umul:mul                                                                                                                                                                     ; sys_umul                   ; work         ;
;          |video_scale_int:scale|                                                               ; 168.2 (112.4)        ; 196.7 (128.4)                    ; 28.6 (16.0)                                       ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 206 (149)           ; 301 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                            ; video_scale_int            ; work         ;
;             |sys_udiv:div|                                                                     ; 28.8 (28.8)          ; 35.3 (35.3)                      ; 6.7 (6.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                               ; sys_udiv                   ; work         ;
;             |sys_umul:mul|                                                                     ; 27.1 (27.1)          ; 33.0 (33.0)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                               ; sys_umul                   ; work         ;
;       |viking:viking|                                                                          ; 84.8 (84.8)          ; 119.2 (119.2)                    ; 34.3 (34.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (166)           ; 226 (226)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|viking:viking                                                                                                                                                                                            ; viking                     ; work         ;
;          |altsyncram:line_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|viking:viking|altsyncram:line_rtl_0                                                                                                                                                                      ; altsyncram                 ; work         ;
;             |altsyncram_83n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|viking:viking|altsyncram:line_rtl_0|altsyncram_83n1:auto_generated                                                                                                                                       ; altsyncram_83n1            ; work         ;
;       |ym2149:ym2149|                                                                          ; 178.8 (178.8)        ; 194.2 (194.2)                    ; 15.5 (15.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 300 (300)           ; 249 (249)                 ; 0 (0)         ; 40960             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ym2149:ym2149                                                                                                                                                                                            ; ym2149                     ; work         ;
;          |vol_table:vol_table|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40960             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ym2149:ym2149|vol_table:vol_table                                                                                                                                                                        ; vol_table                  ; work         ;
;             |altsyncram:ROM_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40960             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ym2149:ym2149|vol_table:vol_table|altsyncram:ROM_rtl_0                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_b8v1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40960             ; 5     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ym2149:ym2149|vol_table:vol_table|altsyncram:ROM_rtl_0|altsyncram_b8v1:auto_generated                                                                                                                    ; altsyncram_b8v1            ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 149.7 (91.8)         ; 154.3 (95.8)                     ; 4.7 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (127)           ; 78 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 57.8 (57.8)          ; 58.5 (58.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 90.3 (27.8)          ; 94.2 (30.4)                      ; 3.8 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (55)            ; 110 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 62.6 (62.6)          ; 63.8 (63.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (110)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 544.1 (544.1)        ; 572.3 (572.3)                    ; 28.2 (28.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 910 (910)           ; 588 (588)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 514.9 (504.8)        ; 541.1 (530.4)                    ; 29.7 (29.2)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 899 (879)           ; 582 (568)                 ; 0 (0)         ; 32912             ; 6     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                       ; 6.7 (2.7)            ; 6.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 9 (3)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                             ; shift_taps_ftu             ; work         ;
;             |altsyncram_po91:altsyncram5|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                 ; altsyncram_po91            ; work         ;
;             |cntr_shf:cntr1|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1                                                                                                                              ; cntr_shf                   ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                             ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                       ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated                                                                                                                                             ; shift_taps_0vu             ; work         ;
;             |altsyncram_nr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                 ; altsyncram_nr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1                                                                                                                              ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 975.0 (0.0)          ; 1071.8 (0.0)                     ; 108.6 (0.0)                                       ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 1435 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 975.0 (0.0)          ; 1071.8 (0.0)                     ; 108.6 (0.0)                                       ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 1435 (0)            ; 635 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 975.0 (844.1)        ; 1071.8 (932.0)                   ; 108.6 (98.4)                                      ; 11.8 (10.6)                      ; 0.0 (0.0)            ; 1435 (1210)         ; 635 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 70.5 (70.5)          ; 77.1 (77.1)                      ; 7.4 (7.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 117 (117)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 40.5 (36.5)          ; 41.7 (37.7)                      ; 1.6 (1.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 73 (68)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 539.4 (539.4)        ; 581.6 (581.6)                    ; 46.7 (46.7)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 797 (797)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 35.0 (32.0)          ; 38.6 (35.6)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 17 (13)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                 ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 39.1 (36.1)          ; 42.5 (39.5)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (60)             ; 17 (12)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                  ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                      ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                   ; cntr_phf                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 38.3 (38.3)          ; 52.3 (52.3)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 37.3 (37.3)          ; 52.0 (52.0)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 52.3 (0.3)           ; 63.6 (0.5)                       ; 11.4 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 25.0 (25.0)          ; 30.1 (30.1)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 26.9 (26.9)          ; 33.0 (33.0)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 99.3 (23.0)          ; 115.9 (24.1)                     ; 16.6 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (41)            ; 154 (38)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 19.2 (19.2)          ; 19.3 (19.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 56.5 (56.5)          ; 71.8 (71.8)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 100.4 (100.4)        ; 121.6 (121.6)                    ; 21.2 (21.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (196)           ; 179 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 122.9 (119.2)        ; 128.0 (124.3)                    ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (208)           ; 179 (173)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                       ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                    ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                        ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                   ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_MCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                     ;
+------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                          ;                   ;         ;
; ADC_SDO                                              ;                   ;         ;
; SW[2]                                                ;                   ;         ;
; USER_IO[3]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.scl_sr        ; 1                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.scl~0         ; 1                 ; 0       ;
; USER_IO[6]                                           ;                   ;         ;
;      - emu:emu|comb~39                               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.clk_sr ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[1].clkr.clk~0  ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
; SDRAM_DQ[0]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[0]                 ; 0                 ; 0       ;
; SDRAM_DQ[1]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[1]                 ; 0                 ; 0       ;
; SDRAM_DQ[2]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[2]                 ; 0                 ; 0       ;
; SDRAM_DQ[3]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[3]                 ; 0                 ; 0       ;
; SDRAM_DQ[4]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[4]                 ; 0                 ; 0       ;
; SDRAM_DQ[5]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[5]                 ; 0                 ; 0       ;
; SDRAM_DQ[6]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[6]                 ; 0                 ; 0       ;
; SDRAM_DQ[7]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[7]                 ; 0                 ; 0       ;
; SDRAM_DQ[8]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[8]                 ; 0                 ; 0       ;
; SDRAM_DQ[9]                                          ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[9]                 ; 0                 ; 0       ;
; SDRAM_DQ[10]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[10]                ; 0                 ; 0       ;
; SDRAM_DQ[11]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[11]                ; 0                 ; 0       ;
; SDRAM_DQ[12]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[12]                ; 0                 ; 0       ;
; SDRAM_DQ[13]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[13]                ; 0                 ; 0       ;
; SDRAM_DQ[14]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[14]                ; 0                 ; 0       ;
; SDRAM_DQ[15]                                         ;                   ;         ;
;      - emu:emu|sdram:sdram|sd_din[15]                ; 0                 ; 0       ;
; VGA_HS                                               ;                   ;         ;
; IO_SDA                                               ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]            ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|ACK~0               ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]            ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]            ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~feeder     ; 0                 ; 0       ;
; USER_IO[1]                                           ;                   ;         ;
; HDMI_I2C_SDA                                         ;                   ;         ;
;      - hdmi_i2c                                      ; 0                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0      ; 0                 ; 0       ;
; SDIO_DAT[3]                                          ;                   ;         ;
; SDIO_CMD                                             ;                   ;         ;
; SDCD_SPDIF                                           ;                   ;         ;
; USER_IO[0]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.sda_sr        ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2c_slave.sda~0         ; 0                 ; 0       ;
;      - emu:emu|comb~39                               ; 0                 ; 0       ;
; USER_IO[2]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[8]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[0]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_data~0              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 0                 ; 0       ;
; USER_IO[4]                                           ;                   ;         ;
;      - emu:emu|comb~39                               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.clk~0  ; 0                 ; 0       ;
;      - user_in[4]                                    ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
; USER_IO[5]                                           ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[8]~0         ; 1                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[0]~0         ; 1                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_data~0              ; 1                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 1                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 1                 ; 0       ;
; SDIO_DAT[0]                                          ;                   ;         ;
; SDIO_DAT[1]                                          ;                   ;         ;
; SDIO_DAT[2]                                          ;                   ;         ;
; BTN_RESET                                            ;                   ;         ;
;      - btn_r                                         ; 1                 ; 0       ;
; SW[3]                                                ;                   ;         ;
;      - AUDIO_L~output                                ; 0                 ; 0       ;
;      - AUDIO_R~output                                ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                            ; 0                 ; 0       ;
;      - LED_POWER~output                              ; 0                 ; 0       ;
;      - comb~20                                       ; 0                 ; 0       ;
;      - VGA_R~8                                       ; 0                 ; 0       ;
;      - LED_USER~1                                    ; 0                 ; 0       ;
;      - LED_HDD~1                                     ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                                  ; 0                 ; 0       ;
; FPGA_CLK3_50                                         ;                   ;         ;
; FPGA_CLK2_50                                         ;                   ;         ;
; VGA_EN                                               ;                   ;         ;
;      - VGA_R~8                                       ; 1                 ; 0       ;
;      - SD_SPI_CS~1                                   ; 1                 ; 0       ;
; FPGA_CLK1_50                                         ;                   ;         ;
; SW[0]                                                ;                   ;         ;
;      - AUDIO_L~1                                     ; 1                 ; 0       ;
;      - AUDIO_R~1                                     ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                                 ; 1                 ; 0       ;
; HDMI_TX_INT                                          ;                   ;         ;
;      - comb~29                                       ; 0                 ; 0       ;
; SW[1]                                                ;                   ;         ;
;      - emu:emu|mt32pi:mt32pi|i2s_next~0              ; 0                 ; 0       ;
;      - USER_IO~14                                    ; 0                 ; 0       ;
;      - USER_IO~15                                    ; 0                 ; 0       ;
;      - USER_IO~16                                    ; 0                 ; 0       ;
;      - emu:emu|comb~39                               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|clk_rate[0].clkr.clk~0  ; 0                 ; 0       ;
;      - user_in[4]                                    ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_l[8]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|mt32_i2s_r[0]~0         ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~0               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~1               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~2               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~3               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~4               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~5               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~6               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~7               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~8               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~9               ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~10              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~11              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~12              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~13              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~14              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_buf~15              ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.i2s_clk~0      ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_proc.old_ws~0       ; 0                 ; 0       ;
;      - emu:emu|mt32pi:mt32pi|i2s_bclk~0              ; 0                 ; 0       ;
; BTN_OSD                                              ;                   ;         ;
;      - deb_osd~0                                     ; 0                 ; 0       ;
; KEY[0]                                               ;                   ;         ;
;      - deb_osd~0                                     ; 0                 ; 0       ;
; BTN_USER                                             ;                   ;         ;
;      - deb_user~0                                    ; 1                 ; 0       ;
; KEY[1]                                               ;                   ;         ;
;      - deb_user~0                                    ; 0                 ; 0       ;
+------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X29_Y43_N15                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X30_Y54_N29                               ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1226    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 171     ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HBP[0]~0                                                                                                                                                                                                ; LABCELL_X33_Y47_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HEIGHT[0]~1                                                                                                                                                                                             ; LABCELL_X33_Y47_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HFP[11]~3                                                                                                                                                                                               ; LABCELL_X33_Y47_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X23_Y47_N0                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HS[0]~1                                                                                                                                                                                                 ; LABCELL_X33_Y47_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; LABCELL_X33_Y47_N36                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; LABCELL_X33_Y47_N33                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X34_Y51_N59                               ; 83      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_FMT[0]~0                                                                                                                                                                                            ; LABCELL_X33_Y47_N27                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; LABCELL_X33_Y47_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMAX[11]~0                                                                                                                                                                                          ; LABCELL_X33_Y47_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMIN[11]~0                                                                                                                                                                                          ; LABCELL_X33_Y47_N30                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                         ; LABCELL_X33_Y47_N39                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMAX[11]~0                                                                                                                                                                                          ; LABCELL_X22_Y45_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMIN[11]~0                                                                                                                                                                                          ; LABCELL_X33_Y47_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_WIDTH[0]~1                                                                                                                                                                                          ; LABCELL_X33_Y47_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X60_Y4_N6                            ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                             ; LABCELL_X35_Y43_N36                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                             ; LABCELL_X31_Y45_N36                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; MLABCELL_X28_Y14_N51                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VBP[0]~1                                                                                                                                                                                                ; LABCELL_X33_Y47_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VFP[11]~0                                                                                                                                                                                               ; LABCELL_X33_Y47_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                 ; MLABCELL_X72_Y4_N12                          ; 20      ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X23_Y47_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VS[0]~2                                                                                                                                                                                                 ; LABCELL_X33_Y47_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WIDTH[0]~1                                                                                                                                                                                              ; LABCELL_X33_Y47_N21                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X60_Y4_N0                            ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[10]~26                                                                                                                                                                                              ; LABCELL_X23_Y53_N3                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[21]~3                                                                                                                                                                                               ; LABCELL_X27_Y49_N39                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[26]~1                                                                                                                                                                                               ; MLABCELL_X21_Y53_N27                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[35]~5                                                                                                                                                                                               ; LABCELL_X27_Y49_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[3]~14                                                                                                                                                                                               ; LABCELL_X23_Y52_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx_att[2]~0                                                                                                                                                                                            ; LABCELL_X27_Y49_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_data[26]~0                                                                                                                                                                                          ; MLABCELL_X15_Y13_N54                         ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X15_Y13_N23                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|Equal0~29                                                                                                                                                                                     ; LABCELL_X45_Y71_N48                          ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X35_Y68_N54                          ; 36      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X43_Y73_N54                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; LABCELL_X46_Y68_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[4]~3                                                                                                                                                                                   ; LABCELL_X46_Y67_N24                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[4]~4                                                                                                                                                                                   ; LABCELL_X46_Y67_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[12]~1                                                                                                                                                                                     ; LABCELL_X46_Y68_N36                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[12]~2                                                                                                                                                                                     ; LABCELL_X46_Y68_N12                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|pcm_r[15]~0                                                                                                                                                                                   ; LABCELL_X46_Y68_N42                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ram_req~0                                                                                                                                                                                     ; LABCELL_X46_Y68_N6                           ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[1]~1                                                                                                                                                                                 ; LABCELL_X45_Y62_N24                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[63]~0                                                                                                                                                                                ; LABCELL_X45_Y62_N3                           ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X46_Y68_N50                               ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always10~0                                                                                                                                                                                              ; LABCELL_X22_Y16_N45                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; MLABCELL_X28_Y29_N12                         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; MLABCELL_X47_Y48_N3                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; MLABCELL_X47_Y38_N57                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always8~0                                                                                                                                                                                               ; LABCELL_X13_Y13_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; LABCELL_X12_Y13_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~1                                                                                                                                                                                               ; MLABCELL_X15_Y13_N57                         ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_mul2[9]~0                                                                                                                                                                                         ; LABCELL_X29_Y43_N45                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_start                                                                                                                                                                                             ; FF_X29_Y43_N2                                ; 83      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; MLABCELL_X34_Y42_N48                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                              ; MLABCELL_X34_Y42_N45                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                              ; MLABCELL_X34_Y42_N33                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X33_Y42_N15                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arx[2]~0                                                                                                                                                                                                ; LABCELL_X37_Y42_N30                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; LABCELL_X12_Y59_N45                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; LABCELL_X33_Y41_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X33_Y45_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; LABCELL_X33_Y49_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; LABCELL_X31_Y39_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; LABCELL_X19_Y39_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; LABCELL_X19_Y35_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X29_Y62_N57                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; LABCELL_X24_Y41_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; LABCELL_X24_Y41_N57                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; LABCELL_X24_Y41_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; LABCELL_X24_Y41_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                   ; MLABCELL_X34_Y63_N12                         ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; LABCELL_X29_Y53_N18                          ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                   ; LABCELL_X33_Y55_N30                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; MLABCELL_X34_Y59_N54                         ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                      ; MLABCELL_X28_Y61_N15                         ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~5                                                                                                                                                                                      ; MLABCELL_X34_Y63_N30                         ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan27~13                                                                                                                                                                               ; LABCELL_X29_Y52_N18                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan28~9                                                                                                                                                                                ; MLABCELL_X28_Y51_N42                         ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                ; LABCELL_X31_Y53_N39                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X43_Y56_N3                           ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X27_Y55_N5                                ; 64      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                          ; LABCELL_X36_Y54_N9                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X43_Y56_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X36_Y54_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X43_Y55_N14                               ; 188     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X43_Y56_N38                               ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X36_Y54_N18                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X37_Y56_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X40_Y58_N17                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                               ; LABCELL_X35_Y59_N51                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X35_Y62_N39                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                 ; LABCELL_X40_Y64_N33                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; MLABCELL_X34_Y61_N39                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X30_Y61_N47                               ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                ; LABCELL_X35_Y59_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; LABCELL_X27_Y63_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                ; LABCELL_X27_Y64_N54                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X31_Y65_N14                               ; 20      ; Sync. clear, Write enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X27_Y50_N26                               ; 25      ; Read enable, Sync. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X35_Y59_N41                               ; 78      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X30_Y64_N26                               ; 181     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; LABCELL_X40_Y64_N45                          ; 177     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; MLABCELL_X34_Y63_N45                         ; 27      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X31_Y65_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X35_Y58_N42                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; LABCELL_X35_Y59_N15                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; LABCELL_X33_Y60_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; LABCELL_X35_Y59_N18                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vs_pre~0                                                                                                                                                                                  ; LABCELL_X27_Y64_N36                          ; 352     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wad[4]~2                                                                                                                                                                                  ; LABCELL_X36_Y62_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wadrs[20]~0                                                                                                                                                                               ; LABCELL_X35_Y62_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X35_Y62_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X35_Y62_N21                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X36_Y62_N35                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wreq~0                                                                                                                                                                                    ; LABCELL_X36_Y62_N51                          ; 41      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_acpt[0]~0                                                                                                                                                                                 ; LABCELL_X18_Y58_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[18]~12                                                                                                                                                                               ; MLABCELL_X28_Y55_N51                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                ; LABCELL_X30_Y55_N54                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                 ; LABCELL_X19_Y56_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X19_Y56_N35                               ; 63      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X19_Y56_N32                               ; 31      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X19_Y56_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X37_Y57_N26                               ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y49_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y53_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                           ; LABCELL_X16_Y57_N39                          ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; LABCELL_X18_Y56_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X27_Y53_N50                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y57_N45                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; LABCELL_X37_Y57_N48                          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpixs.b[0]~0                                                                                                                                                                              ; LABCELL_X40_Y57_N45                          ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~1                                                                                                                                                                                ; LABCELL_X33_Y50_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X29_Y54_N51                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                             ; LABCELL_X17_Y56_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_last2~1                                                                                                                                                                                   ; LABCELL_X19_Y58_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_lastv[2]~2                                                                                                                                                                                ; LABCELL_X24_Y57_N18                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~1                                                                                                                                                                                ; LABCELL_X33_Y50_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X25_Y35_N26                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                ; LABCELL_X23_Y57_N0                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                ; LABCELL_X24_Y57_N24                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; LABCELL_X24_Y56_N18                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; LABCELL_X18_Y58_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X29_Y56_N50                               ; 400     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_shift[124]~8                                                                                                                                                                              ; LABCELL_X40_Y59_N18                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_shift[14]~4                                                                                                                                                                               ; LABCELL_X37_Y57_N39                          ; 162     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y43_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X20_Y45_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y35_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; MLABCELL_X28_Y56_N54                         ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                ; LABCELL_X29_Y57_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X29_Y52_N48                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                ; MLABCELL_X25_Y57_N9                          ; 26      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                ; MLABCELL_X25_Y49_N0                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X27_Y53_N32                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X31_Y56_N35                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X31_Y56_N17                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X31_Y56_N25                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X31_Y56_N8                                ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X23_Y41_N40                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X24_Y41_N49                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; MLABCELL_X28_Y57_N57                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 131     ; Clock                                               ; yes    ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 85      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; MLABCELL_X21_Y71_N24                         ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; LABCELL_X23_Y67_N9                           ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|Equal0~8                                                                                                                                                                            ; MLABCELL_X21_Y51_N45                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|Equal1~6                                                                                                                                                                            ; LABCELL_X18_Y48_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X19_Y55_N41                               ; 141     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                      ; LABCELL_X17_Y58_N33                          ; 136     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out_r[0]~0                                                                                                                                                    ; LABCELL_X17_Y58_N36                          ; 168     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; LABCELL_X22_Y64_N54                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; LABCELL_X17_Y50_N54                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; LABCELL_X29_Y64_N15                          ; 12      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                             ; LABCELL_X17_Y58_N21                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X22_Y68_N44                               ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                             ; LABCELL_X22_Y68_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0~1                                                                                                                                                  ; LABCELL_X27_Y68_N21                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; LABCELL_X31_Y68_N33                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; LABCELL_X30_Y66_N48                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; LABCELL_X17_Y58_N15                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; LABCELL_X22_Y68_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[4]~0                                                                                                                                                                ; LABCELL_X35_Y63_N3                           ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[4]~1                                                                                                                                                                ; LABCELL_X35_Y63_N18                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                  ; LABCELL_X35_Y63_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X29_Y64_N29                               ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X29_Y64_N14                               ; 343     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X37_Y66_N24                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X36_Y66_N14                               ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X37_Y66_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X37_Y66_N32                               ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_dis~0                                                                                                                                                                                               ; MLABCELL_X21_Y47_N42                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                               ; MLABCELL_X21_Y47_N6                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cmd[5]~0                                                                                                                                                                                                ; MLABCELL_X21_Y49_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; coef_addr[2]~0                                                                                                                                                                                          ; LABCELL_X23_Y47_N39                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~0                                                                                                                                                                                                  ; MLABCELL_X25_Y50_N39                         ; 41      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~29                                                                                                                                                                                                 ; LABCELL_X13_Y13_N36                          ; 12      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~30                                                                                                                                                                                                 ; LABCELL_X31_Y50_N24                          ; 359     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~70                                                                                                                                                                                                 ; MLABCELL_X25_Y50_N36                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; MLABCELL_X28_Y15_N3                          ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|hs_len[15]~0                                                                                                                                                                           ; MLABCELL_X28_Y15_N15                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|line_len[2]~0                                                                                                                                                                          ; MLABCELL_X28_Y15_N42                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X29_Y14_N51                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|hs_len[2]~0                                                                                                                                                                             ; LABCELL_X29_Y14_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                           ; LABCELL_X29_Y14_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                ; LABCELL_X46_Y62_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                ; LABCELL_X45_Y62_N42                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; LABCELL_X46_Y62_N51                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                    ; LABCELL_X45_Y62_N21                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X46_Y58_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X42_Y53_N38                               ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; LABCELL_X46_Y61_N48                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                 ; LABCELL_X46_Y61_N24                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X46_Y58_N26                               ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Clks.enPhi2~0                                                                                                                                                                                   ; LABCELL_X53_Y14_N3                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal10~8                                                                                                                                                                                       ; LABCELL_X30_Y24_N12                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|Equal9~6                                                                                                                                                                                        ; MLABCELL_X28_Y24_N30                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|WideXor0                                                                                                                                                                                        ; MLABCELL_X21_Y30_N51                         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|WideXor1                                                                                                                                                                                        ; LABCELL_X22_Y32_N0                           ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_cr[0]~0                                                                                                                                                                    ; MLABCELL_X39_Y20_N51                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_rx_cnt[0]~1                                                                                                                                                                ; LABCELL_X43_Y20_N15                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_rx_cnt[0]~2                                                                                                                                                                ; LABCELL_X40_Y20_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_rx_data[0]~0                                                                                                                                                               ; LABCELL_X43_Y20_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_rx_shift_reg[0]~1                                                                                                                                                          ; LABCELL_X43_Y20_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_tx_data[5]~0                                                                                                                                                               ; MLABCELL_X39_Y20_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:kbd_acia|serial_tx_shift_reg[9]~5                                                                                                                                                          ; LABCELL_X40_Y20_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_cr[0]~0                                                                                                                                                                   ; LABCELL_X37_Y21_N12                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_rx_cnt[2]~0                                                                                                                                                               ; MLABCELL_X39_Y19_N33                         ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_rx_cnt[2]~1                                                                                                                                                               ; LABCELL_X37_Y19_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_rx_data[0]~0                                                                                                                                                              ; MLABCELL_X39_Y19_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_rx_shift_reg[0]~1                                                                                                                                                         ; MLABCELL_X39_Y19_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_tx_data[5]~0                                                                                                                                                              ; LABCELL_X36_Y21_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|acia:midi_acia|serial_tx_shift_reg[2]~6                                                                                                                                                         ; LABCELL_X36_Y21_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always10~0                                                                                                                                                                                      ; LABCELL_X45_Y32_N6                           ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always14~0                                                                                                                                                                                      ; MLABCELL_X52_Y13_N42                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always2~0                                                                                                                                                                                       ; LABCELL_X29_Y23_N48                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|always3~0                                                                                                                                                                                       ; LABCELL_X29_Y23_N21                          ; 26      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|clk_2_en                                                                                                                                                                                        ; FF_X35_Y19_N32                               ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cnt[2]~0                                                                                                                                                                                        ; MLABCELL_X47_Y32_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~7                                                                                                                                                                                          ; LABCELL_X61_Y14_N39                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|comb~8                                                                                                                                                                                          ; LABCELL_X61_Y14_N9                           ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dio_data_addr[11]~5                                                                                                                                                                             ; LABCELL_X42_Y20_N21                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dio_data_addr[22]~15                                                                                                                                                                            ; LABCELL_X42_Y20_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dio_data_addr~13                                                                                                                                                                                ; LABCELL_X42_Y20_N3                           ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dio_download                                                                                                                                                                                    ; FF_X42_Y20_N14                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[0][7]~11                                                                                                                                                        ; LABCELL_X53_Y21_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[1][7]~12                                                                                                                                                        ; LABCELL_X48_Y21_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[2][7]~8                                                                                                                                                         ; LABCELL_X48_Y21_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[3][0]~0                                                                                                                                                         ; LABCELL_X46_Y21_N36                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[3][2]~9                                                                                                                                                         ; LABCELL_X48_Y21_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[4][0]~7                                                                                                                                                         ; LABCELL_X48_Y21_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[5][0]~5                                                                                                                                                         ; LABCELL_X48_Y21_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[6][0]~6                                                                                                                                                         ; LABCELL_X48_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[7][0]~4                                                                                                                                                         ; LABCELL_X48_Y21_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[8][0]~2                                                                                                                                                         ; LABCELL_X48_Y21_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|cmd_parameter[9][0]~1                                                                                                                                                         ; LABCELL_X48_Y21_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|acsi:acsi|target[2]~1                                                                                                                                                                   ; LABCELL_X46_Y21_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|comb~0                                                                                                                                                                                  ; MLABCELL_X47_Y18_N27                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|cpu_dma_mode_direction_toggle                                                                                                                                                           ; FF_X47_Y19_N29                               ; 23      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|cpu_scnt_write_strobe                                                                                                                                                                   ; FF_X50_Y19_N38                               ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|dma_mode[1]                                                                                                                                                                             ; FF_X47_Y24_N26                               ; 29      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|dma_mode[1]~0                                                                                                                                                                           ; MLABCELL_X47_Y19_N30                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|dma_scnt_next[6]~0                                                                                                                                                                      ; LABCELL_X50_Y18_N51                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|dma_scnt_write_strobe                                                                                                                                                                   ; MLABCELL_X47_Y20_N33                         ; 19      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|fdc_fifo_in[0]~0                                                                                                                                                                        ; LABCELL_X48_Y18_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|fdc_fifo_in[8]~1                                                                                                                                                                        ; LABCELL_X48_Y16_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|dma:dma|word_out_cnt[6]~0                                                                                                                                                                       ; MLABCELL_X47_Y20_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|Equal66~0                                                                                                                                                                       ; LABCELL_X48_Y20_N33                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|always1~0                                                                                                                                                                       ; LABCELL_X37_Y28_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|always1~1                                                                                                                                                                       ; LABCELL_X46_Y28_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|cmd[1]~0                                                                                                                                                                        ; LABCELL_X46_Y22_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|comb~2                                                                                                                                                                          ; LABCELL_X42_Y28_N36                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|crcval[2]~1                                                                                                                                                                     ; LABCELL_X46_Y25_N48                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|crcval~0                                                                                                                                                                        ; LABCELL_X46_Y25_N51                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|data_in[7]~0                                                                                                                                                                    ; LABCELL_X46_Y22_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|data_in_strobe                                                                                                                                                                  ; FF_X43_Y27_N59                               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt[10]~2                                                                                                                                                         ; LABCELL_X46_Y25_N42                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|data_transfer_cnt[10]~3                                                                                                                                                         ; LABCELL_X45_Y25_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|delay_cnt[18]~8                                                                                                                                                                 ; LABCELL_X40_Y26_N54                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|delay_cnt[20]~5                                                                                                                                                                 ; LABCELL_X40_Y26_N42                          ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|fifo_cpuptr[7]~0                                                                                                                                                                ; LABCELL_X43_Y27_N54                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|fifo_cpuptr[7]~1                                                                                                                                                                ; LABCELL_X40_Y28_N57                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|Equal6~4                                                                                                                                                   ; MLABCELL_X34_Y22_N57                         ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|LessThan4~8                                                                                                                                                ; LABCELL_X36_Y22_N42                          ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|always0~0                                                                                                                                                  ; MLABCELL_X34_Y22_N54                         ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|always5~0                                                                                                                                                  ; MLABCELL_X34_Y27_N36                         ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|byte_clk_en                                                                                                                                                ; FF_X34_Y22_N53                               ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|current_sector[1]~2                                                                                                                                        ; LABCELL_X37_Y25_N39                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|current_track[0]~2                                                                                                                                         ; LABCELL_X46_Y23_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_cnt[14]~0                                                                                                                                      ; MLABCELL_X34_Y22_N27                         ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|index_pulse_start                                                                                                                                          ; FF_X34_Y22_N5                                ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|rate[3]~5                                                                                                                                                  ; LABCELL_X37_Y24_N12                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[0].floppy|spin_up_counter[16]~4                                                                                                                                      ; LABCELL_X37_Y26_N3                           ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|Equal6~4                                                                                                                                                   ; LABCELL_X40_Y21_N18                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|LessThan4~8                                                                                                                                                ; MLABCELL_X52_Y22_N48                         ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|always0~0                                                                                                                                                  ; LABCELL_X40_Y21_N36                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|always5~0                                                                                                                                                  ; LABCELL_X50_Y27_N12                          ; 38      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|byte_clk_en                                                                                                                                                ; FF_X40_Y21_N8                                ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_sector[1]~2                                                                                                                                        ; LABCELL_X40_Y22_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|current_track[0]~2                                                                                                                                         ; LABCELL_X46_Y23_N30                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_cnt[4]~0                                                                                                                                       ; LABCELL_X40_Y21_N21                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|index_pulse_start                                                                                                                                          ; FF_X42_Y21_N50                               ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|rate[3]~5                                                                                                                                                  ; LABCELL_X50_Y22_N51                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|floppy:fdd[1].floppy|spin_up_counter[10]~7                                                                                                                                      ; LABCELL_X46_Y27_N33                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|motor_spin_up_sequence[1]~0                                                                                                                                                     ; LABCELL_X40_Y24_N9                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|notready_wait~0                                                                                                                                                                 ; LABCELL_X43_Y27_N3                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|sector[5]~0                                                                                                                                                                     ; LABCELL_X46_Y22_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|sector_inc_strobe                                                                                                                                                               ; FF_X40_Y26_N53                               ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|step_dir~6                                                                                                                                                                      ; LABCELL_X45_Y26_N36                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|step_in~0                                                                                                                                                                       ; LABCELL_X40_Y24_N6                           ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|step_pulse_cnt[12]~1                                                                                                                                                            ; LABCELL_X42_Y25_N0                           ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|step_rate_cnt[9]~4                                                                                                                                                              ; LABCELL_X40_Y25_N27                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|step_to[7]~0                                                                                                                                                                    ; LABCELL_X46_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|track[3]~3                                                                                                                                                                      ; LABCELL_X40_Y24_N45                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fdc1772:fdc1772|track[3]~7                                                                                                                                                                      ; LABCELL_X48_Y24_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68_phi1~0                                                                                                                                                                                     ; LABCELL_X53_Y10_N54                          ; 51      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|BRi~0                                                                                                                                                                               ; LABCELL_X62_Y16_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|Ir[0]~0                                                                                                                                                                             ; MLABCELL_X72_Y16_N36                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|Ird[14]                                                                                                                                                                             ; FF_X72_Y15_N32                               ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|always10~0                                                                                                                                                                          ; MLABCELL_X72_Y16_N39                         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|always10~1                                                                                                                                                                          ; LABCELL_X66_Y13_N24                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|busControl:busControl|isRmcReg~0                                                                                                                                                    ; LABCELL_X64_Y14_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|busControl:busControl|rLDS~2                                                                                                                                                        ; LABCELL_X64_Y14_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|enT1                                                                                                                                                                                ; LABCELL_X64_Y14_N24                          ; 129     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|enT2                                                                                                                                                                                ; LABCELL_X66_Y16_N30                          ; 107     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|enT3                                                                                                                                                                                ; LABCELL_X66_Y14_N48                          ; 87      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|enT4                                                                                                                                                                                ; LABCELL_X64_Y14_N0                           ; 89      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Ath[0]~0                                                                                                                                                            ; LABCELL_X63_Y9_N45                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|Atl[0]~0                                                                                                                                                            ; LABCELL_X68_Y13_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|PcH[11]~1                                                                                                                                                           ; LABCELL_X67_Y10_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|PcL[0]~1                                                                                                                                                            ; LABCELL_X66_Y10_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|abl2Pcl~0                                                                                                                                                           ; LABCELL_X67_Y10_N12                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|alub[15]~0                                                                                                                                                          ; MLABCELL_X72_Y12_N21                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|always9~0                                                                                                                                                           ; MLABCELL_X72_Y13_N18                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|aob[15]~2                                                                                                                                                           ; LABCELL_X64_Y14_N21                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|auReg[14]~0                                                                                                                                                         ; LABCELL_X64_Y13_N21                          ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|always0~0                                                                                                                                             ; LABCELL_X61_Y15_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|always1~0                                                                                                                                             ; LABCELL_X70_Y13_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|byteMux                                                                                                                                               ; FF_X62_Y15_N2                                ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dbin[0]~2                                                                                                                                             ; LABCELL_X62_Y15_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dbin[8]~1                                                                                                                                             ; LABCELL_X62_Y15_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dbin~0                                                                                                                                                ; LABCELL_X62_Y15_N33                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|dob~0                                                                                                                                                 ; LABCELL_X68_Y13_N12                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dataIo:dataIo|xToIrc~1                                                                                                                                              ; LABCELL_X62_Y15_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|dcrOutput[0]~0                                                                                                                                                      ; LABCELL_X74_Y11_N27                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|alue[1]~2                                                                                                                                              ; LABCELL_X79_Y11_N15                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|fx68kAlu:alu|ccrCore[2]~0                                                                                                                                           ; MLABCELL_X78_Y14_N54                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[0][0]~5                                                                                                                                                     ; LABCELL_X67_Y7_N12                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[10][0]~23                                                                                                                                                   ; MLABCELL_X65_Y5_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[11][0]~27                                                                                                                                                   ; LABCELL_X64_Y4_N57                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[12][14]~15                                                                                                                                                  ; LABCELL_X63_Y6_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[13][15]~19                                                                                                                                                  ; MLABCELL_X65_Y7_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[14][15]~31                                                                                                                                                  ; LABCELL_X68_Y6_N54                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[15][15]~35                                                                                                                                                  ; LABCELL_X66_Y4_N42                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[16][15]~37                                                                                                                                                  ; LABCELL_X66_Y8_N15                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[17][15]~3                                                                                                                                                   ; LABCELL_X66_Y8_N3                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[1][0]~9                                                                                                                                                     ; LABCELL_X68_Y8_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[2][0]~21                                                                                                                                                    ; LABCELL_X63_Y5_N15                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[3][0]~25                                                                                                                                                    ; LABCELL_X64_Y5_N30                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[4][0]~13                                                                                                                                                    ; LABCELL_X67_Y5_N30                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[5][0]~17                                                                                                                                                    ; LABCELL_X67_Y5_N33                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[6][0]~29                                                                                                                                                    ; LABCELL_X64_Y6_N6                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[7][0]~33                                                                                                                                                    ; LABCELL_X68_Y4_N33                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[8][0]~7                                                                                                                                                     ; MLABCELL_X65_Y7_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H[9][0]~11                                                                                                                                                    ; LABCELL_X66_Y6_N18                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~10                                                                                                                                                          ; LABCELL_X66_Y6_N21                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~12                                                                                                                                                          ; LABCELL_X68_Y5_N57                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~14                                                                                                                                                          ; LABCELL_X70_Y7_N54                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~16                                                                                                                                                          ; LABCELL_X68_Y5_N6                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~18                                                                                                                                                          ; LABCELL_X70_Y7_N15                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~2                                                                                                                                                           ; LABCELL_X66_Y8_N33                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~20                                                                                                                                                          ; LABCELL_X70_Y5_N0                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~22                                                                                                                                                          ; LABCELL_X70_Y7_N42                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~24                                                                                                                                                          ; LABCELL_X70_Y7_N48                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~26                                                                                                                                                          ; LABCELL_X70_Y7_N6                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~28                                                                                                                                                          ; LABCELL_X70_Y7_N0                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~30                                                                                                                                                          ; LABCELL_X68_Y6_N57                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~32                                                                                                                                                          ; LABCELL_X70_Y7_N24                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~34                                                                                                                                                          ; LABCELL_X70_Y7_N21                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~36                                                                                                                                                          ; LABCELL_X66_Y8_N9                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~4                                                                                                                                                           ; LABCELL_X70_Y7_N3                            ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~6                                                                                                                                                           ; LABCELL_X70_Y7_N30                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68H~8                                                                                                                                                           ; LABCELL_X70_Y7_N39                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[0][0]~111                                                                                                                                                   ; LABCELL_X75_Y6_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[0][8]~19                                                                                                                                                    ; LABCELL_X74_Y8_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[10][0]~135                                                                                                                                                  ; LABCELL_X77_Y6_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[10][8]~45                                                                                                                                                   ; LABCELL_X74_Y8_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[11][0]~141                                                                                                                                                  ; MLABCELL_X72_Y7_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[11][8]~88                                                                                                                                                   ; LABCELL_X74_Y8_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[12][0]~125                                                                                                                                                  ; LABCELL_X75_Y7_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[12][8]~50                                                                                                                                                   ; LABCELL_X74_Y8_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[13][0]~130                                                                                                                                                  ; LABCELL_X75_Y7_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[13][8]~93                                                                                                                                                   ; LABCELL_X75_Y8_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[14][0]~146                                                                                                                                                  ; LABCELL_X77_Y7_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[14][8]~56                                                                                                                                                   ; LABCELL_X74_Y8_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[15][0]~152                                                                                                                                                  ; LABCELL_X73_Y7_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[15][8]~98                                                                                                                                                   ; LABCELL_X74_Y8_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[16][0]~155                                                                                                                                                  ; MLABCELL_X72_Y8_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[16][8]~103                                                                                                                                                  ; LABCELL_X74_Y8_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[17][0]~108                                                                                                                                                  ; LABCELL_X71_Y6_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[17][8]~14                                                                                                                                                   ; LABCELL_X74_Y8_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[1][0]~117                                                                                                                                                   ; LABCELL_X73_Y6_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[1][8]~61                                                                                                                                                    ; LABCELL_X74_Y8_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[2][0]~132                                                                                                                                                   ; MLABCELL_X72_Y7_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[2][8]~25                                                                                                                                                    ; LABCELL_X74_Y8_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[3][0]~138                                                                                                                                                   ; LABCELL_X75_Y6_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[3][8]~66                                                                                                                                                    ; LABCELL_X74_Y8_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[4][0]~122                                                                                                                                                   ; LABCELL_X75_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[4][8]~30                                                                                                                                                    ; LABCELL_X74_Y8_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[5][0]~127                                                                                                                                                   ; MLABCELL_X72_Y7_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[5][8]~72                                                                                                                                                    ; LABCELL_X74_Y8_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[6][0]~144                                                                                                                                                   ; LABCELL_X77_Y7_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[6][8]~35                                                                                                                                                    ; LABCELL_X74_Y8_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[7][0]~149                                                                                                                                                   ; LABCELL_X77_Y6_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[7][8]~77                                                                                                                                                    ; LABCELL_X74_Y8_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[8][0]~114                                                                                                                                                   ; LABCELL_X73_Y6_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[8][8]~40                                                                                                                                                    ; LABCELL_X74_Y8_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[9][0]~119                                                                                                                                                   ; LABCELL_X71_Y6_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|excUnit:excUnit|regs68L[9][8]~83                                                                                                                                                    ; LABCELL_X75_Y8_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|ftu[9]~7                                                                                                                                                                            ; LABCELL_X70_Y14_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|ftu~0                                                                                                                                                                               ; LABCELL_X66_Y14_N45                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|iIpl[1]~0                                                                                                                                                                           ; LABCELL_X63_Y15_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|inl[2]~1                                                                                                                                                                            ; LABCELL_X67_Y13_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|microAddr[9]~0                                                                                                                                                                      ; LABCELL_X68_Y16_N57                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|microLatch[9]~0                                                                                                                                                                     ; LABCELL_X66_Y14_N12                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.abh2Ath                                                                                                                                                    ; FF_X64_Y13_N26                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dbd2Alub                                                                                                                                                   ; FF_X72_Y13_N29                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nDecoder3:nDecoder|Nanod.dbl2Atl                                                                                                                                                    ; FF_X68_Y13_N35                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nanoLatch[0]~1                                                                                                                                                                      ; MLABCELL_X65_Y15_N51                         ; 81      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nanoLatch[0]~2                                                                                                                                                                      ; LABCELL_X66_Y16_N57                          ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|nanoLatch[55]                                                                                                                                                                       ; FF_X65_Y13_N41                               ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|pswI[2]~1                                                                                                                                                                           ; LABCELL_X67_Y14_N36                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|pswT~1                                                                                                                                                                              ; LABCELL_X67_Y13_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|rFC[2]~1                                                                                                                                                                            ; LABCELL_X64_Y14_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|sequencer:sequencer|always4~0                                                                                                                                                       ; MLABCELL_X72_Y16_N42                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|fx68k:fx68k|sequencer:sequencer|always4~1                                                                                                                                                       ; LABCELL_X70_Y16_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_b~0                                                                                                                                                                ; LABCELL_X36_Y32_N21                          ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_g~0                                                                                                                                                                ; LABCELL_X36_Y32_N51                          ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gamma_fast:gamma|gamma_curve_r~0                                                                                                                                                                ; LABCELL_X36_Y32_N54                          ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|JOYWL                                                                                                                                                                             ; LABCELL_X48_Y19_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|always12~0                                                                                                                                                                        ; LABCELL_X60_Y15_N33                          ; 6       ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|always14~0                                                                                                                                                                        ; MLABCELL_X39_Y9_N12                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|always17~0                                                                                                                                                                        ; LABCELL_X36_Y9_N51                           ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|always2~0                                                                                                                                                                         ; LABCELL_X51_Y15_N6                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|m2clock_en_p                                                                                                                                                  ; MLABCELL_X39_Y12_N15                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz16_s                                                                                                                                                       ; FF_X42_Y11_N20                               ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz4_en                                                                                                                                                       ; FF_X57_Y17_N56                               ; 72      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz8_en1                                                                                                                                                      ; FF_X53_Y10_N2                                ; 141     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_s|mhz8_en2                                                                                                                                                      ; FF_X53_Y10_N59                               ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|clockgen:clockgen_t|mhz16_s                                                                                                                                                       ; FF_X45_Y12_N41                               ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|comb~15                                                                                                                                                                           ; LABCELL_X37_Y10_N6                           ; 110     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|comb~19                                                                                                                                                                           ; MLABCELL_X52_Y9_N30                          ; 19      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|comb~22                                                                                                                                                                           ; LABCELL_X37_Y10_N9                           ; 93      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|cycsel_en~0                                                                                                                                                                       ; LABCELL_X40_Y12_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|hdec[4]~0                                                                                                                                                                         ; LABCELL_X42_Y12_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|ias~0                                                                                                                                                                             ; MLABCELL_X52_Y13_N6                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|c1_en_p~0                                                                                                                                                   ; LABCELL_X42_Y8_N30                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|cmap                                                                                                                                                        ; MLABCELL_X52_Y9_N33                          ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|pk031                                                                                                                                                       ; FF_X42_Y8_N50                                ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|ramsel                                                                                                                                                      ; LABCELL_X53_Y10_N15                          ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:sframe_l|q[0]~0                                                                                                                                     ; LABCELL_X42_Y8_N51                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|mcucontrol:mcucontrol|stlatch:sint_l|q~1                                                                                                                                          ; LABCELL_X42_Y8_N0                            ; 10      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|p8001_s~0                                                                                                                                                                         ; MLABCELL_X52_Y13_N0                          ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|sft[1]~0                                                                                                                                                                          ; LABCELL_X42_Y8_N54                           ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|snd[12]~1                                                                                                                                                                         ; LABCELL_X42_Y8_N15                           ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|vdec[4]~0                                                                                                                                                                         ; LABCELL_X37_Y10_N27                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstmcu:gstmcu|vertclk_en~0                                                                                                                                                                      ; LABCELL_X37_Y9_N33                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|B[0]~0                                                                                                                                                                    ; LABCELL_X36_Y16_N30                          ; 26      ; Clock enable, Read enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|Equal0~0                                                                                                                                                                  ; LABCELL_X31_Y21_N15                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|Equal23~2                                                                                                                                                                 ; LABCELL_X36_Y11_N24                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|audio_right[4]~0                                                                                                                                                          ; LABCELL_X37_Y12_N48                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|fifo~2                                                                                                                                                                    ; LABCELL_X36_Y12_N33                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_cnt[0]~1                                                                                                                                                               ; MLABCELL_X39_Y18_N33                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_data_in[0]~0                                                                                                                                                           ; MLABCELL_X39_Y18_N54                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_data_reg[0]~0                                                                                                                                                          ; MLABCELL_X39_Y18_N3                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_data_write                                                                                                                                                             ; FF_X39_Y18_N26                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_data_write~0                                                                                                                                                           ; MLABCELL_X39_Y18_N51                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_mask_reg[3]~1                                                                                                                                                          ; MLABCELL_X39_Y18_N21                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|mw_mask_write                                                                                                                                                             ; FF_X39_Y18_N29                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~100                                                                                                                                                             ; LABCELL_X46_Y15_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~101                                                                                                                                                             ; LABCELL_X43_Y15_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~102                                                                                                                                                             ; LABCELL_X43_Y15_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~103                                                                                                                                                             ; LABCELL_X43_Y15_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~84                                                                                                                                                              ; LABCELL_X43_Y16_N0                           ; 17      ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~85                                                                                                                                                              ; LABCELL_X43_Y15_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~87                                                                                                                                                              ; LABCELL_X43_Y16_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~89                                                                                                                                                              ; LABCELL_X40_Y16_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~90                                                                                                                                                              ; LABCELL_X43_Y15_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~91                                                                                                                                                              ; LABCELL_X43_Y15_N45                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~92                                                                                                                                                              ; LABCELL_X45_Y16_N42                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~93                                                                                                                                                              ; LABCELL_X42_Y17_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~94                                                                                                                                                              ; LABCELL_X43_Y15_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~95                                                                                                                                                              ; LABCELL_X43_Y16_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~96                                                                                                                                                              ; LABCELL_X42_Y13_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~97                                                                                                                                                              ; LABCELL_X43_Y13_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|palette_r~99                                                                                                                                                              ; LABCELL_X42_Y13_N12                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|pclk_en~0                                                                                                                                                                 ; MLABCELL_X39_Y18_N57                         ; 143     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|pix_cntr[0]~2                                                                                                                                                             ; LABCELL_X33_Y15_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|pixel_offset[0]~1                                                                                                                                                         ; LABCELL_X42_Y16_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|Reload                                                                                                                                        ; FF_X33_Y14_N14                               ; 69      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|shifter_video:shifter_video|rdelay_reg[1]~0                                                                                                                               ; LABCELL_X33_Y14_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|shmode_d[0]~1                                                                                                                                                             ; LABCELL_X43_Y16_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|sndmode[0]~1                                                                                                                                                              ; LABCELL_X43_Y16_N18                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|gstshifter:gstshifter|writeP[0]~1                                                                                                                                                               ; LABCELL_X36_Y12_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|byte_cnt[5]~2                                                                                                                                                                   ; LABCELL_X51_Y24_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|cmd[0]~0                                                                                                                                                                        ; LABCELL_X50_Y24_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|dio_in_strobe~0                                                                                                                                                                 ; LABCELL_X50_Y24_N51                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|dio_out_strobe~0                                                                                                                                                                ; LABCELL_X50_Y24_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|dma_nak~0                                                                                                                                                                       ; MLABCELL_X47_Y28_N57                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|dma_status[4]~2                                                                                                                                                                 ; MLABCELL_X47_Y28_N27                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|io_dout[10]~2                                                                                                                                                                   ; LABCELL_X50_Y24_N54                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|io_dout[1]~0                                                                                                                                                                    ; LABCELL_X50_Y24_N21                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_ext:hps_ext|io_dout[1]~1                                                                                                                                                                    ; LABCELL_X50_Y24_N3                           ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~0                                                                                                                                                                        ; LABCELL_X45_Y32_N9                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~3                                                                                                                                                                        ; LABCELL_X45_Y32_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder6~4                                                                                                                                                                        ; LABCELL_X45_Y32_N18                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~0                                                                                                                                                                         ; LABCELL_X45_Y32_N24                          ; 60      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal56~2                                                                                                                                                                         ; LABCELL_X42_Y36_N51                          ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[2]~4                                                                                                                                                                     ; LABCELL_X36_Y32_N6                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~0                                                                                                                                                                          ; LABCELL_X40_Y32_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[15]~3                                                                                                                                                              ; LABCELL_X40_Y38_N24                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[15]~5                                                                                                                                                              ; LABCELL_X40_Y36_N30                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[21]~2                                                                                                                                                              ; LABCELL_X40_Y36_N39                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[24]~0                                                                                                                                                              ; LABCELL_X40_Y37_N42                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~0                                                                                                                                                                ; LABCELL_X45_Y36_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~1                                                                                                                                                                ; LABCELL_X45_Y36_N3                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X40_Y32_N56                               ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~0                                                                                                                                                                        ; LABCELL_X40_Y32_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_value[0]~1                                                                                                                                                                  ; LABCELL_X36_Y32_N3                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_mounted[0]~1                                                                                                                                                                  ; LABCELL_X40_Y32_N51                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[0]~4                                                                                                                                                                     ; LABCELL_X46_Y32_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[20]~3                                                                                                                                                                    ; LABCELL_X46_Y32_N0                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|info_n~0                                                                                                                                                                          ; MLABCELL_X39_Y28_N57                         ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[10]~8                                                                                                                                                                  ; LABCELL_X42_Y38_N36                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[15]~10                                                                                                                                                                 ; LABCELL_X42_Y36_N9                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[21]~3                                                                                                                                                                  ; LABCELL_X42_Y37_N6                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[21]~6                                                                                                                                                                  ; LABCELL_X40_Y36_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[15]~0                                                                                                                                                                  ; LABCELL_X42_Y36_N21                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[4]~0                                                                                                                                                                  ; LABCELL_X42_Y36_N24                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                   ; LABCELL_X46_Y32_N51                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[16]~1                                                                                                                                                                  ; LABCELL_X46_Y32_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; LABCELL_X46_Y32_N18                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[16]~1                                                                                                                                                                  ; LABCELL_X46_Y32_N27                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_2[0]~0                                                                                                                                                                   ; LABCELL_X40_Y32_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_3[0]~0                                                                                                                                                                   ; LABCELL_X40_Y32_N24                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~0                                                                                                                                                                      ; MLABCELL_X47_Y35_N45                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[16]~2                                                                                                                                                                 ; LABCELL_X45_Y36_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[16]~7                                                                                                                                                                   ; LABCELL_X46_Y32_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse[8]~6                                                                                                                                                                    ; LABCELL_X45_Y32_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_mouse_ext[0]~0                                                                                                                                                                ; LABCELL_X45_Y32_N30                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_ack[0]~2                                                                                                                                                                       ; LABCELL_X45_Y28_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[1]~0                                                                                                                                                                 ; MLABCELL_X39_Y28_N54                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_dout[0]~0                                                                                                                                                                 ; LABCELL_X42_Y28_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_rrb[0]~0                                                                                                                                                                       ; LABCELL_X45_Y32_N51                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[22]                                                                                                                                                                        ; FF_X30_Y18_N2                                ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uart_mode[0]~1                                                                                                                                                                    ; LABCELL_X45_Y32_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[5]~0                                                                                                                                                                ; LABCELL_X42_Y32_N39                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.info_n[0]~0                                                                                                                                                             ; LABCELL_X43_Y31_N39                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.tmp2[0]~0                                                                                                                                                               ; LABCELL_X45_Y32_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X35_Y35_N18                          ; 92      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; MLABCELL_X34_Y32_N39                         ; 74      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X35_Y35_N27                          ; 111     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X35_Y35_N3                           ; 45      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; LABCELL_X40_Y30_N36                          ; 76      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12]~7                                                                                                                                                  ; LABCELL_X40_Y34_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[7]~5                                                                                                                                                   ; LABCELL_X40_Y34_N0                           ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[19]~0                                                                                                                                                  ; LABCELL_X35_Y35_N21                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~1                                                                                                                                                   ; LABCELL_X35_Y35_N0                           ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X36_Y36_N39                          ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[12]~0                                                                                                                                                  ; LABCELL_X35_Y35_N33                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X36_Y36_N42                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIRAM:biram|always0~0                                                                                                                               ; LABCELL_X56_Y31_N54                          ; 1       ; Read enable, Write enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|DO[0]~0                                                                                                                 ; MLABCELL_X52_Y27_N24                         ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Decoder1~13                                                                                                             ; MLABCELL_X65_Y25_N48                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Decoder1~5                                                                                                              ; LABCELL_X57_Y26_N12                          ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Equal43~0                                                                                                               ; LABCELL_X63_Y24_N36                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|Equal53~1                                                                                                               ; LABCELL_X64_Y26_N0                           ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|WideOr1~0                                                                                                               ; LABCELL_X63_Y26_N48                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[3]~13                                                                                                                ; MLABCELL_X59_Y26_N30                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rD[15]~1                                                                                                                ; MLABCELL_X65_Y26_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rD[7]~3                                                                                                                 ; MLABCELL_X65_Y26_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[15]~0                                                                                                                ; LABCELL_X64_Y26_N54                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[15]~2                                                                                                                ; LABCELL_X70_Y27_N54                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rSp[15]~1                                                                                                               ; MLABCELL_X65_Y26_N57                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rSp~0                                                                                                                   ; MLABCELL_X65_Y26_N54                         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[13]~0                                                                                                                ; MLABCELL_X65_Y26_N42                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rT[2]~2                                                                                                                 ; MLABCELL_X65_Y26_N3                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rX[0]~0                                                                                                                 ; MLABCELL_X65_Y26_N0                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|PHASE[2]~0                                                                                                                ; MLABCELL_X65_Y27_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|Selector2~3                                                                                                               ; LABCELL_X64_Y29_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|Selector9~2                                                                                                               ; LABCELL_X64_Y29_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|comb~4                                                                                                                    ; LABCELL_X62_Y32_N27                          ; 151     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|comb~7                                                                                                                    ; LABCELL_X63_Y32_N54                          ; 106     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[18]~7                                                                                                               ; LABCELL_X67_Y27_N30                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[4]~5                                                                                                                ; LABCELL_X67_Y27_N6                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcout[7]~97                                                                                                               ; LABCELL_X71_Y27_N42                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[4]~1                                                                                                               ; LABCELL_X63_Y29_N6                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|comb~0                                                                                                                                    ; LABCELL_X66_Y27_N51                          ; 16      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|comb~1                                                                                                                                    ; LABCELL_X62_Y27_N18                          ; 140     ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|comb~2                                                                                                                                    ; LABCELL_X67_Y29_N48                          ; 140     ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|comb~3                                                                                                                                    ; MLABCELL_X65_Y27_N57                         ; 8       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR1[5]~0                                                                                                                               ; MLABCELL_X52_Y32_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR2[1]~1                                                                                                                               ; MLABCELL_X52_Y32_N51                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR3[2]~0                                                                                                                               ; MLABCELL_X52_Y32_N48                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|DDR4[6]~0                                                                                                                               ; MLABCELL_X52_Y32_N30                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO2R[0]~1                                                                                                                               ; LABCELL_X51_Y31_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO3R[1]~0                                                                                                                               ; LABCELL_X53_Y31_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_IOPort:iopt|PO4R[2]~1                                                                                                                               ; LABCELL_X51_Y31_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|Equal5~2                                                                                                                                    ; LABCELL_X51_Y28_N51                          ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|Equal6~4                                                                                                                                    ; MLABCELL_X52_Y28_N45                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|RDR[6]~4                                                                                                                                    ; LABCELL_X48_Y29_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|RDR[7]~2                                                                                                                                    ; LABCELL_X48_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|RMCR[7]~0                                                                                                                                   ; LABCELL_X53_Y29_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TDR[7]~1                                                                                                                                    ; LABCELL_X53_Y29_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TRCSR[3]                                                                                                                                    ; FF_X52_Y29_N8                                ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|TRCSR[4]~1                                                                                                                                  ; LABCELL_X51_Y30_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|always0~2                                                                                                                                   ; LABCELL_X50_Y29_N27                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_SCI:sci|txsr[8]~0                                                                                                                                   ; LABCELL_X51_Y28_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frc~1                                                                                                                                   ; LABCELL_X56_Y31_N9                           ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|frt[7]~1                                                                                                                                ; LABCELL_X56_Y31_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|icr[15]~3                                                                                                                               ; LABCELL_X51_Y30_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|icr[7]~1                                                                                                                                ; LABCELL_X56_Y31_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|oce~1                                                                                                                                   ; LABCELL_X56_Y31_N24                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[15]~3                                                                                                                               ; LABCELL_X53_Y31_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|ocr[7]~1                                                                                                                                ; LABCELL_X51_Y30_N18                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|rmc[7]~1                                                                                                                                ; LABCELL_X56_Y31_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|last_joystick0~0                                                                                                                                                                      ; LABCELL_X48_Y31_N24                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|last_mouse_atari~0                                                                                                                                                                    ; LABCELL_X46_Y31_N3                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|always1~0                                                                                                                                                                     ; LABCELL_X46_Y34_N42                          ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_x[4]~0                                                                                                                                                                  ; MLABCELL_X47_Y33_N30                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_x_cnt[0]~3                                                                                                                                                              ; MLABCELL_X47_Y33_N18                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y[6]~0                                                                                                                                                                  ; MLABCELL_X47_Y34_N6                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_y_cnt[0]~3                                                                                                                                                              ; MLABCELL_X47_Y34_N24                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_z[0]~2                                                                                                                                                                  ; LABCELL_X46_Y34_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_z[0]~4                                                                                                                                                                  ; LABCELL_X46_Y34_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_z[15]                                                                                                                                                                   ; FF_X45_Y33_N11                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd:ikbd|ps2:ps2|mouse_z_down~0                                                                                                                                                                ; MLABCELL_X47_Y33_N15                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ikbd_reset                                                                                                                                                                                      ; FF_X60_Y27_N8                                ; 481     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|init                                                                                                                                                                                            ; LABCELL_X37_Y10_N51                          ; 360     ; Async. clear, Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|Equal0~5                                                                                                                                                                ; LABCELL_X27_Y23_N30                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|always1~0                                                                                                                                                               ; LABCELL_X29_Y23_N6                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|always2~0                                                                                                                                                               ; MLABCELL_X28_Y23_N15                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|ce_in                                                                                                                                                                   ; FF_X28_Y23_N35                               ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|hs_max[0]~0                                                                                                                                                             ; LABCELL_X29_Y23_N51                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|linedoubler:linedoubler|hs_rise[0]~0                                                                                                                                                            ; LABCELL_X29_Y23_N9                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_CTRL:I_USART_CTRL|RE~0                                                                                                                                            ; LABCELL_X60_Y18_N3                           ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_CTRL:I_USART_CTRL|SOUT_CONFIG~0                                                                                                                                   ; LABCELL_X63_Y18_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_CTRL:I_USART_CTRL|UDR_RB[7]~3                                                                                                                                     ; LABCELL_X63_Y19_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|BITCNT[0]~2                                                                                                                                    ; MLABCELL_X65_Y19_N21                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|OE~0                                                                                                                                           ; LABCELL_X62_Y18_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|SHIFT_REG[7]~0                                                                                                                                 ; MLABCELL_X65_Y17_N9                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_FS_B:FIRST_READ~1                                                                                                                           ; LABCELL_X63_Y17_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:HI_FLT[0]~0                                                                                                                          ; LABCELL_X66_Y19_N36                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_SAMPLE:TIMER[2]~1                                                                                                                           ; MLABCELL_X65_Y19_N12                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_RX:I_USART_RECEIVE|\P_START_BIT:TMP[2]~1                                                                                                                          ; MLABCELL_X65_Y21_N6                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|BITCNT[2]~1                                                                                                                                   ; LABCELL_X64_Y18_N39                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|USART_TOP:usart|USART_TX:I_USART_TRANSMIT|SHIFT_REG[0]~1                                                                                                                                ; LABCELL_X64_Y18_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|aer[0]~0                                                                                                                                                                                ; LABCELL_X56_Y17_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|cen[3]                                                                                                                                                                                  ; FF_X63_Y17_N38                               ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|ddr[0]~0                                                                                                                                                                                ; MLABCELL_X59_Y19_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|gpip[0]~0                                                                                                                                                                               ; MLABCELL_X59_Y19_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|ier[0]~0                                                                                                                                                                                ; LABCELL_X56_Y17_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|ier[11]~1                                                                                                                                                                               ; LABCELL_X56_Y17_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|imr[15]~2                                                                                                                                                                               ; MLABCELL_X59_Y17_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|imr[4]~1                                                                                                                                                                                ; LABCELL_X60_Y19_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|ipr_reset[7]~11                                                                                                                                                                         ; LABCELL_X57_Y17_N30                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|ipr_reset[8]~3                                                                                                                                                                          ; MLABCELL_X59_Y19_N12                         ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|irq_vec[0]~0                                                                                                                                                                            ; MLABCELL_X59_Y20_N18                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|isr_set[14]~0                                                                                                                                                                           ; MLABCELL_X59_Y20_N3                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|CE                                                                                                                                                     ; FF_X55_Y22_N56                               ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|CEGen:ce_2m457|LessThan0~9                                                                                                                                            ; LABCELL_X57_Y21_N48                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|always0~0                                                                                                                                                             ; LABCELL_X61_Y20_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|control[3]~0                                                                                                                                                          ; MLABCELL_X59_Y19_N33                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|data[0]~0                                                                                                                                                             ; LABCELL_X62_Y22_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|down_counter[7]~2                                                                                                                                                     ; LABCELL_X62_Y22_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|prescaler_counter[3]~0                                                                                                                                                ; MLABCELL_X65_Y22_N45                         ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|prescaler_counter[3]~1                                                                                                                                                ; MLABCELL_X65_Y22_N54                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|timer_tick_r~0                                                                                                                                                        ; MLABCELL_X65_Y22_N33                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_a|timer_tick~0                                                                                                                                                          ; MLABCELL_X65_Y22_N57                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|CE                                                                                                                                                     ; FF_X65_Y21_N44                               ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|CEGen:ce_2m457|LessThan0~8                                                                                                                                            ; LABCELL_X73_Y24_N54                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|always0~0                                                                                                                                                             ; LABCELL_X61_Y21_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|control[2]~1                                                                                                                                                          ; LABCELL_X62_Y22_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|data[3]~0                                                                                                                                                             ; LABCELL_X61_Y21_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|down_counter[0]~3                                                                                                                                                     ; LABCELL_X61_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|prescaler_counter[5]~0                                                                                                                                                ; LABCELL_X63_Y22_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|prescaler_counter[5]~1                                                                                                                                                ; LABCELL_X63_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|timer_tick_r~0                                                                                                                                                        ; LABCELL_X60_Y21_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_b|timer_tick~0                                                                                                                                                          ; LABCELL_X60_Y21_N39                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|CEGen:ce_2m457|LessThan0~6                                                                                                                                            ; LABCELL_X53_Y24_N54                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|always0~0                                                                                                                                                             ; LABCELL_X60_Y19_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|control[1]~1                                                                                                                                                          ; LABCELL_X60_Y19_N45                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|data[7]~0                                                                                                                                                             ; LABCELL_X64_Y20_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|down_counter[0]~2                                                                                                                                                     ; MLABCELL_X65_Y20_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|prescaler_counter[0]~0                                                                                                                                                ; LABCELL_X64_Y21_N51                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|prescaler_counter[0]~1                                                                                                                                                ; LABCELL_X64_Y21_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|timer_tick_r~0                                                                                                                                                        ; MLABCELL_X65_Y21_N27                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_c|timer_tick~0                                                                                                                                                          ; LABCELL_X64_Y21_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|CEGen:ce_2m457|LessThan0~8                                                                                                                                            ; LABCELL_X67_Y20_N48                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|always0~0                                                                                                                                                             ; LABCELL_X60_Y19_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|data[1]~0                                                                                                                                                             ; LABCELL_X60_Y19_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|down_counter[2]~9                                                                                                                                                     ; LABCELL_X60_Y19_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|prescaler_counter[0]~0                                                                                                                                                ; LABCELL_X64_Y22_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|mfp_timer:timer_d|prescaler_counter[0]~1                                                                                                                                                ; LABCELL_X64_Y22_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mfp:mfp|vr[7]~0                                                                                                                                                                                 ; MLABCELL_X59_Y19_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mste_ctrl:mste_ctrl|mste_config[6]~0                                                                                                                                                            ; MLABCELL_X52_Y15_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32_ce_pix                                                                                                                                                                                     ; FF_X39_Y30_N17                               ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32_reset                                                                                                                                                                                      ; LABCELL_X33_Y25_N39                          ; 55      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|WideNand3                                                                                                                                                                         ; LABCELL_X37_Y30_N27                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|WideNor0                                                                                                                                                                          ; LABCELL_X33_Y31_N24                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|always5~0                                                                                                                                                                         ; LABCELL_X37_Y30_N3                           ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|always5~1                                                                                                                                                                         ; LABCELL_X36_Y30_N42                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|bcnt~3                                                                                                                                                                            ; LABCELL_X36_Y31_N12                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|clk_rate[0].cnt[0]~0                                                                                                                                                              ; MLABCELL_X59_Y23_N27                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|clk_rate[1].cnt[4]~0                                                                                                                                                              ; LABCELL_X60_Y23_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.bcnt[9]~0                                                                                                                                                               ; LABCELL_X36_Y31_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.i2c_rw~0                                                                                                                                                                ; LABCELL_X36_Y31_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.scl~0                                                                                                                                                                   ; LABCELL_X33_Y31_N48                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.sda~0                                                                                                                                                                   ; LABCELL_X33_Y31_N51                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2c_slave.tmp[0]~0                                                                                                                                                                ; MLABCELL_X34_Y31_N24                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_cnt[2]~0                                                                                                                                                             ; LABCELL_X31_Y28_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|i2s_proc.i2s_next                                                                                                                                                                 ; FF_X33_Y24_N29                               ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|lcd_data~2                                                                                                                                                                        ; MLABCELL_X34_Y30_N54                         ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_i2s_l[8]~0                                                                                                                                                                   ; LABCELL_X33_Y24_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_i2s_r[0]~0                                                                                                                                                                   ; LABCELL_X33_Y24_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_lcd_update~0                                                                                                                                                                 ; LABCELL_X36_Y31_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_mode[0]~1                                                                                                                                                                    ; LABCELL_X36_Y31_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_newmode~0                                                                                                                                                                    ; LABCELL_X36_Y31_N6                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|mt32_rom[0]~0                                                                                                                                                                     ; LABCELL_X36_Y31_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|mt32pi:mt32pi|sh[7]                                                                                                                                                                             ; FF_X33_Y31_N5                                ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|peripheral_reset                                                                                                                                                                                ; FF_X63_Y16_N17                               ; 560     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                    ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                    ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 3896    ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                    ; PLLOUTPUTCOUNTER_X89_Y8_N1                   ; 6384    ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]                                                                                                    ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 389     ; Clock                                               ; yes    ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|reset                                                                                                                                                                                           ; FF_X48_Y16_N26                               ; 408     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sd_ena~0                                                                                                                                                                                        ; LABCELL_X30_Y35_N42                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~1                                                                                                                                                                          ; LABCELL_X40_Y5_N15                           ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~2                                                                                                                                                                          ; LABCELL_X40_Y5_N42                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~3                                                                                                                                                                          ; LABCELL_X40_Y5_N45                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|Decoder0~4                                                                                                                                                                          ; LABCELL_X40_Y5_N24                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|Equal4~0                                                                                                                                                                            ; LABCELL_X45_Y11_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|addr_latch[0]~1                                                                                                                                                                     ; LABCELL_X48_Y11_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|always1~0                                                                                                                                                                           ; LABCELL_X45_Y11_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|burst_addr[0]~3                                                                                                                                                                     ; LABCELL_X43_Y10_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|din_latch[0]~0                                                                                                                                                                      ; LABCELL_X43_Y13_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|dout[0]~0                                                                                                                                                                           ; LABCELL_X45_Y11_N18                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|rom_dout[0]~2                                                                                                                                                                       ; LABCELL_X45_Y11_N48                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|rom_port~0                                                                                                                                                                          ; LABCELL_X46_Y10_N42                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_addr[2]~46                                                                                                                                                                       ; MLABCELL_X47_Y13_N0                          ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_addr[2]~5                                                                                                                                                                        ; LABCELL_X45_Y11_N30                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en                                                                                                                                                                       ; DDIOOECELL_X38_Y81_N39                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_1                                                                                                                                                           ; DDIOOECELL_X40_Y0_N5                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_10                                                                                                                                                          ; DDIOOECELL_X8_Y0_N56                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_11                                                                                                                                                          ; DDIOOECELL_X82_Y0_N62                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_12                                                                                                                                                          ; DDIOOECELL_X60_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_13                                                                                                                                                          ; DDIOOECELL_X8_Y0_N39                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_14                                                                                                                                                          ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_15                                                                                                                                                          ; DDIOOECELL_X36_Y0_N39                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_2                                                                                                                                                           ; DDIOOECELL_X32_Y81_N22                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_3                                                                                                                                                           ; DDIOOECELL_X40_Y0_N22                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_4                                                                                                                                                           ; DDIOOECELL_X60_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_5                                                                                                                                                           ; DDIOOECELL_X38_Y81_N56                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_6                                                                                                                                                           ; DDIOOECELL_X62_Y0_N56                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_7                                                                                                                                                           ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_8                                                                                                                                                           ; DDIOOECELL_X82_Y0_N45                        ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|sdram:sdram|sd_data[0]~en_Duplicate_9                                                                                                                                                           ; DDIOOECELL_X76_Y0_N5                         ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|HOP[1]~1                                                                                                                                                                    ; LABCELL_X62_Y14_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|Hog~0                                                                                                                                                                       ; LABCELL_X63_Y13_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|LineCtr[1]~1                                                                                                                                                                ; LABCELL_X60_Y12_N57                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|OP[2]~1                                                                                                                                                                     ; LABCELL_X62_Y14_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|Skew[1]~4                                                                                                                                                                   ; LABCELL_X60_Y10_N36                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|always9~0                                                                                                                                                                   ; LABCELL_X60_Y15_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltBusCtrl:bltBusCtrl|BGOn~0                                                                                                                                                ; LABCELL_X60_Y16_N21                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltBusCtrl:bltBusCtrl|busOwned                                                                                                                                              ; FF_X61_Y16_N50                               ; 94      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltBusCtrl:bltBusCtrl|extDmaReq~1                                                                                                                                           ; LABCELL_X63_Y16_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltBusCtrl:bltBusCtrl|negIas                                                                                                                                                ; LABCELL_X62_Y14_N33                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|XYZ                                                                                                                                                 ; FF_X55_Y13_N22                               ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|dstAddr[21]~4                                                                                                                                       ; LABCELL_X60_Y11_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|dstAddr[9]~2                                                                                                                                        ; LABCELL_X61_Y12_N54                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|srcAddr[13]~2                                                                                                                                       ; LABCELL_X60_Y11_N51                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|srcAddr[20]~3                                                                                                                                       ; LABCELL_X60_Y11_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|xCounter[10]~1                                                                                                                                      ; LABCELL_X60_Y11_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|xStart[0]~0                                                                                                                                         ; LABCELL_X60_Y10_N48                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltCounters:bltCounters|yCounter[14]~1                                                                                                                                      ; LABCELL_X60_Y10_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|always3~0                                                                                                                                                 ; LABCELL_X60_Y10_N21                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|always3~1                                                                                                                                                 ; LABCELL_X61_Y14_N24                          ; 1       ; Read enable                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|always4~0                                                                                                                                                 ; LABCELL_X62_Y14_N54                          ; 1       ; Read enable                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|nxtMask[0]~1                                                                                                                                              ; LABCELL_X55_Y13_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|busy                                                                                                                                                                        ; LABCELL_X60_Y15_N15                          ; 13      ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|cEndMask[14]~0                                                                                                                                                              ; LABCELL_X62_Y13_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|dstXincr[5]~0                                                                                                                                                               ; LABCELL_X61_Y13_N39                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|dstYincr[5]~0                                                                                                                                                               ; LABCELL_X55_Y12_N18                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|lEndMask[0]~0                                                                                                                                                               ; LABCELL_X55_Y13_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|rEndMask[3]~1                                                                                                                                                               ; LABCELL_X61_Y13_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|skewRegs[14]~4                                                                                                                                                              ; LABCELL_X62_Y14_N39                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|skewWr~1                                                                                                                                                                    ; LABCELL_X60_Y10_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|srcXincr[8]~0                                                                                                                                                               ; LABCELL_X51_Y12_N0                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|srcYincr[11]~0                                                                                                                                                              ; LABCELL_X55_Y12_N0                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stBlitter:stBlitter|tmoCntr[6]~0                                                                                                                                                                ; LABCELL_X63_Y16_N18                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stvid_ce                                                                                                                                                                                        ; FF_X30_Y23_N50                               ; 91      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|stvid_g[3]~0                                                                                                                                                                                    ; LABCELL_X29_Y27_N18                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|tdiv[1]~2                                                                                                                                                                                       ; LABCELL_X29_Y23_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|to[16]~1                                                                                                                                                                                        ; LABCELL_X42_Y34_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|to~0                                                                                                                                                                                            ; LABCELL_X42_Y34_N48                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|vcnt[0]~0                                                                                                                                                                                       ; LABCELL_X30_Y23_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARXG[12]~2                                                                                                                                                              ; LABCELL_X29_Y35_N9                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARYG[12]~0                                                                                                                                                              ; LABCELL_X29_Y35_N30                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|LessThan1~9                                                                                                                                                             ; MLABCELL_X28_Y36_N54                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|WideOr1                                                                                                                                                                 ; LABCELL_X29_Y37_N33                          ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                               ; LABCELL_X27_Y36_N45                          ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~1                                                                                                                                                               ; LABCELL_X29_Y35_N24                          ; 34      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~2                                                                                                                                                               ; MLABCELL_X28_Y37_N18                         ; 57      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|arxo[5]~0                                                                                                                                                               ; LABCELL_X30_Y37_N30                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[11]~3                                                                                                                                                             ; LABCELL_X27_Y36_N42                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start                                                                                                                                                               ; FF_X29_Y35_N29                               ; 84      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start~0                                                                                                                                                             ; LABCELL_X29_Y35_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[5]~0                                                                                                                                                ; LABCELL_X27_Y37_N57                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vadj[11]                                                                                                                                                                ; FF_X28_Y36_N26                               ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc[1]                                                                                                                                                                ; FF_X29_Y35_N8                                ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc~0                                                                                                                                                                 ; LABCELL_X27_Y36_N48                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[11]~0                                                                                                                                                              ; LABCELL_X27_Y36_N51                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~0                                                                                                                                        ; LABCELL_X33_Y39_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~1                                                                                                                                        ; LABCELL_X33_Y39_N15                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]~2                                                                                                                                        ; LABCELL_X31_Y38_N27                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~0                                                                                                                                            ; LABCELL_X33_Y38_N57                          ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                            ; FF_X31_Y38_N41                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[3]~1                                                                                                                                      ; LABCELL_X33_Y39_N9                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[0]~2                                                                                                                                      ; LABCELL_X33_Y38_N24                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[15]~0                                                                                                                                     ; LABCELL_X33_Y39_N36                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[23]~17                                                                                                                                    ; LABCELL_X33_Y39_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                         ; FF_X33_Y39_N29                               ; 48      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg1[11]~2                                                                                                                                    ; LABCELL_X31_Y38_N3                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[1]~3                                                                                                                                     ; LABCELL_X31_Y38_N21                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[5]~1                                                                                                                                     ; LABCELL_X30_Y36_N9                           ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                         ; FF_X31_Y38_N56                               ; 81      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[27]~0                                                                                                                            ; LABCELL_X33_Y39_N33                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                          ; LABCELL_X33_Y39_N0                           ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[7]~0                                                                                                                             ; MLABCELL_X28_Y38_N54                         ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[9]~0                                                                                                                          ; MLABCELL_X28_Y38_N39                         ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|Equal1~2                                                                                                                                                                          ; LABCELL_X30_Y14_N45                          ; 32      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|Equal2~2                                                                                                                                                                          ; LABCELL_X29_Y16_N51                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|addr[6]~1                                                                                                                                                                         ; LABCELL_X42_Y11_N36                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|addr~0                                                                                                                                                                            ; LABCELL_X29_Y14_N27                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|cnt[2]~1                                                                                                                                                                          ; MLABCELL_X39_Y6_N21                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking:viking|line~3                                                                                                                                                                            ; MLABCELL_X39_Y6_N33                          ; 3       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking_active                                                                                                                                                                                   ; FF_X39_Y12_N53                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|viking_in_use[6]~0                                                                                                                                                                              ; LABCELL_X50_Y12_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|LessThan4~17                                                                                                                                                                      ; LABCELL_X31_Y20_N24                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|addr[0]~0                                                                                                                                                                         ; MLABCELL_X34_Y17_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|always4~0                                                                                                                                                                         ; LABCELL_X31_Y19_N36                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|always4~1                                                                                                                                                                         ; LABCELL_X35_Y19_N18                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|always4~4                                                                                                                                                                         ; LABCELL_X35_Y17_N42                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|env_vol[4]~1                                                                                                                                                                      ; LABCELL_X33_Y17_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|noise_gen_op[0]~0                                                                                                                                                                 ; LABCELL_X35_Y19_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|poly17[0]~0                                                                                                                                                                       ; LABCELL_X35_Y18_N12                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|tone_gen_cnt[1][11]~0                                                                                                                                                             ; LABCELL_X33_Y19_N45                          ; 67      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[0][3]~1                                                                                                                                                                     ; LABCELL_X36_Y19_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[10][3]~13                                                                                                                                                                   ; LABCELL_X31_Y18_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[11][5]~5                                                                                                                                                                    ; MLABCELL_X34_Y17_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[12][0]~3                                                                                                                                                                    ; MLABCELL_X34_Y17_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[13][3]~20                                                                                                                                                                   ; MLABCELL_X34_Y17_N24                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[14][7]~0                                                                                                                                                                    ; LABCELL_X33_Y18_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[15][1]~8                                                                                                                                                                    ; LABCELL_X33_Y18_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[1][1]~14                                                                                                                                                                    ; LABCELL_X31_Y18_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[2][7]~4                                                                                                                                                                     ; LABCELL_X36_Y19_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[3][0]~16                                                                                                                                                                    ; LABCELL_X31_Y18_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[4][4]~2                                                                                                                                                                     ; MLABCELL_X34_Y17_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[5][1]~15                                                                                                                                                                    ; MLABCELL_X34_Y17_N48                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[6][4]~10                                                                                                                                                                    ; LABCELL_X33_Y18_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[7][6]~7                                                                                                                                                                     ; LABCELL_X33_Y18_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[8][4]~11                                                                                                                                                                    ; LABCELL_X33_Y18_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|ym2149:ym2149|ymreg[9][2]~19                                                                                                                                                                    ; LABCELL_X31_Y18_N30                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hcalc[0]~0                                                                                                                                                                                              ; LABCELL_X29_Y43_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; MLABCELL_X25_Y17_N24                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~1                                                                                                                                                                  ; MLABCELL_X21_Y17_N24                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; MLABCELL_X28_Y13_N48                         ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; MLABCELL_X21_Y17_N51                         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_height~4                                                                                                                                                                                           ; LABCELL_X31_Y44_N6                           ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; comb~23        ; VCC            ;
; hdmi_width~5                                                                                                                                                                                            ; MLABCELL_X34_Y44_N3                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hmini[11]~0                                                                                                                                                                                             ; LABCELL_X29_Y43_N24                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; io_uio                                                                                                                                                                                                  ; MLABCELL_X47_Y48_N18                         ; 145     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; led_state[0]~1                                                                                                                                                                                          ; LABCELL_X23_Y47_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; lowlat                                                                                                                                                                                                  ; FF_X21_Y47_N41                               ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; MLABCELL_X52_Y4_N33                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|btn[0]~1                                                                                                                                                                              ; MLABCELL_X52_Y4_N18                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|din[12]~1                                                                                                                                                                             ; MLABCELL_X52_Y4_N54                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|Decoder1~1                                                                                                                                                                    ; LABCELL_X56_Y2_N15                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|Decoder1~3                                                                                                                                                                    ; LABCELL_X57_Y2_N27                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|Decoder1~5                                                                                                                                                                    ; LABCELL_X56_Y2_N12                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|Decoder1~6                                                                                                                                                                    ; LABCELL_X57_Y2_N45                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X57_Y3_N48                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X57_Y2_N24                           ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; LABCELL_X23_Y16_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|Equal10~12                                                                                                                                                                                 ; LABCELL_X13_Y41_N24                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; MLABCELL_X15_Y43_N30                         ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X13_Y41_N3                           ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X7_Y42_N24                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; MLABCELL_X8_Y42_N9                           ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; LABCELL_X12_Y43_N57                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; LABCELL_X12_Y43_N3                           ; 92      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt[0]~0                                                                                                                                                                                  ; LABCELL_X18_Y42_N42                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt[0]~1                                                                                                                                                                                  ; LABCELL_X18_Y42_N6                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X8_Y42_N41                                ; 420     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|cmd[5]~3                                                                                                                                                                                   ; LABCELL_X18_Y42_N12                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[16]~0                                                                                                                                                                          ; LABCELL_X16_Y39_N9                           ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X18_Y42_N26                               ; 99      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X19_Y41_N42                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X19_Y41_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infox[0]~3                                                                                                                                                                                 ; LABCELL_X19_Y41_N51                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X19_Y41_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X18_Y42_N0                           ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[15]~19                                                                                                                                                                            ; LABCELL_X17_Y40_N45                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixcnt[13]~2                                                                                                                                                                               ; LABCELL_X7_Y42_N27                           ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixsz~5                                                                                                                                                                                    ; LABCELL_X9_Y41_N54                           ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                   ; LABCELL_X19_Y41_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|v_cnt[8]~3                                                                                                                                                                                 ; LABCELL_X16_Y43_N24                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; MLABCELL_X8_Y47_N54                          ; 45      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; MLABCELL_X6_Y48_N30                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X9_Y47_N54                           ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X4_Y52_N21                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X4_Y52_N18                           ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~10                                                                                                                                                                                  ; LABCELL_X4_Y47_N48                           ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~3                                                                                                                                                                                   ; LABCELL_X4_Y47_N36                           ; 87      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[3]~0                                                                                                                                                                                   ; LABCELL_X16_Y47_N42                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[3]~1                                                                                                                                                                                   ; LABCELL_X16_Y47_N6                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X2_Y52_N26                                ; 412     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|cmd[4]~3                                                                                                                                                                                    ; LABCELL_X16_Y47_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|h_osd_start[15]~1                                                                                                                                                                           ; MLABCELL_X8_Y47_N57                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X16_Y47_N14                               ; 90      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; MLABCELL_X15_Y48_N45                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; MLABCELL_X15_Y48_N12                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infox[11]~0                                                                                                                                                                                 ; MLABCELL_X15_Y48_N24                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoy[11]~4                                                                                                                                                                                 ; MLABCELL_X15_Y48_N48                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X16_Y47_N0                           ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_vcnt[21]~14                                                                                                                                                                             ; LABCELL_X11_Y49_N21                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixcnt[8]~3                                                                                                                                                                                 ; MLABCELL_X3_Y52_N36                          ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixsz~2                                                                                                                                                                                     ; LABCELL_X4_Y51_N42                           ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|rot[1]~1                                                                                                                                                                                    ; MLABCELL_X15_Y48_N15                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|v_cnt[3]~4                                                                                                                                                                                  ; MLABCELL_X3_Y48_N18                          ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y76_N1                   ; 1977    ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X10_Y10_N48                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~44                                             ; LABCELL_X1_Y7_N21                            ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                             ; LABCELL_X1_Y3_N6                             ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X1_Y7_N6                             ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X1_Y3_N9                             ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X10_Y11_N39                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X11_Y10_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; MLABCELL_X15_Y11_N48                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; MLABCELL_X15_Y11_N54                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X1_Y8_N18                            ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X2_Y4_N41                                 ; 10      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                        ; MLABCELL_X3_Y12_N9                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~2                        ; MLABCELL_X3_Y12_N18                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X10_Y2_N0                            ; 506     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X1_Y7_N30                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; LABCELL_X1_Y7_N48                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; MLABCELL_X6_Y7_N0                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X1_Y7_N27                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X1_Y7_N0                             ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; MLABCELL_X6_Y7_N24                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; MLABCELL_X6_Y7_N54                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; MLABCELL_X6_Y7_N30                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X1_Y7_N3                             ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; LABCELL_X1_Y7_N54                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; MLABCELL_X6_Y7_N21                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; LABCELL_X1_Y7_N42                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; MLABCELL_X6_Y7_N3                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; MLABCELL_X6_Y7_N39                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X1_Y7_N24                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; LABCELL_X1_Y7_N33                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; MLABCELL_X6_Y7_N33                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X1_Y7_N45                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X10_Y11_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; MLABCELL_X15_Y10_N51                         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~5                                               ; LABCELL_X11_Y11_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X10_Y11_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X7_Y10_N15                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X10_Y10_N30                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X7_Y10_N18                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X7_Y10_N45                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X12_Y11_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2056    ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X27_Y50_N21                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; MLABCELL_X25_Y50_N51                         ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~31                                                                                                                                                                    ; MLABCELL_X28_Y21_N48                         ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~34                                                                                                                                                                    ; LABCELL_X23_Y19_N0                           ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~35                                                                                                                                                                    ; LABCELL_X23_Y19_N57                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; LABCELL_X23_Y13_N24                          ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; MLABCELL_X25_Y15_N21                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X17_Y13_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X23_Y22_N44                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; LABCELL_X27_Y50_N42                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X27_Y50_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; MLABCELL_X28_Y21_N57                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~1                                                                                                                                                                   ; LABCELL_X23_Y19_N30                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; LABCELL_X17_Y13_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X22_Y11_N42                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X17_Y13_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X22_Y11_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; LABCELL_X17_Y13_N6                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X17_Y13_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; LABCELL_X22_Y11_N12                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; MLABCELL_X28_Y21_N45                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; MLABCELL_X25_Y23_N18                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; LABCELL_X23_Y22_N48                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; LABCELL_X13_Y12_N3                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X12_Y13_N38                               ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X12_Y13_N2                                ; 20      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X23_Y19_N20                               ; 36      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; LABCELL_X22_Y19_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~5                                                                                                                                                                ; LABCELL_X23_Y19_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; LABCELL_X24_Y19_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; MLABCELL_X28_Y21_N33                         ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X17_Y13_N48                          ; 47      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X46_Y62_N59                               ; 244     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X27_Y49_N21                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X23_Y37_N29                               ; 231     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; LABCELL_X23_Y45_N51                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[1]~1                                                                                                                                                                  ; LABCELL_X24_Y35_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]~1                                                                                                                                                                   ; MLABCELL_X28_Y29_N48                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[1]                                                                                                                                                                                                ; FF_X29_Y43_N8                                ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X29_Y43_N50                               ; 70      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X22_Y30_N42                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X22_Y30_N3                           ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X22_Y30_N48                          ; 42      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X13_Y62_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X13_Y62_N57                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X13_Y62_N12                          ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X27_Y31_N12                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                         ; LABCELL_X27_Y30_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                            ; LABCELL_X27_Y44_N18                          ; 96      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[35]~0                                                                                                                                                           ; LABCELL_X29_Y44_N48                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                         ; LABCELL_X29_Y44_N6                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]~0                                                                                                                                                         ; LABCELL_X27_Y44_N3                           ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~3                                                                                                                                                                          ; LABCELL_X43_Y49_N48                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y61_N42                         ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                             ; LABCELL_X50_Y56_N51                          ; 37      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                          ; MLABCELL_X47_Y56_N18                         ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[2]~0                                                                                                         ; LABCELL_X50_Y56_N30                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[6]~11                                                                                                   ; MLABCELL_X47_Y56_N12                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~0                                                                                                       ; MLABCELL_X47_Y56_N45                         ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 739     ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vcnt[10]~3                                                                                                                                                                                              ; LABCELL_X23_Y16_N57                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[0]~0                                                                                                                                                                                            ; LABCELL_X23_Y47_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X25_Y54_N14                               ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vs_line[0]~1                                                                                                                                                                                            ; LABCELL_X23_Y47_N24                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; LABCELL_X22_Y16_N51                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; wcalc[8]~0                                                                                                                                                                                              ; LABCELL_X29_Y43_N30                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1226    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 171     ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 131     ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]             ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 3896    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]             ; PLLOUTPUTCOUNTER_X89_Y8_N1                   ; 6384    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]             ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 389     ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; comb~23        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y76_N1                   ; 1977    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2056    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 39      ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 739     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; emu:emu|peripheral_reset                                                                                                                                                  ; 560     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 506     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                               ; Location                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88    ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                              ; M10K_X14_Y52_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X49_Y68_N0, M10K_X49_Y65_N0, M10K_X49_Y66_N0, M10K_X49_Y64_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X26_Y67_N0, M10K_X26_Y66_N0, M10K_X26_Y65_N0, M10K_X26_Y63_N0, M10K_X26_Y64_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X41_Y58_N0, M10K_X41_Y60_N0, M10K_X41_Y59_N0, M10K_X38_Y59_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_psm1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/AtariST.ram0_ascal_3ec5c344.hdl.mif            ; M10K_X26_Y41_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X14_Y49_N0, M10K_X26_Y47_N0, M10K_X38_Y50_N0, M10K_X41_Y49_N0, M10K_X38_Y47_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X14_Y48_N0, M10K_X26_Y48_N0, M10K_X38_Y49_N0, M10K_X41_Y48_N0, M10K_X41_Y46_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X14_Y51_N0, M10K_X26_Y46_N0, M10K_X38_Y51_N0, M10K_X41_Y51_N0, M10K_X38_Y46_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X14_Y50_N0, M10K_X26_Y49_N0, M10K_X38_Y52_N0, M10K_X41_Y50_N0, M10K_X38_Y48_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_ejn1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/AtariST.ram1_ascal_3ec5c344.hdl.mif            ; M10K_X26_Y39_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144  ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                              ; M10K_X41_Y55_N0, M10K_X41_Y54_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|dma:dma|altsyncram:fifo_rtl_0|altsyncram_43n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0          ; None                                              ; M10K_X49_Y18_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|fdc1772:fdc1772|fdc1772_dpram:fifo|altsyncram:ram_rtl_0|altsyncram_ae12:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; True Dual Port   ; Single Clock ; 512          ; 16           ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 512                         ; 16                          ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X41_Y28_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|fx68k:fx68k|nanoRom:nanoRom|altsyncram:nRam_rtl_0|altsyncram_p7d1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; ROM              ; Single Clock ; 336          ; 68           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 22848 ; 336                         ; 66                          ; --                          ; --                          ; 22176               ; 4           ; 0          ; db/AtariST.ram0_nanoRom_eb8e7439.hdl.mif          ; M10K_X69_Y13_N0, M10K_X69_Y12_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|fx68k:fx68k|uRom:uRom|altsyncram:uRam_rtl_0|altsyncram_brc1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; ROM              ; Single Clock ; 1024         ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 17408 ; 1024                        ; 17                          ; --                          ; --                          ; 17408               ; 2           ; 0          ; db/AtariST.ram0_uRom_41e27d.hdl.mif               ; M10K_X69_Y18_N0, M10K_X69_Y17_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_b_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                                              ; M10K_X26_Y31_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_g_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                                              ; M10K_X26_Y30_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|gamma_fast:gamma|altsyncram:gamma_curve_r_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                                              ; M10K_X26_Y32_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|gstshifter:gstshifter|altsyncram:fifo_rtl_0|altsyncram_cgi1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                              ; M10K_X38_Y12_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; emu:emu|gstshifter:gstshifter|altsyncram:palette_b_rtl_0|altsyncram_qsp1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 4            ; 16           ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 64    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X38_Y17_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|gstshifter:gstshifter|altsyncram:palette_g_rtl_0|altsyncram_qsp1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 4            ; 16           ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 64    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X38_Y17_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|gstshifter:gstshifter|altsyncram:palette_r_rtl_0|altsyncram_qsp1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 4            ; 16           ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 64    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X38_Y17_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_br51:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; ROM              ; Single Clock ; 512          ; 7            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3584  ; 512                         ; 7                           ; --                          ; --                          ; 3584                ; 1           ; 0          ; AtariST.sys_top0.rtl.mif                          ; M10K_X41_Y32_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_BIRAM:biram|altsyncram:bimem_rtl_0|altsyncram_g0q1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X58_Y31_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144  ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1           ; 0          ; db/AtariST.rom0_HD63701_MCROM_S0_1ba95fa0.hdl.mif ; M10K_X69_Y27_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|MCU_BIROM:irom|altsyncram:rom_rtl_0|altsyncram_8dd1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4           ; 0          ; db/AtariST.ram0_MCU_BIROM_385b34c0.hdl.mif        ; M10K_X58_Y30_N0, M10K_X58_Y29_N0, M10K_X58_Y33_N0, M10K_X58_Y32_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|linedoubler:linedoubler|line_buf:line_buf|altsyncram:ram_rtl_0|altsyncram_acn1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 14           ; 2048         ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 28672 ; 2048                        ; 14                          ; 2048                        ; 14                          ; 28672               ; 3           ; 0          ; None                                              ; M10K_X26_Y23_N0, M10K_X26_Y22_N0, M10K_X26_Y21_N0                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|mt32pi:mt32pi|altsyncram:lcd_data_rtl_0|altsyncram_mrk1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0          ; None                                              ; M10K_X38_Y30_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_0|altsyncram_00q1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0          ; None                                              ; M10K_X58_Y14_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|stBlitter:stBlitter|bltScore:bltScore|altsyncram:hRam_rtl_1|altsyncram_00q1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0          ; None                                              ; M10K_X58_Y12_N0                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|viking:viking|altsyncram:line_rtl_0|altsyncram_83n1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 2           ; 0          ; None                                              ; M10K_X38_Y4_N0, M10K_X38_Y5_N0                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|ym2149:ym2149|vol_table:vol_table|altsyncram:ROM_rtl_0|altsyncram_b8v1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 10           ; 4096         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40960 ; 4096                        ; 10                          ; 4096                        ; 10                          ; 40960               ; 5           ; 0          ; db/AtariST.ram0_vol_table_99730682.hdl.mif        ; M10K_X26_Y20_N0, M10K_X38_Y19_N0, M10K_X26_Y19_N0, M10K_X38_Y20_N0, M10K_X26_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X14_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y42_N0, M10K_X14_Y43_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 36    ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 1           ; 0          ; None                                              ; M10K_X26_Y17_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 36           ; 3            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 108   ; 3                           ; 36                          ; 3                           ; 36                          ; 108                 ; 1           ; 0          ; None                                              ; M10K_X14_Y17_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X14_Y47_N0, M10K_X14_Y46_N0, M10K_X5_Y46_N0, M10K_X5_Y47_N0                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X26_Y35_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X26_Y29_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90    ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                              ; M10K_X14_Y21_N0                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+-------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 3           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 36          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 28          ;
; Fixed Point Mixed Sign Multiplier ; 28          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                    ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; emu:emu|fdc1772:fdc1772|Mult0~8                                                                         ; Independent 9x9           ; DSP_X54_Y24_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add33~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                    ; Two Independent 18x18     ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                     ; Sum of two 18x18          ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                     ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y35_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y37_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y41_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y39_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y37_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y39_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                    ; Two Independent 18x18     ; DSP_X20_Y53_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|HD63701_ALU:ALU|Mult0~8 ; Two Independent 18x18     ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                    ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                    ; Sum of two 18x18          ; DSP_X32_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                              ; Independent 18x18 plus 36 ; DSP_X20_Y57_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                     ; Independent 27x27         ; DSP_X20_Y55_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~152                            ; Independent 27x27         ; DSP_X20_Y63_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~493                            ; Independent 27x27         ; DSP_X20_Y65_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~152                            ; Independent 27x27         ; DSP_X20_Y59_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~493                            ; Independent 27x27         ; DSP_X20_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                              ; Independent 27x27         ; DSP_X32_Y59_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                            ; Independent 27x27         ; DSP_X32_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 51,289 / 289,320 ( 18 % ) ;
; C12 interconnects                           ; 772 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 14,504 / 119,108 ( 12 % ) ;
; C4 interconnects                            ; 8,696 / 56,300 ( 15 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 6,221 / 289,320 ( 2 % )   ;
; Global clocks                               ; 10 / 16 ( 63 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 225 / 852 ( 26 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 25 / 32 ( 78 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 4 / 10 ( 40 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 3 / 10 ( 30 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 11,816 / 84,580 ( 14 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,027 / 12,676 ( 8 % )    ;
; R14/C12 interconnect drivers                ; 1,632 / 20,720 ( 8 % )    ;
; R3 interconnects                            ; 20,274 / 130,992 ( 15 % ) ;
; R6 interconnects                            ; 29,442 / 266,960 ( 11 % ) ;
; Spine clocks                                ; 63 / 360 ( 18 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 65           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 26           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 80           ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 119          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk       ; 1779.0            ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; 777.5             ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; 746.4             ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 312.8             ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk       ; 202.5             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 186.9             ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; 154.9             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 86.2              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 69.3              ;
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk       ; 50.7              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                           ; Destination Register                                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[4]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 42.453            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[5]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 42.259            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[0]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 40.326            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6|mcode[15]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S5:r5|mcode[7]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[15]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[2]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[1]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|p[3]                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 39.213            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[20]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.510            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a20~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.510            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcside                                                                                                                      ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.510            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.377            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S7:r7|mcode[5]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.377            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[20]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.058            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[20]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 35.058            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[15]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 31.129            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[15]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 31.129            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[20]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 30.054            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[20]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 30.054            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[18]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 29.247            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[7]                                                                                                                    ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 27.925            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[16]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 26.380            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[16]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 26.088            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a16~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 26.088            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[16]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 23.766            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[16]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 23.766            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a17~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.860            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[17]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.860            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[17]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.860            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[17]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.569            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[17]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.569            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S5:r5|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.569            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[10]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.465            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[10]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.465            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S8:r8|mcode[5]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 20.366            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[10]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 20.353            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S9:r9|mcode[6]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[7]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[7]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[7]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[7]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a7~porta_address_reg0  ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S6:r6|mcode[18]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 19.159            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[19]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 19.112            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[18]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 18.408            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[18]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 18.408            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[18]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 18.408            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[18]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 18.408            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a18~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 18.408            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[10]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 18.062            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Timer:timer|oci                                                                                                                                       ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[17] ; 17.669            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[8]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.620            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[8]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.620            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[8]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.620            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a8~porta_address_reg0  ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.620            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[8]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.620            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a10~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 17.606            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a13~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 16.923            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[11]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 16.888            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[15]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 16.241            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a15~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 16.241            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[15]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 16.241            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[19]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 16.053            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a19~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 16.053            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[19]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 16.053            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[13]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 15.675            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[14]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 15.666            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a14~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 15.360            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[14]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 15.236            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[22]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 15.105            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[22]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 15.105            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[22]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 15.018            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a22~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 15.018            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[22]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 15.018            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[21]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 14.789            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[21]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 14.789            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[21]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 14.789            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[13]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 14.704            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[21]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 14.534            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[21]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 14.534            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[11]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 14.531            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[19]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 14.493            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S5:r5|mcode[2]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 14.493            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[19]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[0]                                         ; 14.493            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 14.337            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S3:r3|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 14.337            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 14.337            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[9]                                                                              ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 14.337            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[14]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 13.840            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[16]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 13.497            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|opcode[1]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rC[5]                                         ; 13.493            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[12]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|vect[1]                                       ; 12.911            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[12]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|vect[1]                                       ; 12.911            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|mcode[22]                                                                                                                   ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[8]                                         ; 12.893            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S1:r1|mcode[23]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 12.602            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[23]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 12.404            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S0:r0|altsyncram:Ram0_rtl_0|altsyncram_frd1:auto_generated|ram_block1a23~porta_address_reg0 ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rE[14]                                        ; 12.404            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S4:r4|mcode[13]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 11.883            ;
; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_SEQ:SEQ|HD63701_MCROM:mcr|HD63701_MCROM_S2:r2|mcode[13]                                                                             ; emu:emu|ikbd:ikbd|HD63701V0_M6:HD63701V0_M6|HD63701_Core:core|HD63701_EXEC:EXEC|rP[7]                                         ; 11.883            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "AtariST"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "emu:emu|ym2149:ym2149|vol_table:vol_table|altsyncram:ROM_rtl_0|altsyncram_b8v1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 9 clocks (8 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R6
        Info (11177): Node drives Regional Clock Region 0 from (0, 37) to (51, 81)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 39 fanout uses global clock CLKCTRL_G8
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 3884 fanout uses global clock CLKCTRL_G5
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 6278 fanout uses global clock CLKCTRL_G4
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2981 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]~CLKENA0 with 368 fanout uses global clock CLKCTRL_G11
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1955 fanout uses global clock CLKCTRL_G13
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G3
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 256 -multiply_by 2465 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 15 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|vco0ph[0]} -divide_by 240 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/fx68k/fx68k.sdc'
Info (332104): Reading SDC File: 'AtariST.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 14 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.385 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):   31.156 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):  498.498 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk
    Info (332111):    2.077 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 37 registers into blocks of type Block RAM
    Extra Info (176218): Packed 824 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 79 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 283 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1882 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:31
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 51 registers into blocks of type DSP block
    Extra Info (176220): Created 24 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:04:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:07:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:46
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:08:59
Info (11888): Total time spent on timing analysis during the Fitter is 220.65 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 86
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/AtariST_MiSTer-master/sys/sys_top.v Line: 85
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/AtariST_MiSTer-master/output_files/AtariST.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 7825 megabytes
    Info: Processing ended: Fri Dec 24 19:52:40 2021
    Info: Elapsed time: 00:43:50
    Info: Total CPU time (on all processors): 00:36:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/AtariST_MiSTer-master/output_files/AtariST.fit.smsg.


