
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035734                       # Number of seconds simulated
sim_ticks                                 35733689934                       # Number of ticks simulated
final_tick                               565298069871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158582                       # Simulator instruction rate (inst/s)
host_op_rate                                   200470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2571719                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886740                       # Number of bytes of host memory used
host_seconds                                 13894.87                       # Real time elapsed on the host
sim_insts                                  2203476804                       # Number of instructions simulated
sim_ops                                    2785507728                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2795648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1775360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4574080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1719040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1719040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13870                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13430                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13430                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78235637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49683086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128004693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              85969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48106983                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48106983                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48106983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78235637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49683086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176111675                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85692303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30998425                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426913                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018340                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13108923                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090241                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157786                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87174                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32040635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170368618                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30998425                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248027                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36600887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819018                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6796009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673566                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84205651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.486086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47604764     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655425      4.34%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195773      3.80%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441815      4.09%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2997557      3.56%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575318      1.87%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028741      1.22%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719245      3.23%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17987013     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84205651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361741                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.988144                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33699538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6380415                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34821387                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542636                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8761666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078114                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6589                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202037909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51066                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8761666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373120                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2846972                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       843718                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33657882                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722285                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195178241                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13477                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697080                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748993                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          177                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271151953                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910149318                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910149318                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102892689                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33857                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17835                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7242277                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241032                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3310027                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183988508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147833498                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280604                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61049194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186599489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84205651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755624                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908292                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29966753     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17826451     21.17%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12031373     14.29%     71.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638043      9.07%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7522018      8.93%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432358      5.26%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393046      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742838      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652771      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84205651                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082547     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202414     13.10%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260138     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121619234     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018606      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15755027     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424609      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147833498                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.725167                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545138                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381698385                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245072596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143686162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149378636                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263886                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7020650                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          481                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8761666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2069460                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160849                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184022350                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232779                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023903                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17820                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1081                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364216                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145254500                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801153                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578994                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988279                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587614                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8187126                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.695071                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143833247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143686162                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93742056                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261838504                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676769                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358015                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61603918                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043701                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75443985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30134508     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449327     27.11%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372888     11.10%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290294      5.69%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3691257      4.89%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1817920      2.41%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995212      2.64%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010597      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3681982      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75443985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3681982                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255787841                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376821641                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1486652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856923                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856923                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166966                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166966                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655849283                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197123880                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189488558                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85692303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31147871                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25349340                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2081533                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13272855                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12277867                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3207307                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91910                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34429618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170108561                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31147871                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15485174                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35747619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10678308                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5513901                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16830387                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       836335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84252640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.486780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48505021     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931748      2.29%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2515802      2.99%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3790450      4.50%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3674908      4.36%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2797418      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1657326      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2487301      2.95%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16892666     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84252640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985109                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35566302                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5395391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34461351                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       268364                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8561231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5275094                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203521688                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8561231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37452426                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1043838                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1607207                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32799846                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2788086                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197594334                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          939                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1208762                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          103                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275341126                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    920219677                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    920219677                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171196589                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104144532                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41897                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23667                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7867999                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18313667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9705974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188377                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3319310                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183636090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147926000                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274822                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59699828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181575276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84252640                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755743                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29270959     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18528180     21.99%     56.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12000209     14.24%     70.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8139126      9.66%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7614854      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4066434      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2988793      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       897000      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       747085      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84252640                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         726085     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149615     14.27%     83.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173076     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123097464     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089875      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16712      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14604713      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8117236      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147926000                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726246                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1048779                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007090                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381428241                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243376612                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143778817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148974779                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       500105                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7016628                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          883                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2465007                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8561231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         615278                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98707                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183675950                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1263475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18313667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9705974                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23143                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          883                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1274808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2447123                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145101547                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13750469                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2824453                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21690438                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20327070                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7939969                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693286                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143817156                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143778817                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92373186                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259380307                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677850                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356130                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100260998                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123225030                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60451161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2115860                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75691408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627992                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151062                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29186547     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21757370     28.74%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8002657     10.57%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4585886      6.06%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3829913      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1908063      2.52%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1860539      2.46%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801977      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3758456      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75691408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100260998                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123225030                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18538006                       # Number of memory references committed
system.switch_cpus1.commit.loads             11297039                       # Number of loads committed
system.switch_cpus1.commit.membars              16712                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17673359                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111070631                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2514308                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3758456                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255609143                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375918090                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1439663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100260998                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123225030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100260998                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854692                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854692                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170012                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170012                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652959877                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198596088                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187961919                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33424                       # number of misc regfile writes
system.l2.replacements                          35737                       # number of replacements
system.l2.tagsinuse                       8191.981292                       # Cycle average of tags in use
system.l2.total_refs                           935313                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43929                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.291470                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            33.736565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.939216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3578.763760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.988426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2372.661904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1234.540893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            968.350527                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004118                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.436861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.289632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150701                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.118207                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        73695                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38479                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  112174                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38503                       # number of Writeback hits
system.l2.Writeback_hits::total                 38503                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        73695                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        73695                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38479                       # number of overall hits
system.l2.overall_hits::total                  112174                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21841                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13866                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35731                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13870                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35735                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21841                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13870                       # number of overall misses
system.l2.overall_misses::total                 35735                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       411216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1208278415                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       547338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    741030572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1950267541                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       169365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        169365                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       411216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1208278415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       547338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    741199937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1950436906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       411216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1208278415                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       547338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    741199937                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1950436906                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              147905                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38503                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38503                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95536                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147909                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95536                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147909                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.264896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.241581                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.228615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241601                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.228615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241601                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55321.570212                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53442.274052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54581.946797                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 42341.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42341.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55321.570212                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53439.072603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54580.576634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55321.570212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53439.072603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54580.576634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13430                       # number of writebacks
system.l2.writebacks::total                     13430                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13866                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35731                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35735                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       348854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1083053447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       470923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    660344421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1744217645                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       146291                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       146291                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       348854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1083053447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       470923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    660490712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1744363936                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       348854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1083053447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       470923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    660490712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1744363936                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.264896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241581                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.228615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.241601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.228615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241601                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49588.088778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47623.281480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48815.248524                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 36572.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36572.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49588.088778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47620.094593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48813.878159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49588.088778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47620.094593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48813.878159                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996621                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681215                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843341.588022                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996621                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673554                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673554                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673554                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       501645                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       501645                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       501645                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       501645                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       501645                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       501645                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673566                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673566                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673566                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673566                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41803.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41803.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41803.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       422886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       422886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       422886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       422886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       422886                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       422886                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38444.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95536                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901337                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95792                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.312771                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503502                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496498                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636989                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636989                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17024                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17024                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346469                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346469                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346469                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346469                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356008                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356053                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356053                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11095181163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11095181163                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2074159                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2074159                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11097255322                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11097255322                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11097255322                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11097255322                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702522                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702522                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702522                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702522                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029685                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029685                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018071                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31165.538873                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31165.538873                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 46092.422222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46092.422222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31167.425417                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31167.425417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31167.425417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31167.425417                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16555                       # number of writebacks
system.cpu0.dcache.writebacks::total            16555                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260472                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260517                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95536                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95536                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95536                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95536                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95536                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95536                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1848768705                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1848768705                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1848768705                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1848768705                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1848768705                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1848768705                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19351.539786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19351.539786                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19351.539786                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19351.539786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19351.539786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19351.539786                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996902                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020053792                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056560.064516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996902                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16830371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16830371                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16830371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16830371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16830371                       # number of overall hits
system.cpu1.icache.overall_hits::total       16830371                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       728671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       728671                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       728671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       728671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       728671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       728671                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16830387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16830387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16830387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16830387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16830387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16830387                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45541.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45541.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45541.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       562154                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       562154                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       562154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       562154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       562154                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       562154                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43242.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52349                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174170875                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52605                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3310.918639                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.230049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.769951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911055                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088945                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10463696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10463696                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7203637                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7203637                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17669                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16712                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17667333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17667333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17667333                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17667333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133175                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2896                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136071                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136071                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136071                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136071                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5140777799                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5140777799                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    173105526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    173105526                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5313883325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5313883325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5313883325                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5313883325                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10596871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10596871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7206533                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7206533                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17803404                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17803404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17803404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17803404                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012567                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007643                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38601.672979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38601.672979                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59774.007597                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59774.007597                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39052.283918                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39052.283918                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39052.283918                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39052.283918                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       464326                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 42211.454545                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21948                       # number of writebacks
system.cpu1.dcache.writebacks::total            21948                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80830                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2892                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2892                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83722                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83722                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52345                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52349                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52349                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52349                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52349                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1097829474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1097829474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       173365                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       173365                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1098002839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1098002839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1098002839                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1098002839                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20972.957761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20972.957761                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 43341.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43341.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20974.666928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20974.666928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20974.666928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20974.666928                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
