// Seed: 3558438204
module module_0 (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input tri1 id_5
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
