$date
  Wed Mar 27 13:45:40 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test_etage_er $end
$var reg 1 ! e_clk $end
$var reg 32 " res_mem_re[31:0] $end
$var reg 32 # res_alu_re[31:0] $end
$var reg 4 $ op3_re[3:0] $end
$var reg 1 % memtoreg_re $end
$var reg 32 & res_re[31:0] $end
$var reg 4 ' op3_re_out[3:0] $end
$scope module er $end
$var reg 32 ( res_mem_re[31:0] $end
$var reg 32 ) res_alu_re[31:0] $end
$var reg 4 * op3_re[3:0] $end
$var reg 1 + memtoreg_re $end
$var reg 32 , res_re[31:0] $end
$var reg 4 - op3_re_out[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b11110000100100100011000000001000 "
b00000000000000000000000000000000 #
b0000 $
1%
b11110000100100100011000000001000 &
b0000 '
b11110000100100100011000000001000 (
b00000000000000000000000000000000 )
b0000 *
1+
b11110000100100100011000000001000 ,
b0000 -
#5000000
0!
#10000000
1!
#15000000
0!
#20000000
1!
#25000000
0!
#30000000
1!
