# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 82
attribute \dynports 1
attribute \src "dut.sv:6.1-94.10"
attribute \top 1
module \fsm_using_function
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  wire $auto$expression.cpp:424:import_expression$53
  wire $auto$expression.cpp:424:import_expression$57
  wire $auto$expression.cpp:424:import_expression$61
  wire width 3 $auto$expression.cpp:428:import_expression$55
  wire width 3 $auto$expression.cpp:428:import_expression$59
  wire $auto$opt_dff.cc:247:make_patterns_logic$70
  wire $auto$opt_dff.cc:247:make_patterns_logic$76
  wire $auto$opt_dff.cc:306:combine_resets$73
  wire $auto$opt_dff.cc:306:combine_resets$80
  wire $auto$process.cpp:34:create_temp_wire$19
  wire $auto$process.cpp:34:create_temp_wire$27
  wire $auto$process.cpp:34:create_temp_wire$29
  wire $auto$process.cpp:34:create_temp_wire$37
  wire $auto$process.cpp:34:create_temp_wire$39
  wire $auto$process.cpp:34:create_temp_wire$47
  wire $auto$process.cpp:4951:import_case_stmt_sync$45
  wire $auto$rtlil.cc:2959:Not$16
  wire $auto$rtlil.cc:3094:Mux$12
  wire $auto$rtlil.cc:3094:Mux$22
  wire $auto$rtlil.cc:3094:Mux$32
  wire $auto$rtlil.cc:3094:Mux$34
  wire $auto$rtlil.cc:3094:Mux$44
  attribute \src "dut.sv:7.1-7.6"
  wire input 1 \clock
  attribute \src "dut.sv:11.1-11.6"
  wire output 5 \gnt_0
  attribute \src "dut.sv:12.1-12.6"
  wire output 6 \gnt_1
  attribute \src "dut.sv:27.27-27.37"
  attribute \unused_bits "2"
  wire width 3 \next_state
  attribute \src "dut.sv:9.1-9.6"
  wire input 3 \req_0
  attribute \src "dut.sv:10.1-10.6"
  wire input 4 \req_1
  attribute \src "dut.sv:8.1-8.6"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:26.27-26.32"
  wire width 3 \state
  cell $eq $auto$expression.cpp:425:import_expression$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $auto$expression.cpp:424:import_expression$53
  end
  cell $eq $auto$expression.cpp:425:import_expression$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $auto$expression.cpp:424:import_expression$57
  end
  cell $eq $auto$expression.cpp:425:import_expression$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $auto$expression.cpp:424:import_expression$61
  end
  cell $mux $auto$expression.cpp:429:import_expression$56
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'100
    connect \S $auto$expression.cpp:424:import_expression$53
    connect \Y $auto$expression.cpp:428:import_expression$55
  end
  cell $mux $auto$expression.cpp:429:import_expression$60
    parameter \WIDTH 3
    connect \A $auto$expression.cpp:428:import_expression$55
    connect \B 3'010
    connect \S $auto$expression.cpp:424:import_expression$57
    connect \Y $auto$expression.cpp:428:import_expression$59
  end
  cell $mux $auto$expression.cpp:429:import_expression$64
    parameter \WIDTH 3
    connect \A $auto$expression.cpp:428:import_expression$59
    connect \B 3'010
    connect \S $auto$expression.cpp:424:import_expression$61
    connect \Y \next_state
  end
  attribute \always_ff 1
  attribute \src "dut.sv:66.1-92.4"
  cell $sdffe $auto$ff.cc:266:slice$69
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3094:Mux$44
    connect \EN $auto$opt_dff.cc:247:make_patterns_logic$70
    connect \Q \gnt_1
    connect \SRST $auto$process.cpp:34:create_temp_wire$47
  end
  attribute \always_ff 1
  attribute \src "dut.sv:66.1-92.4"
  cell $sdffe $auto$ff.cc:266:slice$75
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3094:Mux$32
    connect \EN $auto$opt_dff.cc:247:make_patterns_logic$76
    connect \Q \gnt_0
    connect \SRST $auto$opt_dff.cc:306:combine_resets$73
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-64.4"
  cell $sdff $auto$ff.cc:266:slice$78
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'01
    parameter \WIDTH 2
    connect \CLK \clock
    connect \D \next_state [1:0]
    connect \Q \state [1:0]
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-64.4"
  cell $sdff $auto$ff.cc:266:slice$79
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$expression.cpp:428:import_expression$55 [2]
    connect \Q \state [2]
    connect \SRST $auto$opt_dff.cc:306:combine_resets$80
  end
  cell $reduce_bool $auto$opt_dff.cc:248:make_patterns_logic$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$process.cpp:34:create_temp_wire$39 $auto$process.cpp:34:create_temp_wire$29 $auto$process.cpp:34:create_temp_wire$19 \reset }
    connect \Y $auto$opt_dff.cc:247:make_patterns_logic$70
  end
  cell $reduce_bool $auto$opt_dff.cc:248:make_patterns_logic$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$process.cpp:34:create_temp_wire$29 $auto$process.cpp:34:create_temp_wire$19 \reset }
    connect \Y $auto$opt_dff.cc:247:make_patterns_logic$76
  end
  cell $reduce_or $auto$opt_dff.cc:307:combine_resets$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$process.cpp:34:create_temp_wire$47 $auto$process.cpp:34:create_temp_wire$39 }
    connect \Y $auto$opt_dff.cc:306:combine_resets$73
  end
  cell $reduce_or $auto$opt_dff.cc:307:combine_resets$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:424:import_expression$61 $auto$expression.cpp:424:import_expression$57 \reset }
    connect \Y $auto$opt_dff.cc:306:combine_resets$80
  end
  cell $not $auto$process.cpp:3144:import_statement_sync$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2959:Not$16
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$11
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \reset
    connect \Y $auto$rtlil.cc:3094:Mux$12
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$21
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$12
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$19
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$22
    connect \B 1'1
    connect \S $auto$process.cpp:34:create_temp_wire$29
    connect \Y $auto$rtlil.cc:3094:Mux$32
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$33
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$22
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$29
    connect \Y $auto$rtlil.cc:3094:Mux$34
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$43
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$34
    connect \B 1'1
    connect \S $auto$process.cpp:34:create_temp_wire$39
    connect \Y $auto$rtlil.cc:3094:Mux$44
  end
  cell $and $auto$process.cpp:48:create_and_cell$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$expression.cpp:424:import_expression$61
    connect \Y $auto$process.cpp:34:create_temp_wire$19
  end
  cell $and $auto$process.cpp:48:create_and_cell$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$expression.cpp:424:import_expression$57
    connect \Y $auto$process.cpp:34:create_temp_wire$29
  end
  cell $and $auto$process.cpp:48:create_and_cell$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$expression.cpp:424:import_expression$53
    connect \Y $auto$process.cpp:34:create_temp_wire$39
  end
  cell $and $auto$process.cpp:48:create_and_cell$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$process.cpp:4951:import_case_stmt_sync$45
    connect \Y $auto$process.cpp:34:create_temp_wire$47
  end
  cell $_NOT_ $auto$process.cpp:4952:import_case_stmt_sync$46
    connect \A $auto$process.cpp:34:create_temp_wire$37
    connect \Y $auto$process.cpp:4951:import_case_stmt_sync$45
  end
  cell $or $auto$process.cpp:56:create_or_cell$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:424:import_expression$61
    connect \B $auto$expression.cpp:424:import_expression$57
    connect \Y $auto$process.cpp:34:create_temp_wire$27
  end
  cell $or $auto$process.cpp:56:create_or_cell$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:34:create_temp_wire$27
    connect \B $auto$expression.cpp:424:import_expression$53
    connect \Y $auto$process.cpp:34:create_temp_wire$37
  end
end
