Analysis & Synthesis Status : Successful - Mon Mar 04 15:02:55 2024
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course_work
Top-level Entity Name : arithmetic_logic_unit
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 87
    Dedicated logic registers : 30
Total registers : 30
Total pins : 56
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
