<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMIPeephole.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCMIPeephole.cpp.html'>PPCMIPeephole.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-------------- PPCMIPeephole.cpp - MI Peephole Cleanups -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass performs peephole optimizations to clean up ugly code</i></td></tr>
<tr><th id="10">10</th><td><i>// sequences at the MachineInstruction layer.  It runs at the end of</i></td></tr>
<tr><th id="11">11</th><td><i>// the SSA phases, following VSX swap removal.  A pass of dead code</i></td></tr>
<tr><th id="12">12</th><td><i>// elimination follows this one for quick clean-up of any dead</i></td></tr>
<tr><th id="13">13</th><td><i>// instructions introduced here.  Although we could do this as callbacks</i></td></tr>
<tr><th id="14">14</th><td><i>// from the generic peephole pass, this would have a couple of bad</i></td></tr>
<tr><th id="15">15</th><td><i>// effects:  it might remove optimization opportunities for VSX swap</i></td></tr>
<tr><th id="16">16</th><td><i>// removal, and it would miss cleanups made possible following VSX</i></td></tr>
<tr><th id="17">17</th><td><i>// swap removal.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/PPCMCTargetDesc.h.html">"MCTargetDesc/PPCMCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"ppc-mi-peepholes"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic RemoveTOCSave = {&quot;ppc-mi-peepholes&quot;, &quot;RemoveTOCSave&quot;, &quot;Number of TOC saves removed&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="RemoveTOCSave" title='RemoveTOCSave' data-ref="RemoveTOCSave" data-ref-filename="RemoveTOCSave">RemoveTOCSave</dfn>, <q>"Number of TOC saves removed"</q>);</td></tr>
<tr><th id="43">43</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic MultiTOCSaves = {&quot;ppc-mi-peepholes&quot;, &quot;MultiTOCSaves&quot;, &quot;Number of functions with multiple TOC saves that must be kept&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MultiTOCSaves" title='MultiTOCSaves' data-ref="MultiTOCSaves" data-ref-filename="MultiTOCSaves">MultiTOCSaves</dfn>,</td></tr>
<tr><th id="44">44</th><td>          <q>"Number of functions with multiple TOC saves that must be kept"</q>);</td></tr>
<tr><th id="45">45</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumTOCSavesInPrologue = {&quot;ppc-mi-peepholes&quot;, &quot;NumTOCSavesInPrologue&quot;, &quot;Number of TOC saves placed in the prologue&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTOCSavesInPrologue" title='NumTOCSavesInPrologue' data-ref="NumTOCSavesInPrologue" data-ref-filename="NumTOCSavesInPrologue">NumTOCSavesInPrologue</dfn>, <q>"Number of TOC saves placed in the prologue"</q>);</td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumEliminatedSExt = {&quot;ppc-mi-peepholes&quot;, &quot;NumEliminatedSExt&quot;, &quot;Number of eliminated sign-extensions&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEliminatedSExt" title='NumEliminatedSExt' data-ref="NumEliminatedSExt" data-ref-filename="NumEliminatedSExt">NumEliminatedSExt</dfn>, <q>"Number of eliminated sign-extensions"</q>);</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumEliminatedZExt = {&quot;ppc-mi-peepholes&quot;, &quot;NumEliminatedZExt&quot;, &quot;Number of eliminated zero-extensions&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEliminatedZExt" title='NumEliminatedZExt' data-ref="NumEliminatedZExt" data-ref-filename="NumEliminatedZExt">NumEliminatedZExt</dfn>, <q>"Number of eliminated zero-extensions"</q>);</td></tr>
<tr><th id="48">48</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumOptADDLIs = {&quot;ppc-mi-peepholes&quot;, &quot;NumOptADDLIs&quot;, &quot;Number of optimized ADD instruction fed by LI&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumOptADDLIs" title='NumOptADDLIs' data-ref="NumOptADDLIs" data-ref-filename="NumOptADDLIs">NumOptADDLIs</dfn>, <q>"Number of optimized ADD instruction fed by LI"</q>);</td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumConvertedToImmediateForm = {&quot;ppc-mi-peepholes&quot;, &quot;NumConvertedToImmediateForm&quot;, &quot;Number of instructions converted to their immediate form&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConvertedToImmediateForm" title='NumConvertedToImmediateForm' data-ref="NumConvertedToImmediateForm" data-ref-filename="NumConvertedToImmediateForm">NumConvertedToImmediateForm</dfn>,</td></tr>
<tr><th id="50">50</th><td>          <q>"Number of instructions converted to their immediate form"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumFunctionsEnteredInMIPeephole = {&quot;ppc-mi-peepholes&quot;, &quot;NumFunctionsEnteredInMIPeephole&quot;, &quot;Number of functions entered in PPC MI Peepholes&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFunctionsEnteredInMIPeephole" title='NumFunctionsEnteredInMIPeephole' data-ref="NumFunctionsEnteredInMIPeephole" data-ref-filename="NumFunctionsEnteredInMIPeephole">NumFunctionsEnteredInMIPeephole</dfn>,</td></tr>
<tr><th id="52">52</th><td>          <q>"Number of functions entered in PPC MI Peepholes"</q>);</td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumFixedPointIterations = {&quot;ppc-mi-peepholes&quot;, &quot;NumFixedPointIterations&quot;, &quot;Number of fixed-point iterations converting reg-reg instructions &quot; &quot;to reg-imm ones&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFixedPointIterations" title='NumFixedPointIterations' data-ref="NumFixedPointIterations" data-ref-filename="NumFixedPointIterations">NumFixedPointIterations</dfn>,</td></tr>
<tr><th id="54">54</th><td>          <q>"Number of fixed-point iterations converting reg-reg instructions "</q></td></tr>
<tr><th id="55">55</th><td>          <q>"to reg-imm ones"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumRotatesCollapsed = {&quot;ppc-mi-peepholes&quot;, &quot;NumRotatesCollapsed&quot;, &quot;Number of pairs of rotate left, clear left/right collapsed&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRotatesCollapsed" title='NumRotatesCollapsed' data-ref="NumRotatesCollapsed" data-ref-filename="NumRotatesCollapsed">NumRotatesCollapsed</dfn>,</td></tr>
<tr><th id="57">57</th><td>          <q>"Number of pairs of rotate left, clear left/right collapsed"</q>);</td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumEXTSWAndSLDICombined = {&quot;ppc-mi-peepholes&quot;, &quot;NumEXTSWAndSLDICombined&quot;, &quot;Number of pairs of EXTSW and SLDI combined as EXTSWSLI&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEXTSWAndSLDICombined" title='NumEXTSWAndSLDICombined' data-ref="NumEXTSWAndSLDICombined" data-ref-filename="NumEXTSWAndSLDICombined">NumEXTSWAndSLDICombined</dfn>,</td></tr>
<tr><th id="59">59</th><td>          <q>"Number of pairs of EXTSW and SLDI combined as EXTSWSLI"</q>);</td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumLoadImmZeroFoldedAndRemoved = {&quot;ppc-mi-peepholes&quot;, &quot;NumLoadImmZeroFoldedAndRemoved&quot;, &quot;Number of LI(8) reg, 0 that are folded to r0 and removed&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoadImmZeroFoldedAndRemoved" title='NumLoadImmZeroFoldedAndRemoved' data-ref="NumLoadImmZeroFoldedAndRemoved" data-ref-filename="NumLoadImmZeroFoldedAndRemoved">NumLoadImmZeroFoldedAndRemoved</dfn>,</td></tr>
<tr><th id="61">61</th><td>          <q>"Number of LI(8) reg, 0 that are folded to r0 and removed"</q>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="64">64</th><td><dfn class="tu decl def" id="FixedPointRegToImm" title='FixedPointRegToImm' data-type='cl::opt&lt;bool&gt;' data-ref="FixedPointRegToImm" data-ref-filename="FixedPointRegToImm">FixedPointRegToImm</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-reg-to-imm-fixed-point"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="65">65</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Iterate to a fixed point when attempting to "</q></td></tr>
<tr><th id="66">66</th><td>                            <q>"convert reg-reg instructions to reg-imm"</q>));</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="69">69</th><td><dfn class="tu decl def" id="ConvertRegReg" title='ConvertRegReg' data-type='cl::opt&lt;bool&gt;' data-ref="ConvertRegReg" data-ref-filename="ConvertRegReg">ConvertRegReg</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-convert-rr-to-ri"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="70">70</th><td>              <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Convert eligible reg+reg instructions to reg+imm"</q>));</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="73">73</th><td>    <dfn class="tu decl def" id="EnableSExtElimination" title='EnableSExtElimination' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSExtElimination" data-ref-filename="EnableSExtElimination">EnableSExtElimination</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-eliminate-signext"</q>,</td></tr>
<tr><th id="74">74</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"enable elimination of sign-extensions"</q>),</td></tr>
<tr><th id="75">75</th><td>                          <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="78">78</th><td>    <dfn class="tu decl def" id="EnableZExtElimination" title='EnableZExtElimination' data-type='cl::opt&lt;bool&gt;' data-ref="EnableZExtElimination" data-ref-filename="EnableZExtElimination">EnableZExtElimination</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-eliminate-zeroext"</q>,</td></tr>
<tr><th id="79">79</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"enable elimination of zero-extensions"</q>),</td></tr>
<tr><th id="80">80</th><td>                          <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><b>namespace</b> {</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCMIPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..ID">ID</dfn>;</td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-type='const llvm::PPCInstrInfo *' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</dfn>;</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</dfn>;</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" title='(anonymous namespace)::PPCMIPeephole::PPCMIPeephole' data-type='void (anonymous namespace)::PPCMIPeephole::PPCMIPeephole()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev">PPCMIPeephole</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-use='a' data-ref="(anonymousnamespace)::PPCMIPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..ID">ID</a>) {</td></tr>
<tr><th id="92">92</th><td>    <a class="ref fn" href="#1659" title='llvm::initializePPCMIPeepholePass' data-ref="_ZN4llvm27initializePPCMIPeepholePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm27initializePPCMIPeepholePassERNS_12PassRegistryE">initializePPCMIPeepholePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>private</b>:</td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MDT">MDT</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::MPDT" title='(anonymous namespace)::PPCMIPeephole::MPDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::PPCMIPeephole::MPDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MPDT">MPDT</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::MBFI" title='(anonymous namespace)::PPCMIPeephole::MBFI' data-type='llvm::MachineBlockFrequencyInfo *' data-ref="(anonymousnamespace)::PPCMIPeephole::MBFI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MBFI">MBFI</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::PPCMIPeephole::EntryFreq" title='(anonymous namespace)::PPCMIPeephole::EntryFreq' data-type='uint64_t' data-ref="(anonymousnamespace)::PPCMIPeephole::EntryFreq" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..EntryFreq">EntryFreq</dfn>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="102">102</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-type='void (anonymous namespace)::PPCMIPeephole::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="1MFParm" data-ref-filename="1MFParm">MFParm</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">// Perform peepholes.</i></td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-type='bool (anonymous namespace)::PPCMIPeephole::simplifyCode()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</a>(<em>void</em>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// Perform peepholes.</i></td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</a>(<em>void</em>);</td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</a>(<span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col2 decl" id="2TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="2TOCSaves" data-ref-filename="2TOCSaves">TOCSaves</dfn>);</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::PPCMIPeephole::combineSEXTAndSHL' data-type='bool (anonymous namespace)::PPCMIPeephole::combineSEXTAndSHL(llvm::MachineInstr &amp; MI, llvm::MachineInstr *&amp; ToErase)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">combineSEXTAndSHL</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col4 decl" id="4ToErase" title='ToErase' data-type='llvm::MachineInstr *&amp;' data-ref="4ToErase" data-ref-filename="4ToErase">ToErase</dfn>);</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::emitRLDICWhenLoweringJumpTables' data-type='bool (anonymous namespace)::PPCMIPeephole::emitRLDICWhenLoweringJumpTables(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">emitRLDICWhenLoweringJumpTables</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>);</td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" title='(anonymous namespace)::PPCMIPeephole::UpdateTOCSaves' data-type='void (anonymous namespace)::PPCMIPeephole::UpdateTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">UpdateTOCSaves</a>(<span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col6 decl" id="6TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="6TOCSaves" data-ref-filename="6TOCSaves">TOCSaves</dfn>,</td></tr>
<tr><th id="113">113</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr *' data-ref="7MI" data-ref-filename="7MI">MI</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>public</b>:</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113PPCMIPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PPCMIPeephole::getAnalysisUsage' data-type='void (anonymous namespace)::PPCMIPeephole::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113PPCMIPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_113PPCMIPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="8AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="8AU" data-ref-filename="8AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="118">118</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="119">119</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="120">120</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="121">121</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="122">122</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="123">123</th><td>    <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU" data-ref-filename="8AU">AU</a></span>);</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">// Main entry point for this pass.</i></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCMIPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="9MF" data-ref-filename="9MF">MF</dfn>) override {</td></tr>
<tr><th id="129">129</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a></span>);</td></tr>
<tr><th id="130">130</th><td>    <i>// At this point, TOC pointer should not be used in a function that uses</i></td></tr>
<tr><th id="131">131</th><td><i>    // PC-Relative addressing.</i></td></tr>
<tr><th id="132">132</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MF.getRegInfo().use_empty(PPC::X2) ||</td></tr>
<tr><th id="133">133</th><td>            !MF.getSubtarget&lt;PPCSubtarget&gt;().isUsingPCRelativeCalls()) &amp;&amp;</td></tr>
<tr><th id="134">134</th><td>           <q>"TOC pointer used in a function using PC-Relative addressing!"</q>);</td></tr>
<tr><th id="135">135</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="136">136</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</a>();</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="142">142</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-type='void (anonymous namespace)::PPCMIPeephole::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="10MFParm" data-ref-filename="10MFParm">MFParm</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a> = &amp;<a class="local col0 ref" href="#10MFParm" title='MFParm' data-ref="10MFParm" data-ref-filename="10MFParm">MFParm</a>;</td></tr>
<tr><th id="144">144</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MDT">MDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="146">146</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MPDT" title='(anonymous namespace)::PPCMIPeephole::MPDT' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MPDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MPDT">MPDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="147">147</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MBFI" title='(anonymous namespace)::PPCMIPeephole::MBFI' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MBFI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MBFI">MBFI</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="148">148</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::EntryFreq" title='(anonymous namespace)::PPCMIPeephole::EntryFreq' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::EntryFreq" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..EntryFreq">EntryFreq</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MBFI" title='(anonymous namespace)::PPCMIPeephole::MBFI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MBFI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MBFI">MBFI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv" title='llvm::MachineBlockFrequencyInfo::getEntryFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv" data-ref-filename="_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv">getEntryFreq</a>();</td></tr>
<tr><th id="149">149</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="150">150</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"*** PowerPC MI peephole pass ***\n\n"</q>);</td></tr>
<tr><th id="151">151</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MF-&gt;dump());</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-type='llvm::MachineInstr * (anonymous namespace)::getVRegDefOrNull(llvm::MachineOperand * Op, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="11Op" title='Op' data-type='llvm::MachineOperand *' data-ref="11Op" data-ref-filename="11Op">Op</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="12MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="12MRI" data-ref-filename="12MRI">MRI</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (!<a class="local col1 ref" href="#11Op" title='Op' data-ref="11Op" data-ref-filename="11Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='llvm::Register' data-ref="13Reg" data-ref-filename="13Reg">Reg</dfn> = <a class="local col1 ref" href="#11Op" title='Op' data-ref="11Op" data-ref-filename="11Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg" data-ref-filename="13Reg">Reg</a>))</td></tr>
<tr><th id="162">162</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="local col2 ref" href="#12MRI" title='MRI' data-ref="12MRI" data-ref-filename="12MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg" data-ref-filename="13Reg">Reg</a>);</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">// This function returns number of known zero bits in output of MI</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">// starting from the most significant bit.</i></td></tr>
<tr><th id="169">169</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="170">170</th><td><dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE" title='(anonymous namespace)::getKnownLeadingZeroCount' data-type='unsigned int (anonymous namespace)::getKnownLeadingZeroCount(llvm::MachineInstr * MI, const llvm::PPCInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">getKnownLeadingZeroCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr *' data-ref="14MI" data-ref-filename="14MI">MI</dfn>, <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col5 decl" id="15TII" title='TII' data-type='const llvm::PPCInstrInfo *' data-ref="15TII" data-ref-filename="15TII">TII</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16Opcode" title='Opcode' data-type='unsigned int' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a> ||</td></tr>
<tr><th id="173">173</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL" title='llvm::PPC::RLDCL' data-ref="llvm::PPC::RLDCL" data-ref-filename="llvm..PPC..RLDCL">RLDCL</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL_rec" title='llvm::PPC::RLDCL_rec' data-ref="llvm::PPC::RLDCL_rec" data-ref-filename="llvm..PPC..RLDCL_rec">RLDCL_rec</a>)</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> ((<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDIC" title='llvm::PPC::RLDIC' data-ref="llvm::PPC::RLDIC" data-ref-filename="llvm..PPC..RLDIC">RLDIC</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDIC_rec" title='llvm::PPC::RLDIC_rec' data-ref="llvm::PPC::RLDIC_rec" data-ref-filename="llvm..PPC..RLDIC_rec">RLDIC_rec</a>) &amp;&amp;</td></tr>
<tr><th id="177">177</th><td>      <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <var>63</var> - <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> ((<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> ||</td></tr>
<tr><th id="181">181</th><td>       <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a> ||</td></tr>
<tr><th id="182">182</th><td>       <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8" title='llvm::PPC::RLWNM8' data-ref="llvm::PPC::RLWNM8" data-ref-filename="llvm..PPC..RLWNM8">RLWNM8</a>) &amp;&amp;</td></tr>
<tr><th id="183">183</th><td>      <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <var>32</var> + <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a>) {</td></tr>
<tr><th id="187">187</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="17Imm" title='Imm' data-type='uint16_t' data-ref="17Imm" data-ref-filename="17Imm">Imm</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <var>48</var> + <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col7 ref" href="#17Imm" title='Imm' data-ref="17Imm" data-ref-filename="17Imm">Imm</a>);</td></tr>
<tr><th id="189">189</th><td>  }</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW" title='llvm::PPC::CNTLZW' data-ref="llvm::PPC::CNTLZW" data-ref-filename="llvm..PPC..CNTLZW">CNTLZW</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW_rec" title='llvm::PPC::CNTLZW_rec' data-ref="llvm::PPC::CNTLZW_rec" data-ref-filename="llvm..PPC..CNTLZW_rec">CNTLZW_rec</a> ||</td></tr>
<tr><th id="192">192</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW" title='llvm::PPC::CNTTZW' data-ref="llvm::PPC::CNTTZW" data-ref-filename="llvm..PPC..CNTTZW">CNTTZW</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW_rec" title='llvm::PPC::CNTTZW_rec' data-ref="llvm::PPC::CNTTZW_rec" data-ref-filename="llvm..PPC..CNTTZW_rec">CNTTZW_rec</a> ||</td></tr>
<tr><th id="193">193</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW8" title='llvm::PPC::CNTLZW8' data-ref="llvm::PPC::CNTLZW8" data-ref-filename="llvm..PPC..CNTLZW8">CNTLZW8</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW8" title='llvm::PPC::CNTTZW8' data-ref="llvm::PPC::CNTTZW8" data-ref-filename="llvm..PPC..CNTTZW8">CNTTZW8</a>)</td></tr>
<tr><th id="194">194</th><td>    <i>// The result ranges from 0 to 32.</i></td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <var>58</var>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZD" title='llvm::PPC::CNTLZD' data-ref="llvm::PPC::CNTLZD" data-ref-filename="llvm..PPC..CNTLZD">CNTLZD</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZD_rec" title='llvm::PPC::CNTLZD_rec' data-ref="llvm::PPC::CNTLZD_rec" data-ref-filename="llvm..PPC..CNTLZD_rec">CNTLZD_rec</a> ||</td></tr>
<tr><th id="198">198</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZD" title='llvm::PPC::CNTTZD' data-ref="llvm::PPC::CNTTZD" data-ref-filename="llvm..PPC..CNTTZD">CNTTZD</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZD_rec" title='llvm::PPC::CNTTZD_rec' data-ref="llvm::PPC::CNTTZD_rec" data-ref-filename="llvm..PPC..CNTTZD_rec">CNTTZD_rec</a>)</td></tr>
<tr><th id="199">199</th><td>    <i>// The result ranges from 0 to 64.</i></td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <var>57</var>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a>   || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>  ||</td></tr>
<tr><th id="203">203</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a>  || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a> ||</td></tr>
<tr><th id="204">204</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU" title='llvm::PPC::LHZU' data-ref="llvm::PPC::LHZU" data-ref-filename="llvm..PPC..LHZU">LHZU</a>  || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX" title='llvm::PPC::LHZUX' data-ref="llvm::PPC::LHZUX" data-ref-filename="llvm..PPC..LHZUX">LHZUX</a> ||</td></tr>
<tr><th id="205">205</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU8" title='llvm::PPC::LHZU8' data-ref="llvm::PPC::LHZU8" data-ref-filename="llvm..PPC..LHZU8">LHZU8</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX8" title='llvm::PPC::LHZUX8' data-ref="llvm::PPC::LHZUX8" data-ref-filename="llvm..PPC..LHZUX8">LHZUX8</a>)</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> <var>48</var>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>if</b> (<a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a>   || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a>  ||</td></tr>
<tr><th id="209">209</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a>  || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a> ||</td></tr>
<tr><th id="210">210</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU" title='llvm::PPC::LBZU' data-ref="llvm::PPC::LBZU" data-ref-filename="llvm..PPC..LBZU">LBZU</a>  || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX" title='llvm::PPC::LBZUX' data-ref="llvm::PPC::LBZUX" data-ref-filename="llvm..PPC..LBZUX">LBZUX</a> ||</td></tr>
<tr><th id="211">211</th><td>      <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU8" title='llvm::PPC::LBZU8' data-ref="llvm::PPC::LBZU8" data-ref-filename="llvm..PPC..LBZU8">LBZU8</a> || <a class="local col6 ref" href="#16Opcode" title='Opcode' data-ref="16Opcode" data-ref-filename="16Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX8" title='llvm::PPC::LBZUX8' data-ref="llvm::PPC::LBZUX8" data-ref-filename="llvm..PPC..LBZUX8">LBZUX8</a>)</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <var>56</var>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="local col5 ref" href="#15TII" title='TII' data-ref="15TII" data-ref-filename="15TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</a>(*<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>))</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// This function maintains a map for the pairs &lt;TOC Save Instr, Keep&gt;</i></td></tr>
<tr><th id="221">221</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// Each time a new TOC save is encountered, it checks if any of the existing</i></td></tr>
<tr><th id="222">222</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// ones are dominated by the new one. If so, it marks the existing one as</i></td></tr>
<tr><th id="223">223</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// redundant by setting it's entry in the map as false. It then adds the new</i></td></tr>
<tr><th id="224">224</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// instruction to the map with either true or false depending on if any</i></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// existing instructions dominated the new one.</i></td></tr>
<tr><th id="226">226</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" title='(anonymous namespace)::PPCMIPeephole::UpdateTOCSaves' data-type='void (anonymous namespace)::PPCMIPeephole::UpdateTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">UpdateTOCSaves</dfn>(</td></tr>
<tr><th id="227">227</th><td>  <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col8 decl" id="18TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr *' data-ref="19MI" data-ref-filename="19MI">MI</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;isTOCSaveMI(*MI) &amp;&amp; <q>"Expecting a TOC save instruction here"</q>);</td></tr>
<tr><th id="229">229</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF-&gt;getSubtarget&lt;PPCSubtarget&gt;().isELFv2ABI() &amp;&amp;</td></tr>
<tr><th id="230">230</th><td>         <q>"TOC-save removal only supported on ELFv2"</q>);</td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col0 decl" id="20FI" title='FI' data-type='llvm::PPCFunctionInfo *' data-ref="20FI" data-ref-filename="20FI">FI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="21Entry" data-ref-filename="21Entry">Entry</dfn> = &amp;<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv" data-ref-filename="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="234">234</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22CurrBlockFreq" title='CurrBlockFreq' data-type='uint64_t' data-ref="22CurrBlockFreq" data-ref-filename="22CurrBlockFreq">CurrBlockFreq</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MBFI" title='(anonymous namespace)::PPCMIPeephole::MBFI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MBFI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MBFI">MBFI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()).<a class="ref fn" href="../../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv" data-ref-filename="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>();</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// If the block in which the TOC save resides is in a block that</i></td></tr>
<tr><th id="237">237</th><td><i>  // post-dominates Entry, or a block that is hotter than entry (keep in mind</i></td></tr>
<tr><th id="238">238</th><td><i>  // that early MachineLICM has already run so the TOC save won't be hoisted)</i></td></tr>
<tr><th id="239">239</th><td><i>  // we can just do the save in the prologue.</i></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="local col2 ref" href="#22CurrBlockFreq" title='CurrBlockFreq' data-ref="22CurrBlockFreq" data-ref-filename="22CurrBlockFreq">CurrBlockFreq</a> &gt; <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::EntryFreq" title='(anonymous namespace)::PPCMIPeephole::EntryFreq' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::EntryFreq" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..EntryFreq">EntryFreq</a> || <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MPDT" title='(anonymous namespace)::PPCMIPeephole::MPDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MPDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MPDT">MPDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col1 ref" href="#21Entry" title='Entry' data-ref="21Entry" data-ref-filename="21Entry">Entry</a>))</td></tr>
<tr><th id="241">241</th><td>    <a class="local col0 ref" href="#20FI" title='FI' data-ref="20FI" data-ref-filename="20FI">FI</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo14setMustSaveTOCEb" title='llvm::PPCFunctionInfo::setMustSaveTOC' data-ref="_ZN4llvm15PPCFunctionInfo14setMustSaveTOCEb" data-ref-filename="_ZN4llvm15PPCFunctionInfo14setMustSaveTOCEb">setMustSaveTOC</a>(<b>true</b>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// If we are saving the TOC in the prologue, all the TOC saves can be removed</i></td></tr>
<tr><th id="244">244</th><td><i>  // from the code.</i></td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col0 ref" href="#20FI" title='FI' data-ref="20FI" data-ref-filename="20FI">FI</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv" title='llvm::PPCFunctionInfo::mustSaveTOC' data-ref="_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv" data-ref-filename="_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv">mustSaveTOC</a>()) {</td></tr>
<tr><th id="246">246</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="23TOCSave" title='TOCSave' data-type='std::pair&lt;llvm::MachineInstr *const, bool&gt; &amp;' data-ref="23TOCSave" data-ref-filename="23TOCSave">TOCSave</dfn> : <a class="local col8 ref" href="#18TOCSaves" title='TOCSaves' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</a>)</td></tr>
<tr><th id="247">247</th><td>      <a class="local col3 ref" href="#23TOCSave" title='TOCSave' data-ref="23TOCSave" data-ref-filename="23TOCSave">TOCSave</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> = <b>false</b>;</td></tr>
<tr><th id="248">248</th><td>    <i>// Add new instruction to map.</i></td></tr>
<tr><th id="249">249</th><td>    <a class="local col8 ref" href="#18TOCSaves" title='TOCSaves' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>]</span> = <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>    <b>return</b>;</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24Keep" title='Keep' data-type='bool' data-ref="24Keep" data-ref-filename="24Keep">Keep</dfn> = <b>true</b>;</td></tr>
<tr><th id="254">254</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="25It" title='It' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineInstr *const, bool&gt; &gt;' data-ref="25It" data-ref-filename="25It">It</dfn> = <a class="local col8 ref" href="#18TOCSaves" title='TOCSaves' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</a>.<span class='ref fn' title='std::map::begin' data-ref="_ZNSt3map5beginEv" data-ref-filename="_ZNSt3map5beginEv">begin</span>(); <a class="local col5 ref" href="#25It" title='It' data-ref="25It" data-ref-filename="25It">It</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="local col8 ref" href="#18TOCSaves" title='TOCSaves' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>(); <a class="local col5 ref" href="#25It" title='It' data-ref="25It" data-ref-filename="25It">It</a><span class='ref fn' title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEi" data-ref-filename="_ZNSt17_Rb_tree_iteratorppEi">++</span> ) {</td></tr>
<tr><th id="255">255</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26CurrInst" title='CurrInst' data-type='llvm::MachineInstr *' data-ref="26CurrInst" data-ref-filename="26CurrInst">CurrInst</dfn> = <a class="local col5 ref" href="#25It" title='It' data-ref="25It" data-ref-filename="25It">It</a><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="256">256</th><td>    <i>// If new instruction dominates an existing one, mark existing one as</i></td></tr>
<tr><th id="257">257</th><td><i>    // redundant.</i></td></tr>
<tr><th id="258">258</th><td>    <b>if</b> (<a class="local col5 ref" href="#25It" title='It' data-ref="25It" data-ref-filename="25It">It</a><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>, <a class="local col6 ref" href="#26CurrInst" title='CurrInst' data-ref="26CurrInst" data-ref-filename="26CurrInst">CurrInst</a>))</td></tr>
<tr><th id="259">259</th><td>      <a class="local col5 ref" href="#25It" title='It' data-ref="25It" data-ref-filename="25It">It</a><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> = <b>false</b>;</td></tr>
<tr><th id="260">260</th><td>    <i>// Check if the new instruction is redundant.</i></td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col6 ref" href="#26CurrInst" title='CurrInst' data-ref="26CurrInst" data-ref-filename="26CurrInst">CurrInst</a>, <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>)) {</td></tr>
<tr><th id="262">262</th><td>      <a class="local col4 ref" href="#24Keep" title='Keep' data-ref="24Keep" data-ref-filename="24Keep">Keep</a> = <b>false</b>;</td></tr>
<tr><th id="263">263</th><td>      <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>    }</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td>  <i>// Add new instruction to map.</i></td></tr>
<tr><th id="267">267</th><td>  <a class="local col8 ref" href="#18TOCSaves" title='TOCSaves' data-ref="18TOCSaves" data-ref-filename="18TOCSaves">TOCSaves</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>]</span> = <a class="local col4 ref" href="#24Keep" title='Keep' data-ref="24Keep" data-ref-filename="24Keep">Keep</a>;</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// This function returns a list of all PHI nodes in the tree starting from</i></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// the RootPHI node. We perform a BFS traversal to get an ordered list of nodes.</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// The list initially only contains the root PHI. When we visit a PHI node, we</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// add it to the list. We continue to look for other PHI node operands while</i></td></tr>
<tr><th id="274">274</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// there are nodes to visit in the list. The function returns false if the</i></td></tr>
<tr><th id="275">275</th><td><i  data-doc="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">// optimization cannot be applied on this tree.</i></td></tr>
<tr><th id="276">276</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE" title='(anonymous namespace)::collectUnprimedAccPHIs' data-type='bool (anonymous namespace)::collectUnprimedAccPHIs(llvm::MachineRegisterInfo * MRI, llvm::MachineInstr * RootPHI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; PHIs)' data-ref="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE" data-ref-filename="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">collectUnprimedAccPHIs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="27MRI" data-ref-filename="27MRI">MRI</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28RootPHI" title='RootPHI' data-type='llvm::MachineInstr *' data-ref="28RootPHI" data-ref-filename="28RootPHI">RootPHI</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="29PHIs" title='PHIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</dfn>) {</td></tr>
<tr><th id="279">279</th><td>  <a class="local col9 ref" href="#29PHIs" title='PHIs' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#28RootPHI" title='RootPHI' data-ref="28RootPHI" data-ref-filename="28RootPHI">RootPHI</a>);</td></tr>
<tr><th id="280">280</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30VisitedIndex" title='VisitedIndex' data-type='unsigned int' data-ref="30VisitedIndex" data-ref-filename="30VisitedIndex">VisitedIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="281">281</th><td>  <b>while</b> (<a class="local col0 ref" href="#30VisitedIndex" title='VisitedIndex' data-ref="30VisitedIndex" data-ref-filename="30VisitedIndex">VisitedIndex</a> &lt; <a class="local col9 ref" href="#29PHIs" title='PHIs' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="282">282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31VisitedPHI" title='VisitedPHI' data-type='llvm::MachineInstr *' data-ref="31VisitedPHI" data-ref-filename="31VisitedPHI">VisitedPHI</dfn> = <a class="local col9 ref" href="#29PHIs" title='PHIs' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#30VisitedIndex" title='VisitedIndex' data-ref="30VisitedIndex" data-ref-filename="30VisitedIndex">VisitedIndex</a>]</a>;</td></tr>
<tr><th id="283">283</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="32PHIOp" title='PHIOp' data-type='unsigned int' data-ref="32PHIOp" data-ref-filename="32PHIOp">PHIOp</dfn> = <var>1</var>, <dfn class="local col3 decl" id="33NumOps" title='NumOps' data-type='unsigned int' data-ref="33NumOps" data-ref-filename="33NumOps">NumOps</dfn> = <a class="local col1 ref" href="#31VisitedPHI" title='VisitedPHI' data-ref="31VisitedPHI" data-ref-filename="31VisitedPHI">VisitedPHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="284">284</th><td>         <a class="local col2 ref" href="#32PHIOp" title='PHIOp' data-ref="32PHIOp" data-ref-filename="32PHIOp">PHIOp</a> != <a class="local col3 ref" href="#33NumOps" title='NumOps' data-ref="33NumOps" data-ref-filename="33NumOps">NumOps</a>; <a class="local col2 ref" href="#32PHIOp" title='PHIOp' data-ref="32PHIOp" data-ref-filename="32PHIOp">PHIOp</a> += <var>2</var>) {</td></tr>
<tr><th id="285">285</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34RegOp" title='RegOp' data-type='llvm::Register' data-ref="34RegOp" data-ref-filename="34RegOp">RegOp</dfn> = <a class="local col1 ref" href="#31VisitedPHI" title='VisitedPHI' data-ref="31VisitedPHI" data-ref-filename="31VisitedPHI">VisitedPHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#32PHIOp" title='PHIOp' data-ref="32PHIOp" data-ref-filename="32PHIOp">PHIOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="286">286</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#34RegOp" title='RegOp' data-ref="34RegOp" data-ref-filename="34RegOp">RegOp</a>))</td></tr>
<tr><th id="287">287</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="288">288</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35Instr" title='Instr' data-type='llvm::MachineInstr *' data-ref="35Instr" data-ref-filename="35Instr">Instr</dfn> = <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI" data-ref-filename="27MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34RegOp" title='RegOp' data-ref="34RegOp" data-ref-filename="34RegOp">RegOp</a>);</td></tr>
<tr><th id="289">289</th><td>      <i>// While collecting the PHI nodes, we check if they can be converted (i.e.</i></td></tr>
<tr><th id="290">290</th><td><i>      // all the operands are either copies, implicit defs or PHI nodes).</i></td></tr>
<tr><th id="291">291</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='unsigned int' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</dfn> = <a class="local col5 ref" href="#35Instr" title='Instr' data-ref="35Instr" data-ref-filename="35Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="292">292</th><td>      <b>if</b> (<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>) {</td></tr>
<tr><th id="293">293</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='llvm::Register' data-ref="37Reg" data-ref-filename="37Reg">Reg</dfn> = <a class="local col5 ref" href="#35Instr" title='Instr' data-ref="35Instr" data-ref-filename="35Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="294">294</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg" data-ref-filename="37Reg">Reg</a>) ||</td></tr>
<tr><th id="295">295</th><td>            <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI" data-ref-filename="27MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg" data-ref-filename="37Reg">Reg</a>) != &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>)</td></tr>
<tr><th id="296">296</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::IMPLICIT_DEF" title='llvm::PPC::IMPLICIT_DEF' data-ref="llvm::PPC::IMPLICIT_DEF" data-ref-filename="llvm..PPC..IMPLICIT_DEF">IMPLICIT_DEF</a> &amp;&amp; <a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>)</td></tr>
<tr><th id="298">298</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="299">299</th><td>      <i>// If we detect a cycle in the PHI nodes, we exit. It would be</i></td></tr>
<tr><th id="300">300</th><td><i>      // possible to change cycles as well, but that would add a lot</i></td></tr>
<tr><th id="301">301</th><td><i>      // of complexity for a case that is unlikely to occur with MMA</i></td></tr>
<tr><th id="302">302</th><td><i>      // code.</i></td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>)</td></tr>
<tr><th id="304">304</th><td>        <b>continue</b>;</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col9 ref" href="#29PHIs" title='PHIs' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</a></span>, <a class="local col5 ref" href="#35Instr" title='Instr' data-ref="35Instr" data-ref-filename="35Instr">Instr</a>))</td></tr>
<tr><th id="306">306</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td>      <a class="local col9 ref" href="#29PHIs" title='PHIs' data-ref="29PHIs" data-ref-filename="29PHIs">PHIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#35Instr" title='Instr' data-ref="35Instr" data-ref-filename="35Instr">Instr</a>);</td></tr>
<tr><th id="308">308</th><td>    }</td></tr>
<tr><th id="309">309</th><td>    <a class="local col0 ref" href="#30VisitedIndex" title='VisitedIndex' data-ref="30VisitedIndex" data-ref-filename="30VisitedIndex">VisitedIndex</a>++;</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i  data-doc="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">// This function changes the unprimed accumulator PHI nodes in the PHIs list to</i></td></tr>
<tr><th id="315">315</th><td><i  data-doc="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">// primed accumulator PHI nodes. The list is traversed in reverse order to</i></td></tr>
<tr><th id="316">316</th><td><i  data-doc="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">// change all the PHI operands of a PHI node before changing the node itself.</i></td></tr>
<tr><th id="317">317</th><td><i  data-doc="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">// We keep a map to associate each changed PHI node to its non-changed form.</i></td></tr>
<tr><th id="318">318</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE" title='(anonymous namespace)::convertUnprimedAccPHIs' data-type='void (anonymous namespace)::convertUnprimedAccPHIs(const llvm::PPCInstrInfo * TII, llvm::MachineRegisterInfo * MRI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; PHIs, llvm::Register Dst)' data-ref="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">convertUnprimedAccPHIs</dfn>(<em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col8 decl" id="38TII" title='TII' data-type='const llvm::PPCInstrInfo *' data-ref="38TII" data-ref-filename="38TII">TII</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="39MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="39MRI" data-ref-filename="39MRI">MRI</dfn>,</td></tr>
<tr><th id="320">320</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="40PHIs" title='PHIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="40PHIs" data-ref-filename="40PHIs">PHIs</dfn>,</td></tr>
<tr><th id="321">321</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="41Dst" title='Dst' data-type='llvm::Register' data-ref="41Dst" data-ref-filename="41Dst">Dst</dfn>) {</td></tr>
<tr><th id="322">322</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="42ChangedPHIMap" title='ChangedPHIMap' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="42ChangedPHIMap" data-ref-filename="42ChangedPHIMap">ChangedPHIMap</dfn>;</td></tr>
<tr><th id="323">323</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="43It" title='It' data-type='std::reverse_iterator&lt;llvm::MachineInstr **&gt;' data-ref="43It" data-ref-filename="43It">It</dfn> = <a class="local col0 ref" href="#40PHIs" title='PHIs' data-ref="40PHIs" data-ref-filename="40PHIs">PHIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col4 decl" id="44End" title='End' data-type='std::reverse_iterator&lt;llvm::MachineInstr **&gt;' data-ref="44End" data-ref-filename="44End">End</dfn> = <a class="local col0 ref" href="#40PHIs" title='PHIs' data-ref="40PHIs" data-ref-filename="40PHIs">PHIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZN4llvm25SmallVectorTemplateCommon4rendEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col3 ref" href="#43It" title='It' data-ref="43It" data-ref-filename="43It">It</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_" data-ref-filename="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</span> <a class="local col4 ref" href="#44End" title='End' data-ref="44End" data-ref-filename="44End">End</a>; <span class='ref fn' title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv" data-ref-filename="_ZNSt16reverse_iteratorppEv">++</span><a class="local col3 ref" href="#43It" title='It' data-ref="43It" data-ref-filename="43It">It</a>) {</td></tr>
<tr><th id="324">324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45PHI" title='PHI' data-type='llvm::MachineInstr *' data-ref="45PHI" data-ref-filename="45PHI">PHI</dfn> = <span class='ref fn' title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv" data-ref-filename="_ZNKSt16reverse_iteratordeEv">*</span><a class="local col3 ref" href="#43It" title='It' data-ref="43It" data-ref-filename="43It">It</a>;</td></tr>
<tr><th id="325">325</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt;, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="46PHIOps" title='PHIOps' data-type='SmallVector&lt;std::pair&lt;MachineOperand, MachineOperand&gt;, 4&gt;' data-ref="46PHIOps" data-ref-filename="46PHIOps">PHIOps</dfn>;</td></tr>
<tr><th id="326">326</th><td>    <i>// We check if the current PHI node can be changed by looking at its</i></td></tr>
<tr><th id="327">327</th><td><i>    // operands. If all the operands are either copies from primed</i></td></tr>
<tr><th id="328">328</th><td><i>    // accumulators, implicit definitions or other unprimed accumulator</i></td></tr>
<tr><th id="329">329</th><td><i>    // PHI nodes, we change it.</i></td></tr>
<tr><th id="330">330</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="47PHIOp" title='PHIOp' data-type='unsigned int' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</dfn> = <var>1</var>, <dfn class="local col8 decl" id="48NumOps" title='NumOps' data-type='unsigned int' data-ref="48NumOps" data-ref-filename="48NumOps">NumOps</dfn> = <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a> != <a class="local col8 ref" href="#48NumOps" title='NumOps' data-ref="48NumOps" data-ref-filename="48NumOps">NumOps</a>;</td></tr>
<tr><th id="331">331</th><td>         <a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a> += <var>2</var>) {</td></tr>
<tr><th id="332">332</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="49RegOp" title='RegOp' data-type='llvm::Register' data-ref="49RegOp" data-ref-filename="49RegOp">RegOp</dfn> = <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="333">333</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50PHIInput" title='PHIInput' data-type='llvm::MachineInstr *' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</dfn> = <a class="local col9 ref" href="#39MRI" title='MRI' data-ref="39MRI" data-ref-filename="39MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49RegOp" title='RegOp' data-ref="49RegOp" data-ref-filename="49RegOp">RegOp</a>);</td></tr>
<tr><th id="334">334</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode" data-ref-filename="51Opcode">Opcode</dfn> = <a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="335">335</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Opcode == PPC::COPY || Opcode == PPC::IMPLICIT_DEF ||</td></tr>
<tr><th id="336">336</th><td>              Opcode == PPC::PHI) &amp;&amp;</td></tr>
<tr><th id="337">337</th><td>             <q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="338">338</th><td>      <b>if</b> (<a class="local col1 ref" href="#51Opcode" title='Opcode' data-ref="51Opcode" data-ref-filename="51Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>) {</td></tr>
<tr><th id="339">339</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI-&gt;getRegClass(PHIInput-&gt;getOperand(<var>1</var>).getReg()) ==</td></tr>
<tr><th id="340">340</th><td>                   &amp;PPC::ACCRCRegClass &amp;&amp;</td></tr>
<tr><th id="341">341</th><td>               <q>"Unexpected register class"</q>);</td></tr>
<tr><th id="342">342</th><td>        <a class="local col6 ref" href="#46PHIOps" title='PHIOps' data-ref="46PHIOps" data-ref-filename="46PHIOps">PHIOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a> + <var>1</var>)});</td></tr>
<tr><th id="343">343</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51Opcode" title='Opcode' data-ref="51Opcode" data-ref-filename="51Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::IMPLICIT_DEF" title='llvm::PPC::IMPLICIT_DEF' data-ref="llvm::PPC::IMPLICIT_DEF" data-ref-filename="llvm..PPC..IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="344">344</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="52AccReg" title='AccReg' data-type='llvm::Register' data-ref="52AccReg" data-ref-filename="52AccReg">AccReg</dfn> = <a class="local col9 ref" href="#39MRI" title='MRI' data-ref="39MRI" data-ref-filename="39MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>);</td></tr>
<tr><th id="345">345</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>, <a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="346">346</th><td>                <a class="local col8 ref" href="#38TII" title='TII' data-ref="38TII" data-ref-filename="38TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::IMPLICIT_DEF" title='llvm::PPC::IMPLICIT_DEF' data-ref="llvm::PPC::IMPLICIT_DEF" data-ref-filename="llvm..PPC..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52AccReg" title='AccReg' data-ref="52AccReg" data-ref-filename="52AccReg">AccReg</a>);</td></tr>
<tr><th id="347">347</th><td>        <a class="local col6 ref" href="#46PHIOps" title='PHIOps' data-ref="46PHIOps" data-ref-filename="46PHIOps">PHIOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52AccReg" title='AccReg' data-ref="52AccReg" data-ref-filename="52AccReg">AccReg</a>, <b>false</b>),</td></tr>
<tr><th id="348">348</th><td>                          <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a> + <var>1</var>)});</td></tr>
<tr><th id="349">349</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51Opcode" title='Opcode' data-ref="51Opcode" data-ref-filename="51Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>) {</td></tr>
<tr><th id="350">350</th><td>        <i>// We found a PHI operand. At this point we know this operand</i></td></tr>
<tr><th id="351">351</th><td><i>        // has already been changed so we get its associated changed form</i></td></tr>
<tr><th id="352">352</th><td><i>        // from the map.</i></td></tr>
<tr><th id="353">353</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ChangedPHIMap.count(PHIInput) == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="354">354</th><td>               <q>"This PHI node should have already been changed."</q>);</td></tr>
<tr><th id="355">355</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53PrimedAccPHI" title='PrimedAccPHI' data-type='llvm::MachineInstr *' data-ref="53PrimedAccPHI" data-ref-filename="53PrimedAccPHI">PrimedAccPHI</dfn> = <a class="local col2 ref" href="#42ChangedPHIMap" title='ChangedPHIMap' data-ref="42ChangedPHIMap" data-ref-filename="42ChangedPHIMap">ChangedPHIMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col0 ref" href="#50PHIInput" title='PHIInput' data-ref="50PHIInput" data-ref-filename="50PHIInput">PHIInput</a>);</td></tr>
<tr><th id="356">356</th><td>        <a class="local col6 ref" href="#46PHIOps" title='PHIOps' data-ref="46PHIOps" data-ref-filename="46PHIOps">PHIOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(</td></tr>
<tr><th id="357">357</th><td>                              <a class="local col3 ref" href="#53PrimedAccPHI" title='PrimedAccPHI' data-ref="53PrimedAccPHI" data-ref-filename="53PrimedAccPHI">PrimedAccPHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>),</td></tr>
<tr><th id="358">358</th><td>                          <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47PHIOp" title='PHIOp' data-ref="47PHIOp" data-ref-filename="47PHIOp">PHIOp</a> + <var>1</var>)});</td></tr>
<tr><th id="359">359</th><td>      }</td></tr>
<tr><th id="360">360</th><td>    }</td></tr>
<tr><th id="361">361</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="54AccReg" title='AccReg' data-type='llvm::Register' data-ref="54AccReg" data-ref-filename="54AccReg">AccReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41Dst" title='Dst' data-ref="41Dst" data-ref-filename="41Dst">Dst</a>;</td></tr>
<tr><th id="362">362</th><td>    <i>// If the PHI node we are changing is the root node, the register it defines</i></td></tr>
<tr><th id="363">363</th><td><i>    // will be the destination register of the original copy (of the PHI def).</i></td></tr>
<tr><th id="364">364</th><td><i>    // For all other PHI's in the list, we need to create another primed</i></td></tr>
<tr><th id="365">365</th><td><i>    // accumulator virtual register as the PHI will no longer define the</i></td></tr>
<tr><th id="366">366</th><td><i>    // unprimed accumulator.</i></td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (<a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a> != <a class="local col0 ref" href="#40PHIs" title='PHIs' data-ref="40PHIs" data-ref-filename="40PHIs">PHIs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="368">368</th><td>      <a class="local col4 ref" href="#54AccReg" title='AccReg' data-ref="54AccReg" data-ref-filename="54AccReg">AccReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#39MRI" title='MRI' data-ref="39MRI" data-ref-filename="39MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>);</td></tr>
<tr><th id="369">369</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="55NewPHI" title='NewPHI' data-type='llvm::MachineInstrBuilder' data-ref="55NewPHI" data-ref-filename="55NewPHI">NewPHI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(</td></tr>
<tr><th id="370">370</th><td>        <span class='refarg'>*<a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>, <a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col8 ref" href="#38TII" title='TII' data-ref="38TII" data-ref-filename="38TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#54AccReg" title='AccReg' data-ref="54AccReg" data-ref-filename="54AccReg">AccReg</a>);</td></tr>
<tr><th id="371">371</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="56RegMBB" title='RegMBB' data-type='std::pair&lt;llvm::MachineOperand, llvm::MachineOperand&gt;' data-ref="56RegMBB" data-ref-filename="56RegMBB">RegMBB</dfn> : <a class="local col6 ref" href="#46PHIOps" title='PHIOps' data-ref="46PHIOps" data-ref-filename="46PHIOps">PHIOps</a>)</td></tr>
<tr><th id="372">372</th><td>      <a class="local col5 ref" href="#55NewPHI" title='NewPHI' data-ref="55NewPHI" data-ref-filename="55NewPHI">NewPHI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56RegMBB" title='RegMBB' data-ref="56RegMBB" data-ref-filename="56RegMBB">RegMBB</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand, llvm::MachineOperand&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56RegMBB" title='RegMBB' data-ref="56RegMBB" data-ref-filename="56RegMBB">RegMBB</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand, llvm::MachineOperand&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="373">373</th><td>    <a class="local col2 ref" href="#42ChangedPHIMap" title='ChangedPHIMap' data-ref="42ChangedPHIMap" data-ref-filename="42ChangedPHIMap">ChangedPHIMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#45PHI" title='PHI' data-ref="45PHI" data-ref-filename="45PHI">PHI</a>]</a> = <a class="local col5 ref" href="#55NewPHI" title='NewPHI' data-ref="55NewPHI" data-ref-filename="55NewPHI">NewPHI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">// Perform peephole optimizations.</i></td></tr>
<tr><th id="378">378</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-type='bool (anonymous namespace)::PPCMIPeephole::simplifyCode()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</dfn>(<em>void</em>) {</td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57Simplified" title='Simplified' data-type='bool' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>* <dfn class="local col8 decl" id="58ToErase" title='ToErase' data-type='llvm::MachineInstr *' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="381">381</th><td>  <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; <span class='ref fn fake' title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev" data-ref-filename="_ZNSt3mapC1Ev"></span><dfn class="local col9 decl" id="59TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt;' data-ref="59TOCSaves" data-ref-filename="59TOCSaves">TOCSaves</dfn>;</td></tr>
<tr><th id="382">382</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="60TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="60TRI" data-ref-filename="60TRI">TRI</dfn> = &amp;<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="383">383</th><td>  <a class="ref" href="#51" title='NumFunctionsEnteredInMIPeephole' data-ref="NumFunctionsEnteredInMIPeephole" data-ref-filename="NumFunctionsEnteredInMIPeephole">NumFunctionsEnteredInMIPeephole</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ConvertRegReg" title='ConvertRegReg' data-use='m' data-ref="ConvertRegReg" data-ref-filename="ConvertRegReg">ConvertRegReg</a>) {</td></tr>
<tr><th id="385">385</th><td>    <i>// Fixed-point conversion of reg/reg instructions fed by load-immediate</i></td></tr>
<tr><th id="386">386</th><td><i>    // into reg/imm instructions. FIXME: This is expensive, control it with</i></td></tr>
<tr><th id="387">387</th><td><i>    // an option.</i></td></tr>
<tr><th id="388">388</th><td>    <em>bool</em> <dfn class="local col1 decl" id="61SomethingChanged" title='SomethingChanged' data-type='bool' data-ref="61SomethingChanged" data-ref-filename="61SomethingChanged">SomethingChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="389">389</th><td>    <b>do</b> {</td></tr>
<tr><th id="390">390</th><td>      <a class="ref" href="#53" title='NumFixedPointIterations' data-ref="NumFixedPointIterations" data-ref-filename="NumFixedPointIterations">NumFixedPointIterations</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="391">391</th><td>      <a class="local col1 ref" href="#61SomethingChanged" title='SomethingChanged' data-ref="61SomethingChanged" data-ref-filename="61SomethingChanged">SomethingChanged</a> = <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>) {</td></tr>
<tr><th id="393">393</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="63MI" data-ref-filename="63MI">MI</dfn> : <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a>) {</td></tr>
<tr><th id="394">394</th><td>          <b>if</b> (<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="395">395</th><td>            <b>continue</b>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</a>(<span class='refarg'><a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a></span>)) {</td></tr>
<tr><th id="398">398</th><td>            <i>// We don't erase anything in case the def has other uses. Let DCE</i></td></tr>
<tr><th id="399">399</th><td><i>            // remove it if it can be removed.</i></td></tr>
<tr><th id="400">400</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Converted instruction to imm form: "</q>);</td></tr>
<tr><th id="401">401</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="402">402</th><td>            <a class="ref" href="#49" title='NumConvertedToImmediateForm' data-ref="NumConvertedToImmediateForm" data-ref-filename="NumConvertedToImmediateForm">NumConvertedToImmediateForm</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="403">403</th><td>            <a class="local col1 ref" href="#61SomethingChanged" title='SomethingChanged' data-ref="61SomethingChanged" data-ref-filename="61SomethingChanged">SomethingChanged</a> = <b>true</b>;</td></tr>
<tr><th id="404">404</th><td>            <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>            <b>continue</b>;</td></tr>
<tr><th id="406">406</th><td>          }</td></tr>
<tr><th id="407">407</th><td>        }</td></tr>
<tr><th id="408">408</th><td>      }</td></tr>
<tr><th id="409">409</th><td>    } <b>while</b> (<a class="local col1 ref" href="#61SomethingChanged" title='SomethingChanged' data-ref="61SomethingChanged" data-ref-filename="61SomethingChanged">SomethingChanged</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FixedPointRegToImm" title='FixedPointRegToImm' data-use='m' data-ref="FixedPointRegToImm" data-ref-filename="FixedPointRegToImm">FixedPointRegToImm</a>);</td></tr>
<tr><th id="410">410</th><td>  }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="64MBB" data-ref-filename="64MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>) {</td></tr>
<tr><th id="413">413</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI" data-ref-filename="65MI">MI</dfn> : <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a>) {</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>      <i>// If the previous instruction was marked for elimination,</i></td></tr>
<tr><th id="416">416</th><td><i>      // remove it now.</i></td></tr>
<tr><th id="417">417</th><td>      <b>if</b> (<a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a>) {</td></tr>
<tr><th id="418">418</th><td>        <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="419">419</th><td>        <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = <b>nullptr</b>;</td></tr>
<tr><th id="420">420</th><td>      }</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>      <i>// Ignore debug instructions.</i></td></tr>
<tr><th id="423">423</th><td>      <b>if</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="424">424</th><td>        <b>continue</b>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>      <i>// Per-opcode peepholes.</i></td></tr>
<tr><th id="427">427</th><td>      <b>switch</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>      <b>default</b>:</td></tr>
<tr><th id="430">430</th><td>        <b>break</b>;</td></tr>
<tr><th id="431">431</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>: {</td></tr>
<tr><th id="432">432</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="66Src" title='Src' data-type='llvm::Register' data-ref="66Src" data-ref-filename="66Src">Src</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="433">433</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67Dst" title='Dst' data-type='llvm::Register' data-ref="67Dst" data-ref-filename="67Dst">Dst</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="434">434</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src" data-ref-filename="66Src">Src</a>) ||</td></tr>
<tr><th id="435">435</th><td>            !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst" data-ref-filename="67Dst">Dst</a>))</td></tr>
<tr><th id="436">436</th><td>          <b>break</b>;</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src" data-ref-filename="66Src">Src</a>) != &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACCRCRegClass" title='llvm::PPC::UACCRCRegClass' data-ref="llvm::PPC::UACCRCRegClass" data-ref-filename="llvm..PPC..UACCRCRegClass">UACCRCRegClass</a> ||</td></tr>
<tr><th id="438">438</th><td>            <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst" data-ref-filename="67Dst">Dst</a>) != &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>)</td></tr>
<tr><th id="439">439</th><td>          <b>break</b>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>        <i>// We are copying an unprimed accumulator to a primed accumulator.</i></td></tr>
<tr><th id="442">442</th><td><i>        // If the input to the copy is a PHI that is fed only by (i) copies in</i></td></tr>
<tr><th id="443">443</th><td><i>        // the other direction (ii) implicitly defined unprimed accumulators or</i></td></tr>
<tr><th id="444">444</th><td><i>        // (iii) other PHI nodes satisfying (i) and (ii), we can change</i></td></tr>
<tr><th id="445">445</th><td><i>        // the PHI to a PHI on primed accumulators (as long as we also change</i></td></tr>
<tr><th id="446">446</th><td><i>        // its operands). To detect and change such copies, we first get a list</i></td></tr>
<tr><th id="447">447</th><td><i>        // of all the PHI nodes starting from the root PHI node in BFS order.</i></td></tr>
<tr><th id="448">448</th><td><i>        // We then visit all these PHI nodes to check if they can be changed to</i></td></tr>
<tr><th id="449">449</th><td><i>        // primed accumulator PHI nodes and if so, we change them.</i></td></tr>
<tr><th id="450">450</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68RootPHI" title='RootPHI' data-type='llvm::MachineInstr *' data-ref="68RootPHI" data-ref-filename="68RootPHI">RootPHI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66Src" title='Src' data-ref="66Src" data-ref-filename="66Src">Src</a>);</td></tr>
<tr><th id="451">451</th><td>        <b>if</b> (<a class="local col8 ref" href="#68RootPHI" title='RootPHI' data-ref="68RootPHI" data-ref-filename="68RootPHI">RootPHI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>)</td></tr>
<tr><th id="452">452</th><td>          <b>break</b>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="69PHIs" title='PHIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="69PHIs" data-ref-filename="69PHIs">PHIs</dfn>;</td></tr>
<tr><th id="455">455</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE" title='(anonymous namespace)::collectUnprimedAccPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE" data-ref-filename="_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE">collectUnprimedAccPHIs</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>, <a class="local col8 ref" href="#68RootPHI" title='RootPHI' data-ref="68RootPHI" data-ref-filename="68RootPHI">RootPHI</a>, <span class='refarg'><a class="local col9 ref" href="#69PHIs" title='PHIs' data-ref="69PHIs" data-ref-filename="69PHIs">PHIs</a></span>))</td></tr>
<tr><th id="456">456</th><td>          <b>break</b>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>        <a class="tu ref fn" href="#_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE" title='(anonymous namespace)::convertUnprimedAccPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE">convertUnprimedAccPHIs</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>, <span class='refarg'><a class="local col9 ref" href="#69PHIs" title='PHIs' data-ref="69PHIs" data-ref-filename="69PHIs">PHIs</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst" data-ref-filename="67Dst">Dst</a>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>        <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="461">461</th><td>        <b>break</b>;</td></tr>
<tr><th id="462">462</th><td>      }</td></tr>
<tr><th id="463">463</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>:</td></tr>
<tr><th id="464">464</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>: {</td></tr>
<tr><th id="465">465</th><td>        <i>// If we are materializing a zero, look for any use operands for which</i></td></tr>
<tr><th id="466">466</th><td><i>        // zero means immediate zero. All such operands can be replaced with</i></td></tr>
<tr><th id="467">467</th><td><i>        // PPC::ZERO.</i></td></tr>
<tr><th id="468">468</th><td>        <b>if</b> (!<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="469">469</th><td>          <b>break</b>;</td></tr>
<tr><th id="470">470</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="70MIDestReg" title='MIDestReg' data-type='unsigned int' data-ref="70MIDestReg" data-ref-filename="70MIDestReg">MIDestReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="471">471</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&amp; <dfn class="local col1 decl" id="71UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="71UseMI" data-ref-filename="71UseMI">UseMI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#70MIDestReg" title='MIDestReg' data-ref="70MIDestReg" data-ref-filename="70MIDestReg">MIDestReg</a>))</td></tr>
<tr><th id="472">472</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> |= <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" title='llvm::PPCInstrInfo::onlyFoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE">onlyFoldImmediate</a>(<span class='refarg'><a class="local col1 ref" href="#71UseMI" title='UseMI' data-ref="71UseMI" data-ref-filename="71UseMI">UseMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#70MIDestReg" title='MIDestReg' data-ref="70MIDestReg" data-ref-filename="70MIDestReg">MIDestReg</a>);</td></tr>
<tr><th id="473">473</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#70MIDestReg" title='MIDestReg' data-ref="70MIDestReg" data-ref-filename="70MIDestReg">MIDestReg</a>)) {</td></tr>
<tr><th id="474">474</th><td>          <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#60" title='NumLoadImmZeroFoldedAndRemoved' data-ref="NumLoadImmZeroFoldedAndRemoved" data-ref-filename="NumLoadImmZeroFoldedAndRemoved">NumLoadImmZeroFoldedAndRemoved</a>;</td></tr>
<tr><th id="475">475</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="476">476</th><td>        }</td></tr>
<tr><th id="477">477</th><td>        <b>break</b>;</td></tr>
<tr><th id="478">478</th><td>      }</td></tr>
<tr><th id="479">479</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>: {</td></tr>
<tr><th id="480">480</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="72MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="72MFI" data-ref-filename="72MFI">MFI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="481">481</th><td>        <b>if</b> (<a class="local col2 ref" href="#72MFI" title='MFI' data-ref="72MFI" data-ref-filename="72MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() ||</td></tr>
<tr><th id="482">482</th><td>            !<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10isELFv2ABIEv" title='llvm::PPCSubtarget::isELFv2ABI' data-ref="_ZNK4llvm12PPCSubtarget10isELFv2ABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10isELFv2ABIEv">isELFv2ABI</a>())</td></tr>
<tr><th id="483">483</th><td>          <b>break</b>;</td></tr>
<tr><th id="484">484</th><td>        <i>// When encountering a TOC save instruction, call UpdateTOCSaves</i></td></tr>
<tr><th id="485">485</th><td><i>        // to add it to the TOCSaves map and mark any existing TOC saves</i></td></tr>
<tr><th id="486">486</th><td><i>        // it dominates as redundant.</i></td></tr>
<tr><th id="487">487</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>))</td></tr>
<tr><th id="488">488</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" title='(anonymous namespace)::PPCMIPeephole::UpdateTOCSaves' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">UpdateTOCSaves</a>(<span class='refarg'><a class="local col9 ref" href="#59TOCSaves" title='TOCSaves' data-ref="59TOCSaves" data-ref-filename="59TOCSaves">TOCSaves</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>);</td></tr>
<tr><th id="489">489</th><td>        <b>break</b>;</td></tr>
<tr><th id="490">490</th><td>      }</td></tr>
<tr><th id="491">491</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXPERMDI" title='llvm::PPC::XXPERMDI' data-ref="llvm::PPC::XXPERMDI" data-ref-filename="llvm..PPC..XXPERMDI">XXPERMDI</a>: {</td></tr>
<tr><th id="492">492</th><td>        <i>// Perform simplifications of 2x64 vector swaps and splats.</i></td></tr>
<tr><th id="493">493</th><td><i>        // A swap is identified by an immediate value of 2, and a splat</i></td></tr>
<tr><th id="494">494</th><td><i>        // is identified by an immediate value of 0 or 3.</i></td></tr>
<tr><th id="495">495</th><td>        <em>int</em> <dfn class="local col3 decl" id="73Immed" title='Immed' data-type='int' data-ref="73Immed" data-ref-filename="73Immed">Immed</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>        <b>if</b> (<a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>1</var>)</td></tr>
<tr><th id="498">498</th><td>          <b>break</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>        <i>// For each of these simplifications, we need the two source</i></td></tr>
<tr><th id="501">501</th><td><i>        // regs to match.  Unfortunately, MachineCSE ignores COPY and</i></td></tr>
<tr><th id="502">502</th><td><i>        // SUBREG_TO_REG, so for example we can see</i></td></tr>
<tr><th id="503">503</th><td><i>        //   XXPERMDI t, SUBREG_TO_REG(s), SUBREG_TO_REG(s), immed.</i></td></tr>
<tr><th id="504">504</th><td><i>        // We have to look through chains of COPY and SUBREG_TO_REG</i></td></tr>
<tr><th id="505">505</th><td><i>        // to find the real source values for comparison.</i></td></tr>
<tr><th id="506">506</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="74TrueReg1" title='TrueReg1' data-type='unsigned int' data-ref="74TrueReg1" data-ref-filename="74TrueReg1">TrueReg1</dfn> =</td></tr>
<tr><th id="507">507</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="508">508</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="75TrueReg2" title='TrueReg2' data-type='unsigned int' data-ref="75TrueReg2" data-ref-filename="75TrueReg2">TrueReg2</dfn> =</td></tr>
<tr><th id="509">509</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>        <b>if</b> (!(<a class="local col4 ref" href="#74TrueReg1" title='TrueReg1' data-ref="74TrueReg1" data-ref-filename="74TrueReg1">TrueReg1</a> == <a class="local col5 ref" href="#75TrueReg2" title='TrueReg2' data-ref="75TrueReg2" data-ref-filename="75TrueReg2">TrueReg2</a> &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#74TrueReg1" title='TrueReg1' data-ref="74TrueReg1" data-ref-filename="74TrueReg1">TrueReg1</a>)))</td></tr>
<tr><th id="512">512</th><td>          <b>break</b>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#74TrueReg1" title='TrueReg1' data-ref="74TrueReg1" data-ref-filename="74TrueReg1">TrueReg1</a>);</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>        <b>if</b> (!<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>)</td></tr>
<tr><th id="517">517</th><td>          <b>break</b>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="77DefOpc" title='DefOpc' data-type='unsigned int' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</dfn> = <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>        <i>// If this is a splat fed by a splatting load, the splat is</i></td></tr>
<tr><th id="522">522</th><td><i>        // redundant. Replace with a copy. This doesn't happen directly due</i></td></tr>
<tr><th id="523">523</th><td><i>        // to code in PPCDAGToDAGISel.cpp, but it can happen when converting</i></td></tr>
<tr><th id="524">524</th><td><i>        // a load of a double to a vector of 64-bit integers.</i></td></tr>
<tr><th id="525">525</th><td>        <em>auto</em> <dfn class="local col8 decl" id="78isConversionOfLoadAndSplat" title='isConversionOfLoadAndSplat' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:525:43)' data-ref="78isConversionOfLoadAndSplat" data-ref-filename="78isConversionOfLoadAndSplat">isConversionOfLoadAndSplat</dfn> = [=]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="526">526</th><td>          <b>if</b> (<a class="local col7 ref" href="#77DefOpc" title='DefOpc' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVCVDPSXDS" title='llvm::PPC::XVCVDPSXDS' data-ref="llvm::PPC::XVCVDPSXDS" data-ref-filename="llvm..PPC..XVCVDPSXDS">XVCVDPSXDS</a> &amp;&amp; <a class="local col7 ref" href="#77DefOpc" title='DefOpc' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVCVDPUXDS" title='llvm::PPC::XVCVDPUXDS' data-ref="llvm::PPC::XVCVDPUXDS" data-ref-filename="llvm..PPC..XVCVDPUXDS">XVCVDPUXDS</a>)</td></tr>
<tr><th id="527">527</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="528">528</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="79FeedReg1" title='FeedReg1' data-type='unsigned int' data-ref="79FeedReg1" data-ref-filename="79FeedReg1">FeedReg1</dfn> =</td></tr>
<tr><th id="529">529</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="530">530</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#79FeedReg1" title='FeedReg1' data-ref="79FeedReg1" data-ref-filename="79FeedReg1">FeedReg1</a>)) {</td></tr>
<tr><th id="531">531</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="80LoadMI" data-ref-filename="80LoadMI">LoadMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#79FeedReg1" title='FeedReg1' data-ref="79FeedReg1" data-ref-filename="79FeedReg1">FeedReg1</a>);</td></tr>
<tr><th id="532">532</th><td>            <b>if</b> (<a class="local col0 ref" href="#80LoadMI" title='LoadMI' data-ref="80LoadMI" data-ref-filename="80LoadMI">LoadMI</a> &amp;&amp; <a class="local col0 ref" href="#80LoadMI" title='LoadMI' data-ref="80LoadMI" data-ref-filename="80LoadMI">LoadMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVDSX" title='llvm::PPC::LXVDSX' data-ref="llvm::PPC::LXVDSX" data-ref-filename="llvm..PPC..LXVDSX">LXVDSX</a>)</td></tr>
<tr><th id="533">533</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>          }</td></tr>
<tr><th id="535">535</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="536">536</th><td>        };</td></tr>
<tr><th id="537">537</th><td>        <b>if</b> ((<a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>0</var> || <a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="538">538</th><td>            (<a class="local col7 ref" href="#77DefOpc" title='DefOpc' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVDSX" title='llvm::PPC::LXVDSX' data-ref="llvm::PPC::LXVDSX" data-ref-filename="llvm..PPC..LXVDSX">LXVDSX</a> || <a class="local col8 ref" href="#78isConversionOfLoadAndSplat" title='isConversionOfLoadAndSplat' data-ref="78isConversionOfLoadAndSplat" data-ref-filename="78isConversionOfLoadAndSplat">isConversionOfLoadAndSplat</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_0clEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_0clEv" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_0clEv">()</a>)) {</td></tr>
<tr><th id="539">539</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing load-and-splat/splat "</q></td></tr>
<tr><th id="540">540</th><td>                               <q>"to load-and-splat/copy: "</q>);</td></tr>
<tr><th id="541">541</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="542">542</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="543">543</th><td>                  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="544">544</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="545">545</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="546">546</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="547">547</th><td>        }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>        <i>// If this is a splat or a swap fed by another splat, we</i></td></tr>
<tr><th id="550">550</th><td><i>        // can replace it with a copy.</i></td></tr>
<tr><th id="551">551</th><td>        <b>if</b> (<a class="local col7 ref" href="#77DefOpc" title='DefOpc' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXPERMDI" title='llvm::PPC::XXPERMDI' data-ref="llvm::PPC::XXPERMDI" data-ref-filename="llvm..PPC..XXPERMDI">XXPERMDI</a>) {</td></tr>
<tr><th id="552">552</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="81DefReg1" title='DefReg1' data-type='unsigned int' data-ref="81DefReg1" data-ref-filename="81DefReg1">DefReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="553">553</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="82DefReg2" title='DefReg2' data-type='unsigned int' data-ref="82DefReg2" data-ref-filename="82DefReg2">DefReg2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="554">554</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="83DefImmed" title='DefImmed' data-type='unsigned int' data-ref="83DefImmed" data-ref-filename="83DefImmed">DefImmed</dfn> = <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>          <i>// If the two inputs are not the same register, check to see if</i></td></tr>
<tr><th id="557">557</th><td><i>          // they originate from the same virtual register after only</i></td></tr>
<tr><th id="558">558</th><td><i>          // copy-like instructions.</i></td></tr>
<tr><th id="559">559</th><td>          <b>if</b> (<a class="local col1 ref" href="#81DefReg1" title='DefReg1' data-ref="81DefReg1" data-ref-filename="81DefReg1">DefReg1</a> != <a class="local col2 ref" href="#82DefReg2" title='DefReg2' data-ref="82DefReg2" data-ref-filename="82DefReg2">DefReg2</a>) {</td></tr>
<tr><th id="560">560</th><td>            <em>unsigned</em> <dfn class="local col4 decl" id="84FeedReg1" title='FeedReg1' data-type='unsigned int' data-ref="84FeedReg1" data-ref-filename="84FeedReg1">FeedReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#81DefReg1" title='DefReg1' data-ref="81DefReg1" data-ref-filename="81DefReg1">DefReg1</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="561">561</th><td>            <em>unsigned</em> <dfn class="local col5 decl" id="85FeedReg2" title='FeedReg2' data-type='unsigned int' data-ref="85FeedReg2" data-ref-filename="85FeedReg2">FeedReg2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#82DefReg2" title='DefReg2' data-ref="82DefReg2" data-ref-filename="82DefReg2">DefReg2</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>            <b>if</b> (!(<a class="local col4 ref" href="#84FeedReg1" title='FeedReg1' data-ref="84FeedReg1" data-ref-filename="84FeedReg1">FeedReg1</a> == <a class="local col5 ref" href="#85FeedReg2" title='FeedReg2' data-ref="85FeedReg2" data-ref-filename="85FeedReg2">FeedReg2</a> &amp;&amp;</td></tr>
<tr><th id="564">564</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#84FeedReg1" title='FeedReg1' data-ref="84FeedReg1" data-ref-filename="84FeedReg1">FeedReg1</a>)))</td></tr>
<tr><th id="565">565</th><td>              <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>          }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>          <b>if</b> (<a class="local col3 ref" href="#83DefImmed" title='DefImmed' data-ref="83DefImmed" data-ref-filename="83DefImmed">DefImmed</a> == <var>0</var> || <a class="local col3 ref" href="#83DefImmed" title='DefImmed' data-ref="83DefImmed" data-ref-filename="83DefImmed">DefImmed</a> == <var>3</var>) {</td></tr>
<tr><th id="569">569</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing splat/swap or splat/splat "</q></td></tr>
<tr><th id="570">570</th><td>                                 <q>"to splat/copy: "</q>);</td></tr>
<tr><th id="571">571</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="572">572</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="573">573</th><td>                    <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="574">574</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="575">575</th><td>            <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="576">576</th><td>            <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="577">577</th><td>          }</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>          <i>// If this is a splat fed by a swap, we can simplify modify</i></td></tr>
<tr><th id="580">580</th><td><i>          // the splat to splat the other value from the swap's input</i></td></tr>
<tr><th id="581">581</th><td><i>          // parameter.</i></td></tr>
<tr><th id="582">582</th><td>          <b>else</b> <b>if</b> ((<a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>0</var> || <a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>3</var>) &amp;&amp; <a class="local col3 ref" href="#83DefImmed" title='DefImmed' data-ref="83DefImmed" data-ref-filename="83DefImmed">DefImmed</a> == <var>2</var>) {</td></tr>
<tr><th id="583">583</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing swap/splat =&gt; splat: "</q>);</td></tr>
<tr><th id="584">584</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="585">585</th><td>            <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#81DefReg1" title='DefReg1' data-ref="81DefReg1" data-ref-filename="81DefReg1">DefReg1</a>);</td></tr>
<tr><th id="586">586</th><td>            <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#82DefReg2" title='DefReg2' data-ref="82DefReg2" data-ref-filename="82DefReg2">DefReg2</a>);</td></tr>
<tr><th id="587">587</th><td>            <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>3</var> - <a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a>);</td></tr>
<tr><th id="588">588</th><td>            <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="589">589</th><td>          }</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>          <i>// If this is a swap fed by a swap, we can replace it</i></td></tr>
<tr><th id="592">592</th><td><i>          // with a copy from the first swap's input.</i></td></tr>
<tr><th id="593">593</th><td>          <b>else</b> <b>if</b> (<a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>2</var> &amp;&amp; <a class="local col3 ref" href="#83DefImmed" title='DefImmed' data-ref="83DefImmed" data-ref-filename="83DefImmed">DefImmed</a> == <var>2</var>) {</td></tr>
<tr><th id="594">594</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing swap/swap =&gt; copy: "</q>);</td></tr>
<tr><th id="595">595</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="596">596</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="597">597</th><td>                    <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="598">598</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="599">599</th><td>            <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="600">600</th><td>            <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="601">601</th><td>          }</td></tr>
<tr><th id="602">602</th><td>        } <b>else</b> <b>if</b> ((<a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>0</var> || <a class="local col3 ref" href="#73Immed" title='Immed' data-ref="73Immed" data-ref-filename="73Immed">Immed</a> == <var>3</var>) &amp;&amp; <a class="local col7 ref" href="#77DefOpc" title='DefOpc' data-ref="77DefOpc" data-ref-filename="77DefOpc">DefOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXPERMDIs" title='llvm::PPC::XXPERMDIs' data-ref="llvm::PPC::XXPERMDIs" data-ref-filename="llvm..PPC..XXPERMDIs">XXPERMDIs</a> &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>                   (<a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> ||</td></tr>
<tr><th id="604">604</th><td>                    <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>3</var>)) {</td></tr>
<tr><th id="605">605</th><td>          <i>// Splat fed by another splat - switch the output of the first</i></td></tr>
<tr><th id="606">606</th><td><i>          // and remove the second.</i></td></tr>
<tr><th id="607">607</th><td>          <a class="local col6 ref" href="#76DefMI" title='DefMI' data-ref="76DefMI" data-ref-filename="76DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="608">608</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="609">609</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="610">610</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant splat: "</q>);</td></tr>
<tr><th id="611">611</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="612">612</th><td>        }</td></tr>
<tr><th id="613">613</th><td>        <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>      }</td></tr>
<tr><th id="615">615</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTB" title='llvm::PPC::VSPLTB' data-ref="llvm::PPC::VSPLTB" data-ref-filename="llvm..PPC..VSPLTB">VSPLTB</a>:</td></tr>
<tr><th id="616">616</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTH" title='llvm::PPC::VSPLTH' data-ref="llvm::PPC::VSPLTH" data-ref-filename="llvm..PPC..VSPLTH">VSPLTH</a>:</td></tr>
<tr><th id="617">617</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a>: {</td></tr>
<tr><th id="618">618</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="86MyOpcode" title='MyOpcode' data-type='unsigned int' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="619">619</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="87OpNo" title='OpNo' data-type='unsigned int' data-ref="87OpNo" data-ref-filename="87OpNo">OpNo</dfn> = <a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="620">620</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="88TrueReg" title='TrueReg' data-type='unsigned int' data-ref="88TrueReg" data-ref-filename="88TrueReg">TrueReg</dfn> =</td></tr>
<tr><th id="621">621</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87OpNo" title='OpNo' data-ref="87OpNo" data-ref-filename="87OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="622">622</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#88TrueReg" title='TrueReg' data-ref="88TrueReg" data-ref-filename="88TrueReg">TrueReg</a>))</td></tr>
<tr><th id="623">623</th><td>          <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#88TrueReg" title='TrueReg' data-ref="88TrueReg" data-ref-filename="88TrueReg">TrueReg</a>);</td></tr>
<tr><th id="625">625</th><td>        <b>if</b> (!<a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>)</td></tr>
<tr><th id="626">626</th><td>          <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="90DefOpcode" title='DefOpcode' data-type='unsigned int' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="628">628</th><td>        <em>auto</em> <dfn class="local col1 decl" id="91isConvertOfSplat" title='isConvertOfSplat' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:628:33)' data-ref="91isConvertOfSplat" data-ref-filename="91isConvertOfSplat">isConvertOfSplat</dfn> = [=]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="629">629</th><td>          <b>if</b> (<a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVCVSPSXWS" title='llvm::PPC::XVCVSPSXWS' data-ref="llvm::PPC::XVCVSPSXWS" data-ref-filename="llvm..PPC..XVCVSPSXWS">XVCVSPSXWS</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVCVSPUXWS" title='llvm::PPC::XVCVSPUXWS' data-ref="llvm::PPC::XVCVSPUXWS" data-ref-filename="llvm..PPC..XVCVSPUXWS">XVCVSPUXWS</a>)</td></tr>
<tr><th id="630">630</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="631">631</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92ConvReg" title='ConvReg' data-type='llvm::Register' data-ref="92ConvReg" data-ref-filename="92ConvReg">ConvReg</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="632">632</th><td>          <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#92ConvReg" title='ConvReg' data-ref="92ConvReg" data-ref-filename="92ConvReg">ConvReg</a>))</td></tr>
<tr><th id="633">633</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="634">634</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93Splt" title='Splt' data-type='llvm::MachineInstr *' data-ref="93Splt" data-ref-filename="93Splt">Splt</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92ConvReg" title='ConvReg' data-ref="92ConvReg" data-ref-filename="92ConvReg">ConvReg</a>);</td></tr>
<tr><th id="635">635</th><td>          <b>return</b> <a class="local col3 ref" href="#93Splt" title='Splt' data-ref="93Splt" data-ref-filename="93Splt">Splt</a> &amp;&amp; (<a class="local col3 ref" href="#93Splt" title='Splt' data-ref="93Splt" data-ref-filename="93Splt">Splt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVWSX" title='llvm::PPC::LXVWSX' data-ref="llvm::PPC::LXVWSX" data-ref-filename="llvm..PPC..LXVWSX">LXVWSX</a> ||</td></tr>
<tr><th id="636">636</th><td>            <a class="local col3 ref" href="#93Splt" title='Splt' data-ref="93Splt" data-ref-filename="93Splt">Splt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a>);</td></tr>
<tr><th id="637">637</th><td>        };</td></tr>
<tr><th id="638">638</th><td>        <em>bool</em> <dfn class="local col4 decl" id="94AlreadySplat" title='AlreadySplat' data-type='bool' data-ref="94AlreadySplat" data-ref-filename="94AlreadySplat">AlreadySplat</dfn> = (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a>) ||</td></tr>
<tr><th id="639">639</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTB" title='llvm::PPC::VSPLTB' data-ref="llvm::PPC::VSPLTB" data-ref-filename="llvm..PPC..VSPLTB">VSPLTB</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTBs" title='llvm::PPC::VSPLTBs' data-ref="llvm::PPC::VSPLTBs" data-ref-filename="llvm..PPC..VSPLTBs">VSPLTBs</a>) ||</td></tr>
<tr><th id="640">640</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTH" title='llvm::PPC::VSPLTH' data-ref="llvm::PPC::VSPLTH" data-ref-filename="llvm..PPC..VSPLTH">VSPLTH</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VSPLTHs" title='llvm::PPC::VSPLTHs' data-ref="llvm::PPC::VSPLTHs" data-ref-filename="llvm..PPC..VSPLTHs">VSPLTHs</a>) ||</td></tr>
<tr><th id="641">641</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTWs" title='llvm::PPC::XXSPLTWs' data-ref="llvm::PPC::XXSPLTWs" data-ref-filename="llvm..PPC..XXSPLTWs">XXSPLTWs</a>) ||</td></tr>
<tr><th id="642">642</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVWSX" title='llvm::PPC::LXVWSX' data-ref="llvm::PPC::LXVWSX" data-ref-filename="llvm..PPC..LXVWSX">LXVWSX</a>) ||</td></tr>
<tr><th id="643">643</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a> &amp;&amp; <a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVSRWS" title='llvm::PPC::MTVSRWS' data-ref="llvm::PPC::MTVSRWS" data-ref-filename="llvm..PPC..MTVSRWS">MTVSRWS</a>)||</td></tr>
<tr><th id="644">644</th><td>          (<a class="local col6 ref" href="#86MyOpcode" title='MyOpcode' data-ref="86MyOpcode" data-ref-filename="86MyOpcode">MyOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSPLTW" title='llvm::PPC::XXSPLTW' data-ref="llvm::PPC::XXSPLTW" data-ref-filename="llvm..PPC..XXSPLTW">XXSPLTW</a> &amp;&amp; <a class="local col1 ref" href="#91isConvertOfSplat" title='isConvertOfSplat' data-ref="91isConvertOfSplat" data-ref-filename="91isConvertOfSplat">isConvertOfSplat</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_1clEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_1clEv" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_1clEv">()</a>);</td></tr>
<tr><th id="645">645</th><td>        <i>// If the instruction[s] that feed this splat have already splat</i></td></tr>
<tr><th id="646">646</th><td><i>        // the value, this splat is redundant.</i></td></tr>
<tr><th id="647">647</th><td>        <b>if</b> (<a class="local col4 ref" href="#94AlreadySplat" title='AlreadySplat' data-ref="94AlreadySplat" data-ref-filename="94AlreadySplat">AlreadySplat</a>) {</td></tr>
<tr><th id="648">648</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Changing redundant splat to a copy: "</q>);</td></tr>
<tr><th id="649">649</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="650">650</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="651">651</th><td>                  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="652">652</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87OpNo" title='OpNo' data-ref="87OpNo" data-ref-filename="87OpNo">OpNo</a>));</td></tr>
<tr><th id="653">653</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="654">654</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="655">655</th><td>        }</td></tr>
<tr><th id="656">656</th><td>        <i>// Splat fed by a shift. Usually when we align value to splat into</i></td></tr>
<tr><th id="657">657</th><td><i>        // vector element zero.</i></td></tr>
<tr><th id="658">658</th><td>        <b>if</b> (<a class="local col0 ref" href="#90DefOpcode" title='DefOpcode' data-ref="90DefOpcode" data-ref-filename="90DefOpcode">DefOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSLDWI" title='llvm::PPC::XXSLDWI' data-ref="llvm::PPC::XXSLDWI" data-ref-filename="llvm..PPC..XXSLDWI">XXSLDWI</a>) {</td></tr>
<tr><th id="659">659</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="95ShiftRes" title='ShiftRes' data-type='llvm::Register' data-ref="95ShiftRes" data-ref-filename="95ShiftRes">ShiftRes</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="660">660</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="96ShiftOp1" title='ShiftOp1' data-type='llvm::Register' data-ref="96ShiftOp1" data-ref-filename="96ShiftOp1">ShiftOp1</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="661">661</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97ShiftOp2" title='ShiftOp2' data-type='llvm::Register' data-ref="97ShiftOp2" data-ref-filename="97ShiftOp2">ShiftOp2</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="662">662</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="98ShiftImm" title='ShiftImm' data-type='unsigned int' data-ref="98ShiftImm" data-ref-filename="98ShiftImm">ShiftImm</dfn> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="663">663</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="99SplatImm" title='SplatImm' data-type='unsigned int' data-ref="99SplatImm" data-ref-filename="99SplatImm">SplatImm</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="664">664</th><td>          <b>if</b> (<a class="local col6 ref" href="#96ShiftOp1" title='ShiftOp1' data-ref="96ShiftOp1" data-ref-filename="96ShiftOp1">ShiftOp1</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#97ShiftOp2" title='ShiftOp2' data-ref="97ShiftOp2" data-ref-filename="97ShiftOp2">ShiftOp2</a>) {</td></tr>
<tr><th id="665">665</th><td>            <em>unsigned</em> <dfn class="local col0 decl" id="100NewElem" title='NewElem' data-type='unsigned int' data-ref="100NewElem" data-ref-filename="100NewElem">NewElem</dfn> = (<a class="local col9 ref" href="#99SplatImm" title='SplatImm' data-ref="99SplatImm" data-ref-filename="99SplatImm">SplatImm</a> + <a class="local col8 ref" href="#98ShiftImm" title='ShiftImm' data-ref="98ShiftImm" data-ref-filename="98ShiftImm">ShiftImm</a>) &amp; <var>0x3</var>;</td></tr>
<tr><th id="666">666</th><td>            <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95ShiftRes" title='ShiftRes' data-ref="95ShiftRes" data-ref-filename="95ShiftRes">ShiftRes</a>)) {</td></tr>
<tr><th id="667">667</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant shift: "</q>);</td></tr>
<tr><th id="668">668</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI-&gt;dump());</td></tr>
<tr><th id="669">669</th><td>              <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>;</td></tr>
<tr><th id="670">670</th><td>            }</td></tr>
<tr><th id="671">671</th><td>            <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="672">672</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Changing splat immediate from "</q> &lt;&lt; SplatImm</td></tr>
<tr><th id="673">673</th><td>                              &lt;&lt; <q>" to "</q> &lt;&lt; NewElem &lt;&lt; <q>" in instruction: "</q>);</td></tr>
<tr><th id="674">674</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="675">675</th><td>            <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#96ShiftOp1" title='ShiftOp1' data-ref="96ShiftOp1" data-ref-filename="96ShiftOp1">ShiftOp1</a>);</td></tr>
<tr><th id="676">676</th><td>            <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#100NewElem" title='NewElem' data-ref="100NewElem" data-ref-filename="100NewElem">NewElem</a>);</td></tr>
<tr><th id="677">677</th><td>          }</td></tr>
<tr><th id="678">678</th><td>        }</td></tr>
<tr><th id="679">679</th><td>        <b>break</b>;</td></tr>
<tr><th id="680">680</th><td>      }</td></tr>
<tr><th id="681">681</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVCVDPSP" title='llvm::PPC::XVCVDPSP' data-ref="llvm::PPC::XVCVDPSP" data-ref-filename="llvm..PPC..XVCVDPSP">XVCVDPSP</a>: {</td></tr>
<tr><th id="682">682</th><td>        <i>// If this is a DP-&gt;SP conversion fed by an FRSP, the FRSP is redundant.</i></td></tr>
<tr><th id="683">683</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="101TrueReg" title='TrueReg' data-type='unsigned int' data-ref="101TrueReg" data-ref-filename="101TrueReg">TrueReg</dfn> =</td></tr>
<tr><th id="684">684</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="685">685</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#101TrueReg" title='TrueReg' data-ref="101TrueReg" data-ref-filename="101TrueReg">TrueReg</a>))</td></tr>
<tr><th id="686">686</th><td>          <b>break</b>;</td></tr>
<tr><th id="687">687</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="102DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="102DefMI" data-ref-filename="102DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101TrueReg" title='TrueReg' data-ref="101TrueReg" data-ref-filename="101TrueReg">TrueReg</a>);</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>        <i>// This can occur when building a vector of single precision or integer</i></td></tr>
<tr><th id="690">690</th><td><i>        // values.</i></td></tr>
<tr><th id="691">691</th><td>        <b>if</b> (<a class="local col2 ref" href="#102DefMI" title='DefMI' data-ref="102DefMI" data-ref-filename="102DefMI">DefMI</a> &amp;&amp; <a class="local col2 ref" href="#102DefMI" title='DefMI' data-ref="102DefMI" data-ref-filename="102DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXPERMDI" title='llvm::PPC::XXPERMDI' data-ref="llvm::PPC::XXPERMDI" data-ref-filename="llvm..PPC..XXPERMDI">XXPERMDI</a>) {</td></tr>
<tr><th id="692">692</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="103DefsReg1" title='DefsReg1' data-type='unsigned int' data-ref="103DefsReg1" data-ref-filename="103DefsReg1">DefsReg1</dfn> =</td></tr>
<tr><th id="693">693</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col2 ref" href="#102DefMI" title='DefMI' data-ref="102DefMI" data-ref-filename="102DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="694">694</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="104DefsReg2" title='DefsReg2' data-type='unsigned int' data-ref="104DefsReg2" data-ref-filename="104DefsReg2">DefsReg2</dfn> =</td></tr>
<tr><th id="695">695</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#60TRI" title='TRI' data-ref="60TRI" data-ref-filename="60TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col2 ref" href="#102DefMI" title='DefMI' data-ref="102DefMI" data-ref-filename="102DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="696">696</th><td>          <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#103DefsReg1" title='DefsReg1' data-ref="103DefsReg1" data-ref-filename="103DefsReg1">DefsReg1</a>) ||</td></tr>
<tr><th id="697">697</th><td>              !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#104DefsReg2" title='DefsReg2' data-ref="104DefsReg2" data-ref-filename="104DefsReg2">DefsReg2</a>))</td></tr>
<tr><th id="698">698</th><td>            <b>break</b>;</td></tr>
<tr><th id="699">699</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105P1" title='P1' data-type='llvm::MachineInstr *' data-ref="105P1" data-ref-filename="105P1">P1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#103DefsReg1" title='DefsReg1' data-ref="103DefsReg1" data-ref-filename="103DefsReg1">DefsReg1</a>);</td></tr>
<tr><th id="700">700</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="106P2" title='P2' data-type='llvm::MachineInstr *' data-ref="106P2" data-ref-filename="106P2">P2</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#104DefsReg2" title='DefsReg2' data-ref="104DefsReg2" data-ref-filename="104DefsReg2">DefsReg2</a>);</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>          <b>if</b> (!<a class="local col5 ref" href="#105P1" title='P1' data-ref="105P1" data-ref-filename="105P1">P1</a> || !<a class="local col6 ref" href="#106P2" title='P2' data-ref="106P2" data-ref-filename="106P2">P2</a>)</td></tr>
<tr><th id="703">703</th><td>            <b>break</b>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>          <i>// Remove the passed FRSP/XSRSP instruction if it only feeds this MI</i></td></tr>
<tr><th id="706">706</th><td><i>          // and set any uses of that FRSP/XSRSP (in this MI) to the source of</i></td></tr>
<tr><th id="707">707</th><td><i>          // the FRSP/XSRSP.</i></td></tr>
<tr><th id="708">708</th><td>          <em>auto</em> <dfn class="local col7 decl" id="107removeFRSPIfPossible" title='removeFRSPIfPossible' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:708:39)' data-ref="107removeFRSPIfPossible" data-ref-filename="107removeFRSPIfPossible">removeFRSPIfPossible</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108RoundInstr" title='RoundInstr' data-type='llvm::MachineInstr *' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</dfn>) {</td></tr>
<tr><th id="709">709</th><td>            <em>unsigned</em> <dfn class="local col9 decl" id="109Opc" title='Opc' data-type='unsigned int' data-ref="109Opc" data-ref-filename="109Opc">Opc</dfn> = <a class="local col8 ref" href="#108RoundInstr" title='RoundInstr' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="710">710</th><td>            <b>if</b> ((<a class="local col9 ref" href="#109Opc" title='Opc' data-ref="109Opc" data-ref-filename="109Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FRSP" title='llvm::PPC::FRSP' data-ref="llvm::PPC::FRSP" data-ref-filename="llvm..PPC..FRSP">FRSP</a> || <a class="local col9 ref" href="#109Opc" title='Opc' data-ref="109Opc" data-ref-filename="109Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSRSP" title='llvm::PPC::XSRSP' data-ref="llvm::PPC::XSRSP" data-ref-filename="llvm..PPC..XSRSP">XSRSP</a>) &amp;&amp;</td></tr>
<tr><th id="711">711</th><td>                <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#108RoundInstr" title='RoundInstr' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="712">712</th><td>              <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="713">713</th><td>              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110ConvReg1" title='ConvReg1' data-type='llvm::Register' data-ref="110ConvReg1" data-ref-filename="110ConvReg1">ConvReg1</dfn> = <a class="local col8 ref" href="#108RoundInstr" title='RoundInstr' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="714">714</th><td>              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="111FRSPDefines" title='FRSPDefines' data-type='llvm::Register' data-ref="111FRSPDefines" data-ref-filename="111FRSPDefines">FRSPDefines</dfn> = <a class="local col8 ref" href="#108RoundInstr" title='RoundInstr' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="715">715</th><td>              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="112Use" data-ref-filename="112Use">Use</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#111FRSPDefines" title='FRSPDefines' data-ref="111FRSPDefines" data-ref-filename="111FRSPDefines">FRSPDefines</a>));</td></tr>
<tr><th id="716">716</th><td>              <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="113i" title='i' data-type='int' data-ref="113i" data-ref-filename="113i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114e" title='e' data-type='int' data-ref="114e" data-ref-filename="114e">e</dfn> = <a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use" data-ref-filename="112Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a> &lt; <a class="local col4 ref" href="#114e" title='e' data-ref="114e" data-ref-filename="114e">e</a>; ++<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>)</td></tr>
<tr><th id="717">717</th><td>                <b>if</b> (<a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use" data-ref-filename="112Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="718">718</th><td>                    <a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use" data-ref-filename="112Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#111FRSPDefines" title='FRSPDefines' data-ref="111FRSPDefines" data-ref-filename="111FRSPDefines">FRSPDefines</a>)</td></tr>
<tr><th id="719">719</th><td>                  <a class="local col2 ref" href="#112Use" title='Use' data-ref="112Use" data-ref-filename="112Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110ConvReg1" title='ConvReg1' data-ref="110ConvReg1" data-ref-filename="110ConvReg1">ConvReg1</a>);</td></tr>
<tr><th id="720">720</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant FRSP/XSRSP:\n"</q>);</td></tr>
<tr><th id="721">721</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(RoundInstr-&gt;dump());</td></tr>
<tr><th id="722">722</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"As it feeds instruction:\n"</q>);</td></tr>
<tr><th id="723">723</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="724">724</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Through instruction:\n"</q>);</td></tr>
<tr><th id="725">725</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI-&gt;dump());</td></tr>
<tr><th id="726">726</th><td>              <a class="local col8 ref" href="#108RoundInstr" title='RoundInstr' data-ref="108RoundInstr" data-ref-filename="108RoundInstr">RoundInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="727">727</th><td>            }</td></tr>
<tr><th id="728">728</th><td>          };</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>          <i>// If the input to XVCVDPSP is a vector that was built (even</i></td></tr>
<tr><th id="731">731</th><td><i>          // partially) out of FRSP's, the FRSP(s) can safely be removed</i></td></tr>
<tr><th id="732">732</th><td><i>          // since this instruction performs the same operation.</i></td></tr>
<tr><th id="733">733</th><td>          <b>if</b> (<a class="local col5 ref" href="#105P1" title='P1' data-ref="105P1" data-ref-filename="105P1">P1</a> != <a class="local col6 ref" href="#106P2" title='P2' data-ref="106P2" data-ref-filename="106P2">P2</a>) {</td></tr>
<tr><th id="734">734</th><td>            <a class="local col7 ref" href="#107removeFRSPIfPossible" title='removeFRSPIfPossible' data-ref="107removeFRSPIfPossible" data-ref-filename="107removeFRSPIfPossible">removeFRSPIfPossible</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE">(<a class="local col5 ref" href="#105P1" title='P1' data-ref="105P1" data-ref-filename="105P1">P1</a>)</a>;</td></tr>
<tr><th id="735">735</th><td>            <a class="local col7 ref" href="#107removeFRSPIfPossible" title='removeFRSPIfPossible' data-ref="107removeFRSPIfPossible" data-ref-filename="107removeFRSPIfPossible">removeFRSPIfPossible</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE">(<a class="local col6 ref" href="#106P2" title='P2' data-ref="106P2" data-ref-filename="106P2">P2</a>)</a>;</td></tr>
<tr><th id="736">736</th><td>            <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>          }</td></tr>
<tr><th id="738">738</th><td>          <a class="local col7 ref" href="#107removeFRSPIfPossible" title='removeFRSPIfPossible' data-ref="107removeFRSPIfPossible" data-ref-filename="107removeFRSPIfPossible">removeFRSPIfPossible</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_2clEPN4llvm12MachineInstrE">(<a class="local col5 ref" href="#105P1" title='P1' data-ref="105P1" data-ref-filename="105P1">P1</a>)</a>;</td></tr>
<tr><th id="739">739</th><td>        }</td></tr>
<tr><th id="740">740</th><td>        <b>break</b>;</td></tr>
<tr><th id="741">741</th><td>      }</td></tr>
<tr><th id="742">742</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH" title='llvm::PPC::EXTSH' data-ref="llvm::PPC::EXTSH" data-ref-filename="llvm..PPC..EXTSH">EXTSH</a>:</td></tr>
<tr><th id="743">743</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH8" title='llvm::PPC::EXTSH8' data-ref="llvm::PPC::EXTSH8" data-ref-filename="llvm..PPC..EXTSH8">EXTSH8</a>:</td></tr>
<tr><th id="744">744</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH8_32_64" title='llvm::PPC::EXTSH8_32_64' data-ref="llvm::PPC::EXTSH8_32_64" data-ref-filename="llvm..PPC..EXTSH8_32_64">EXTSH8_32_64</a>: {</td></tr>
<tr><th id="745">745</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSExtElimination" title='EnableSExtElimination' data-use='m' data-ref="EnableSExtElimination" data-ref-filename="EnableSExtElimination">EnableSExtElimination</a>) <b>break</b>;</td></tr>
<tr><th id="746">746</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="115NarrowReg" title='NarrowReg' data-type='llvm::Register' data-ref="115NarrowReg" data-ref-filename="115NarrowReg">NarrowReg</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="747">747</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#115NarrowReg" title='NarrowReg' data-ref="115NarrowReg" data-ref-filename="115NarrowReg">NarrowReg</a>))</td></tr>
<tr><th id="748">748</th><td>          <b>break</b>;</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#115NarrowReg" title='NarrowReg' data-ref="115NarrowReg" data-ref-filename="115NarrowReg">NarrowReg</a>);</td></tr>
<tr><th id="751">751</th><td>        <i>// If we've used a zero-extending load that we will sign-extend,</i></td></tr>
<tr><th id="752">752</th><td><i>        // just do a sign-extending load.</i></td></tr>
<tr><th id="753">753</th><td>        <b>if</b> (<a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a> ||</td></tr>
<tr><th id="754">754</th><td>            <a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>) {</td></tr>
<tr><th id="755">755</th><td>          <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="756">756</th><td>            <b>break</b>;</td></tr>
<tr><th id="757">757</th><td>          <em>auto</em> <dfn class="local col7 decl" id="117is64Bit" title='is64Bit' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:757:26)' data-ref="117is64Bit" data-ref-filename="117is64Bit">is64Bit</dfn> = [] (<em>unsigned</em> <dfn class="local col8 decl" id="118Opcode" title='Opcode' data-type='unsigned int' data-ref="118Opcode" data-ref-filename="118Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="758">758</th><td>            <b>return</b> <a class="local col8 ref" href="#118Opcode" title='Opcode' data-ref="118Opcode" data-ref-filename="118Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH8" title='llvm::PPC::EXTSH8' data-ref="llvm::PPC::EXTSH8" data-ref-filename="llvm..PPC..EXTSH8">EXTSH8</a>;</td></tr>
<tr><th id="759">759</th><td>          };</td></tr>
<tr><th id="760">760</th><td>          <em>auto</em> <dfn class="local col9 decl" id="119isXForm" title='isXForm' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:760:26)' data-ref="119isXForm" data-ref-filename="119isXForm">isXForm</dfn> = [] (<em>unsigned</em> <dfn class="local col0 decl" id="120Opcode" title='Opcode' data-type='unsigned int' data-ref="120Opcode" data-ref-filename="120Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="761">761</th><td>            <b>return</b> <a class="local col0 ref" href="#120Opcode" title='Opcode' data-ref="120Opcode" data-ref-filename="120Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>;</td></tr>
<tr><th id="762">762</th><td>          };</td></tr>
<tr><th id="763">763</th><td>          <em>auto</em> <dfn class="local col1 decl" id="121getSextLoadOp" title='getSextLoadOp' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:763:32)' data-ref="121getSextLoadOp" data-ref-filename="121getSextLoadOp">getSextLoadOp</dfn> = [] (<em>bool</em> <dfn class="local col2 decl" id="122is64Bit" title='is64Bit' data-type='bool' data-ref="122is64Bit" data-ref-filename="122is64Bit">is64Bit</dfn>, <em>bool</em> <dfn class="local col3 decl" id="123isXForm" title='isXForm' data-type='bool' data-ref="123isXForm" data-ref-filename="123isXForm">isXForm</dfn>) {</td></tr>
<tr><th id="764">764</th><td>            <b>if</b> (<a class="local col2 ref" href="#122is64Bit" title='is64Bit' data-ref="122is64Bit" data-ref-filename="122is64Bit">is64Bit</a>)</td></tr>
<tr><th id="765">765</th><td>              <b>if</b> (<a class="local col3 ref" href="#123isXForm" title='isXForm' data-ref="123isXForm" data-ref-filename="123isXForm">isXForm</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX8" title='llvm::PPC::LHAX8' data-ref="llvm::PPC::LHAX8" data-ref-filename="llvm..PPC..LHAX8">LHAX8</a>;</td></tr>
<tr><th id="766">766</th><td>              <b>else</b>         <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA8" title='llvm::PPC::LHA8' data-ref="llvm::PPC::LHA8" data-ref-filename="llvm..PPC..LHA8">LHA8</a>;</td></tr>
<tr><th id="767">767</th><td>            <b>else</b></td></tr>
<tr><th id="768">768</th><td>              <b>if</b> (<a class="local col3 ref" href="#123isXForm" title='isXForm' data-ref="123isXForm" data-ref-filename="123isXForm">isXForm</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX" title='llvm::PPC::LHAX' data-ref="llvm::PPC::LHAX" data-ref-filename="llvm..PPC..LHAX">LHAX</a>;</td></tr>
<tr><th id="769">769</th><td>              <b>else</b>         <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA" title='llvm::PPC::LHA' data-ref="llvm::PPC::LHA" data-ref-filename="llvm..PPC..LHA">LHA</a>;</td></tr>
<tr><th id="770">770</th><td>          };</td></tr>
<tr><th id="771">771</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="124Opc" title='Opc' data-type='unsigned int' data-ref="124Opc" data-ref-filename="124Opc">Opc</dfn> = <a class="local col1 ref" href="#121getSextLoadOp" title='getSextLoadOp' data-ref="121getSextLoadOp" data-ref-filename="121getSextLoadOp">getSextLoadOp</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb">(<a class="local col7 ref" href="#117is64Bit" title='is64Bit' data-ref="117is64Bit" data-ref-filename="117is64Bit">is64Bit</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_4clEj" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_4clEj" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_4clEj">(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</a>,</a></td></tr>
<tr><th id="772">772</th><td><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_3clEbb">                                       <a class="local col9 ref" href="#119isXForm" title='isXForm' data-ref="119isXForm" data-ref-filename="119isXForm">isXForm</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_5clEj" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_5clEj" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_5clEj">(<a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</a>)</a>;</td></tr>
<tr><th id="773">773</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Zero-extending load\n"</q>);</td></tr>
<tr><th id="774">774</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="775">775</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"and sign-extension\n"</q>);</td></tr>
<tr><th id="776">776</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="777">777</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"are merged into sign-extending load\n"</q>);</td></tr>
<tr><th id="778">778</th><td>          <a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#124Opc" title='Opc' data-ref="124Opc" data-ref-filename="124Opc">Opc</a>));</td></tr>
<tr><th id="779">779</th><td>          <a class="local col6 ref" href="#116SrcMI" title='SrcMI' data-ref="116SrcMI" data-ref-filename="116SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="780">780</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="781">781</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="782">782</th><td>          <a class="ref" href="#46" title='NumEliminatedSExt' data-ref="NumEliminatedSExt" data-ref-filename="NumEliminatedSExt">NumEliminatedSExt</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="783">783</th><td>        }</td></tr>
<tr><th id="784">784</th><td>        <b>break</b>;</td></tr>
<tr><th id="785">785</th><td>      }</td></tr>
<tr><th id="786">786</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a>:</td></tr>
<tr><th id="787">787</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32" title='llvm::PPC::EXTSW_32' data-ref="llvm::PPC::EXTSW_32" data-ref-filename="llvm..PPC..EXTSW_32">EXTSW_32</a>:</td></tr>
<tr><th id="788">788</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a>: {</td></tr>
<tr><th id="789">789</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSExtElimination" title='EnableSExtElimination' data-use='m' data-ref="EnableSExtElimination" data-ref-filename="EnableSExtElimination">EnableSExtElimination</a>) <b>break</b>;</td></tr>
<tr><th id="790">790</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="125NarrowReg" title='NarrowReg' data-type='llvm::Register' data-ref="125NarrowReg" data-ref-filename="125NarrowReg">NarrowReg</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="791">791</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#125NarrowReg" title='NarrowReg' data-ref="125NarrowReg" data-ref-filename="125NarrowReg">NarrowReg</a>))</td></tr>
<tr><th id="792">792</th><td>          <b>break</b>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="126SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#125NarrowReg" title='NarrowReg' data-ref="125NarrowReg" data-ref-filename="125NarrowReg">NarrowReg</a>);</td></tr>
<tr><th id="795">795</th><td>        <i>// If we've used a zero-extending load that we will sign-extend,</i></td></tr>
<tr><th id="796">796</th><td><i>        // just do a sign-extending load.</i></td></tr>
<tr><th id="797">797</th><td>        <b>if</b> (<a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a> ||</td></tr>
<tr><th id="798">798</th><td>            <a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a>) {</td></tr>
<tr><th id="799">799</th><td>          <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="800">800</th><td>            <b>break</b>;</td></tr>
<tr><th id="801">801</th><td>          <em>auto</em> <dfn class="local col7 decl" id="127is64Bit" title='is64Bit' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:801:26)' data-ref="127is64Bit" data-ref-filename="127is64Bit">is64Bit</dfn> = [] (<em>unsigned</em> <dfn class="local col8 decl" id="128Opcode" title='Opcode' data-type='unsigned int' data-ref="128Opcode" data-ref-filename="128Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="802">802</th><td>            <b>return</b> <a class="local col8 ref" href="#128Opcode" title='Opcode' data-ref="128Opcode" data-ref-filename="128Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a> || <a class="local col8 ref" href="#128Opcode" title='Opcode' data-ref="128Opcode" data-ref-filename="128Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a>;</td></tr>
<tr><th id="803">803</th><td>          };</td></tr>
<tr><th id="804">804</th><td>          <em>auto</em> <dfn class="local col9 decl" id="129isXForm" title='isXForm' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:804:26)' data-ref="129isXForm" data-ref-filename="129isXForm">isXForm</dfn> = [] (<em>unsigned</em> <dfn class="local col0 decl" id="130Opcode" title='Opcode' data-type='unsigned int' data-ref="130Opcode" data-ref-filename="130Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="805">805</th><td>            <b>return</b> <a class="local col0 ref" href="#130Opcode" title='Opcode' data-ref="130Opcode" data-ref-filename="130Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a>;</td></tr>
<tr><th id="806">806</th><td>          };</td></tr>
<tr><th id="807">807</th><td>          <em>auto</em> <dfn class="local col1 decl" id="131getSextLoadOp" title='getSextLoadOp' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:807:32)' data-ref="131getSextLoadOp" data-ref-filename="131getSextLoadOp">getSextLoadOp</dfn> = [] (<em>bool</em> <dfn class="local col2 decl" id="132is64Bit" title='is64Bit' data-type='bool' data-ref="132is64Bit" data-ref-filename="132is64Bit">is64Bit</dfn>, <em>bool</em> <dfn class="local col3 decl" id="133isXForm" title='isXForm' data-type='bool' data-ref="133isXForm" data-ref-filename="133isXForm">isXForm</dfn>) {</td></tr>
<tr><th id="808">808</th><td>            <b>if</b> (<a class="local col2 ref" href="#132is64Bit" title='is64Bit' data-ref="132is64Bit" data-ref-filename="132is64Bit">is64Bit</a>)</td></tr>
<tr><th id="809">809</th><td>              <b>if</b> (<a class="local col3 ref" href="#133isXForm" title='isXForm' data-ref="133isXForm" data-ref-filename="133isXForm">isXForm</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX" title='llvm::PPC::LWAX' data-ref="llvm::PPC::LWAX" data-ref-filename="llvm..PPC..LWAX">LWAX</a>;</td></tr>
<tr><th id="810">810</th><td>              <b>else</b>         <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a>;</td></tr>
<tr><th id="811">811</th><td>            <b>else</b></td></tr>
<tr><th id="812">812</th><td>              <b>if</b> (<a class="local col3 ref" href="#133isXForm" title='isXForm' data-ref="133isXForm" data-ref-filename="133isXForm">isXForm</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX_32" title='llvm::PPC::LWAX_32' data-ref="llvm::PPC::LWAX_32" data-ref-filename="llvm..PPC..LWAX_32">LWAX_32</a>;</td></tr>
<tr><th id="813">813</th><td>              <b>else</b>         <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA_32" title='llvm::PPC::LWA_32' data-ref="llvm::PPC::LWA_32" data-ref-filename="llvm..PPC..LWA_32">LWA_32</a>;</td></tr>
<tr><th id="814">814</th><td>          };</td></tr>
<tr><th id="815">815</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="134Opc" title='Opc' data-type='unsigned int' data-ref="134Opc" data-ref-filename="134Opc">Opc</dfn> = <a class="local col1 ref" href="#131getSextLoadOp" title='getSextLoadOp' data-ref="131getSextLoadOp" data-ref-filename="131getSextLoadOp">getSextLoadOp</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb">(<a class="local col7 ref" href="#127is64Bit" title='is64Bit' data-ref="127is64Bit" data-ref-filename="127is64Bit">is64Bit</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_7clEj" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_7clEj" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_7clEj">(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</a>,</a></td></tr>
<tr><th id="816">816</th><td><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_6clEbb">                                       <a class="local col9 ref" href="#129isXForm" title='isXForm' data-ref="129isXForm" data-ref-filename="129isXForm">isXForm</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_8clEj" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_8clEj" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_8clEj">(<a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</a>)</a>;</td></tr>
<tr><th id="817">817</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Zero-extending load\n"</q>);</td></tr>
<tr><th id="818">818</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="819">819</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"and sign-extension\n"</q>);</td></tr>
<tr><th id="820">820</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="821">821</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"are merged into sign-extending load\n"</q>);</td></tr>
<tr><th id="822">822</th><td>          <a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#134Opc" title='Opc' data-ref="134Opc" data-ref-filename="134Opc">Opc</a>));</td></tr>
<tr><th id="823">823</th><td>          <a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="824">824</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="825">825</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>          <a class="ref" href="#46" title='NumEliminatedSExt' data-ref="NumEliminatedSExt" data-ref-filename="NumEliminatedSExt">NumEliminatedSExt</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="827">827</th><td>        } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a> &amp;&amp;</td></tr>
<tr><th id="828">828</th><td>                   <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isSignExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj">isSignExtended</a>(*<a class="local col6 ref" href="#126SrcMI" title='SrcMI' data-ref="126SrcMI" data-ref-filename="126SrcMI">SrcMI</a>)) {</td></tr>
<tr><th id="829">829</th><td>          <i>// We can eliminate EXTSW if the input is known to be already</i></td></tr>
<tr><th id="830">830</th><td><i>          // sign-extended.</i></td></tr>
<tr><th id="831">831</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant sign-extension\n"</q>);</td></tr>
<tr><th id="832">832</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="135TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="135TmpReg" data-ref-filename="135TmpReg">TmpReg</dfn> =</td></tr>
<tr><th id="833">833</th><td>              <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>);</td></tr>
<tr><th id="834">834</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::IMPLICIT_DEF" title='llvm::PPC::IMPLICIT_DEF' data-ref="llvm::PPC::IMPLICIT_DEF" data-ref-filename="llvm..PPC..IMPLICIT_DEF">IMPLICIT_DEF</a>),</td></tr>
<tr><th id="835">835</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#135TmpReg" title='TmpReg' data-ref="135TmpReg" data-ref-filename="135TmpReg">TmpReg</a>);</td></tr>
<tr><th id="836">836</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSERT_SUBREG" title='llvm::PPC::INSERT_SUBREG' data-ref="llvm::PPC::INSERT_SUBREG" data-ref-filename="llvm..PPC..INSERT_SUBREG">INSERT_SUBREG</a>),</td></tr>
<tr><th id="837">837</th><td>                  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="838">838</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#135TmpReg" title='TmpReg' data-ref="135TmpReg" data-ref-filename="135TmpReg">TmpReg</a>)</td></tr>
<tr><th id="839">839</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#125NarrowReg" title='NarrowReg' data-ref="125NarrowReg" data-ref-filename="125NarrowReg">NarrowReg</a>)</td></tr>
<tr><th id="840">840</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_32" title='llvm::PPC::sub_32' data-ref="llvm::PPC::sub_32" data-ref-filename="llvm..PPC..sub_32">sub_32</a>);</td></tr>
<tr><th id="841">841</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="842">842</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="843">843</th><td>          <a class="ref" href="#46" title='NumEliminatedSExt' data-ref="NumEliminatedSExt" data-ref-filename="NumEliminatedSExt">NumEliminatedSExt</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="844">844</th><td>        }</td></tr>
<tr><th id="845">845</th><td>        <b>break</b>;</td></tr>
<tr><th id="846">846</th><td>      }</td></tr>
<tr><th id="847">847</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a>: {</td></tr>
<tr><th id="848">848</th><td>        <i>// We can eliminate RLDICL (e.g. for zero-extension)</i></td></tr>
<tr><th id="849">849</th><td><i>        // if all bits to clear are already zero in the input.</i></td></tr>
<tr><th id="850">850</th><td><i>        // This code assume following code sequence for zero-extension.</i></td></tr>
<tr><th id="851">851</th><td><i>        //   %6 = COPY %5:sub_32; (optional)</i></td></tr>
<tr><th id="852">852</th><td><i>        //   %8 = IMPLICIT_DEF;</i></td></tr>
<tr><th id="853">853</th><td><i>        //   %7&lt;def,tied1&gt; = INSERT_SUBREG %8&lt;tied0&gt;, %6, sub_32;</i></td></tr>
<tr><th id="854">854</th><td>        <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableZExtElimination" title='EnableZExtElimination' data-use='m' data-ref="EnableZExtElimination" data-ref-filename="EnableZExtElimination">EnableZExtElimination</a>) <b>break</b>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>        <b>if</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="857">857</th><td>          <b>break</b>;</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="136SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="136SrcReg" data-ref-filename="136SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="860">860</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#136SrcReg" title='SrcReg' data-ref="136SrcReg" data-ref-filename="136SrcReg">SrcReg</a>))</td></tr>
<tr><th id="861">861</th><td>          <b>break</b>;</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="137SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#136SrcReg" title='SrcReg' data-ref="136SrcReg" data-ref-filename="136SrcReg">SrcReg</a>);</td></tr>
<tr><th id="864">864</th><td>        <b>if</b> (!(<a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a> &amp;&amp; <a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSERT_SUBREG" title='llvm::PPC::INSERT_SUBREG' data-ref="llvm::PPC::INSERT_SUBREG" data-ref-filename="llvm..PPC..INSERT_SUBREG">INSERT_SUBREG</a> &amp;&amp;</td></tr>
<tr><th id="865">865</th><td>              <a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()))</td></tr>
<tr><th id="866">866</th><td>          <b>break</b>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="138ImpDefMI" title='ImpDefMI' data-type='llvm::MachineInstr *' data-ref="138ImpDefMI" data-ref-filename="138ImpDefMI">ImpDefMI</dfn>, *<dfn class="local col9 decl" id="139SubRegMI" title='SubRegMI' data-type='llvm::MachineInstr *' data-ref="139SubRegMI" data-ref-filename="139SubRegMI">SubRegMI</dfn>;</td></tr>
<tr><th id="869">869</th><td>        <a class="local col8 ref" href="#138ImpDefMI" title='ImpDefMI' data-ref="138ImpDefMI" data-ref-filename="138ImpDefMI">ImpDefMI</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="870">870</th><td>        <a class="local col9 ref" href="#139SubRegMI" title='SubRegMI' data-ref="139SubRegMI" data-ref-filename="139SubRegMI">SubRegMI</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="871">871</th><td>        <b>if</b> (<a class="local col8 ref" href="#138ImpDefMI" title='ImpDefMI' data-ref="138ImpDefMI" data-ref-filename="138ImpDefMI">ImpDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::IMPLICIT_DEF" title='llvm::PPC::IMPLICIT_DEF' data-ref="llvm::PPC::IMPLICIT_DEF" data-ref-filename="llvm..PPC..IMPLICIT_DEF">IMPLICIT_DEF</a>) <b>break</b>;</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>        <a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a> = <a class="local col9 ref" href="#139SubRegMI" title='SubRegMI' data-ref="139SubRegMI" data-ref-filename="139SubRegMI">SubRegMI</a>;</td></tr>
<tr><th id="874">874</th><td>        <b>if</b> (<a class="local col9 ref" href="#139SubRegMI" title='SubRegMI' data-ref="139SubRegMI" data-ref-filename="139SubRegMI">SubRegMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>) {</td></tr>
<tr><th id="875">875</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="140CopyReg" title='CopyReg' data-type='llvm::Register' data-ref="140CopyReg" data-ref-filename="140CopyReg">CopyReg</dfn> = <a class="local col9 ref" href="#139SubRegMI" title='SubRegMI' data-ref="139SubRegMI" data-ref-filename="139SubRegMI">SubRegMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="876">876</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#140CopyReg" title='CopyReg' data-ref="140CopyReg" data-ref-filename="140CopyReg">CopyReg</a>))</td></tr>
<tr><th id="877">877</th><td>            <a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#140CopyReg" title='CopyReg' data-ref="140CopyReg" data-ref-filename="140CopyReg">CopyReg</a>);</td></tr>
<tr><th id="878">878</th><td>        }</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="141KnownZeroCount" title='KnownZeroCount' data-type='unsigned int' data-ref="141KnownZeroCount" data-ref-filename="141KnownZeroCount">KnownZeroCount</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE" title='(anonymous namespace)::getKnownLeadingZeroCount' data-use='c' data-ref="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_124getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">getKnownLeadingZeroCount</a>(<a class="local col7 ref" href="#137SrcMI" title='SrcMI' data-ref="137SrcMI" data-ref-filename="137SrcMI">SrcMI</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>);</td></tr>
<tr><th id="881">881</th><td>        <b>if</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <a class="local col1 ref" href="#141KnownZeroCount" title='KnownZeroCount' data-ref="141KnownZeroCount" data-ref-filename="141KnownZeroCount">KnownZeroCount</a>) {</td></tr>
<tr><th id="882">882</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant zero-extension\n"</q>);</td></tr>
<tr><th id="883">883</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="884">884</th><td>                  <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="885">885</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#136SrcReg" title='SrcReg' data-ref="136SrcReg" data-ref-filename="136SrcReg">SrcReg</a>);</td></tr>
<tr><th id="886">886</th><td>          <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="887">887</th><td>          <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="888">888</th><td>          <a class="ref" href="#47" title='NumEliminatedZExt' data-ref="NumEliminatedZExt" data-ref-filename="NumEliminatedZExt">NumEliminatedZExt</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="889">889</th><td>        }</td></tr>
<tr><th id="890">890</th><td>        <b>break</b>;</td></tr>
<tr><th id="891">891</th><td>      }</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>      <i>// TODO: Any instruction that has an immediate form fed only by a PHI</i></td></tr>
<tr><th id="894">894</th><td><i>      // whose operands are all load immediate can be folded away. We currently</i></td></tr>
<tr><th id="895">895</th><td><i>      // do this for ADD instructions, but should expand it to arithmetic and</i></td></tr>
<tr><th id="896">896</th><td><i>      // binary instructions with immediate forms in the future.</i></td></tr>
<tr><th id="897">897</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD4" title='llvm::PPC::ADD4' data-ref="llvm::PPC::ADD4" data-ref-filename="llvm..PPC..ADD4">ADD4</a>:</td></tr>
<tr><th id="898">898</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD8" title='llvm::PPC::ADD8' data-ref="llvm::PPC::ADD8" data-ref-filename="llvm..PPC..ADD8">ADD8</a>: {</td></tr>
<tr><th id="899">899</th><td>        <em>auto</em> <dfn class="local col2 decl" id="142isSingleUsePHI" title='isSingleUsePHI' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:899:31)' data-ref="142isSingleUsePHI" data-ref-filename="142isSingleUsePHI">isSingleUsePHI</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="143PhiOp" title='PhiOp' data-type='llvm::MachineOperand *' data-ref="143PhiOp" data-ref-filename="143PhiOp">PhiOp</dfn>) {</td></tr>
<tr><th id="900">900</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PhiOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="901">901</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="144DefPhiMI" title='DefPhiMI' data-type='llvm::MachineInstr *' data-ref="144DefPhiMI" data-ref-filename="144DefPhiMI">DefPhiMI</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(<a class="local col3 ref" href="#143PhiOp" title='PhiOp' data-ref="143PhiOp" data-ref-filename="143PhiOp">PhiOp</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>          <b>return</b> <a class="local col4 ref" href="#144DefPhiMI" title='DefPhiMI' data-ref="144DefPhiMI" data-ref-filename="144DefPhiMI">DefPhiMI</a> &amp;&amp; (<a class="local col4 ref" href="#144DefPhiMI" title='DefPhiMI' data-ref="144DefPhiMI" data-ref-filename="144DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>) &amp;&amp;</td></tr>
<tr><th id="904">904</th><td>                 <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#144DefPhiMI" title='DefPhiMI' data-ref="144DefPhiMI" data-ref-filename="144DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="905">905</th><td>        };</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>        <em>auto</em> <dfn class="local col5 decl" id="145dominatesAllSingleUseLIs" title='dominatesAllSingleUseLIs' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:907:41)' data-ref="145dominatesAllSingleUseLIs" data-ref-filename="145dominatesAllSingleUseLIs">dominatesAllSingleUseLIs</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="146DominatorOp" title='DominatorOp' data-type='llvm::MachineOperand *' data-ref="146DominatorOp" data-ref-filename="146DominatorOp">DominatorOp</dfn>,</td></tr>
<tr><th id="908">908</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="147PhiOp" title='PhiOp' data-type='llvm::MachineOperand *' data-ref="147PhiOp" data-ref-filename="147PhiOp">PhiOp</dfn>) {</td></tr>
<tr><th id="909">909</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PhiOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="910">910</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DominatorOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="911">911</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148DefPhiMI" title='DefPhiMI' data-type='llvm::MachineInstr *' data-ref="148DefPhiMI" data-ref-filename="148DefPhiMI">DefPhiMI</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(<a class="local col7 ref" href="#147PhiOp" title='PhiOp' data-ref="147PhiOp" data-ref-filename="147PhiOp">PhiOp</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="912">912</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="149DefDomMI" title='DefDomMI' data-type='llvm::MachineInstr *' data-ref="149DefDomMI" data-ref-filename="149DefDomMI">DefDomMI</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(<a class="local col6 ref" href="#146DominatorOp" title='DominatorOp' data-ref="146DominatorOp" data-ref-filename="146DominatorOp">DominatorOp</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>          <i>// Note: the vregs only show up at odd indices position of PHI Node,</i></td></tr>
<tr><th id="915">915</th><td><i>          // the even indices position save the BB info.</i></td></tr>
<tr><th id="916">916</th><td>          <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="150i" title='i' data-type='unsigned int' data-ref="150i" data-ref-filename="150i">i</dfn> = <var>1</var>; <a class="local col0 ref" href="#150i" title='i' data-ref="150i" data-ref-filename="150i">i</a> &lt; <a class="local col8 ref" href="#148DefPhiMI" title='DefPhiMI' data-ref="148DefPhiMI" data-ref-filename="148DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#150i" title='i' data-ref="150i" data-ref-filename="150i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="917">917</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="151LiMI" title='LiMI' data-type='llvm::MachineInstr *' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</dfn> =</td></tr>
<tr><th id="918">918</th><td>                <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(&amp;<a class="local col8 ref" href="#148DefPhiMI" title='DefPhiMI' data-ref="148DefPhiMI" data-ref-filename="148DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#150i" title='i' data-ref="150i" data-ref-filename="150i">i</a>), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="919">919</th><td>            <b>if</b> (!<a class="local col1 ref" href="#151LiMI" title='LiMI' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</a> ||</td></tr>
<tr><th id="920">920</th><td>                (<a class="local col1 ref" href="#151LiMI" title='LiMI' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> &amp;&amp; <a class="local col1 ref" href="#151LiMI" title='LiMI' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>)</td></tr>
<tr><th id="921">921</th><td>                || !<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col1 ref" href="#151LiMI" title='LiMI' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="922">922</th><td>                !<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col9 ref" href="#149DefDomMI" title='DefDomMI' data-ref="149DefDomMI" data-ref-filename="149DefDomMI">DefDomMI</a>, <a class="local col1 ref" href="#151LiMI" title='LiMI' data-ref="151LiMI" data-ref-filename="151LiMI">LiMI</a>))</td></tr>
<tr><th id="923">923</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="924">924</th><td>          }</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="927">927</th><td>        };</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="152Op1" title='Op1' data-type='llvm::MachineOperand' data-ref="152Op1" data-ref-filename="152Op1">Op1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="930">930</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="153Op2" title='Op2' data-type='llvm::MachineOperand' data-ref="153Op2" data-ref-filename="153Op2">Op2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="931">931</th><td>        <b>if</b> (<a class="local col2 ref" href="#142isSingleUsePHI" title='isSingleUsePHI' data-ref="142isSingleUsePHI" data-ref-filename="142isSingleUsePHI">isSingleUsePHI</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE">(&amp;<a class="local col3 ref" href="#153Op2" title='Op2' data-ref="153Op2" data-ref-filename="153Op2">Op2</a>)</a> &amp;&amp; <a class="local col5 ref" href="#145dominatesAllSingleUseLIs" title='dominatesAllSingleUseLIs' data-ref="145dominatesAllSingleUseLIs" data-ref-filename="145dominatesAllSingleUseLIs">dominatesAllSingleUseLIs</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_">(&amp;<a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a>, &amp;<a class="local col3 ref" href="#153Op2" title='Op2' data-ref="153Op2" data-ref-filename="153Op2">Op2</a>)</a>)</td></tr>
<tr><th id="932">932</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a></span>, <span class='refarg'><a class="local col3 ref" href="#153Op2" title='Op2' data-ref="153Op2" data-ref-filename="153Op2">Op2</a></span>);</td></tr>
<tr><th id="933">933</th><td>        <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#142isSingleUsePHI" title='isSingleUsePHI' data-ref="142isSingleUsePHI" data-ref-filename="142isSingleUsePHI">isSingleUsePHI</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK3$_9clEPN4llvm14MachineOperandE">(&amp;<a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a>)</a> || !<a class="local col5 ref" href="#145dominatesAllSingleUseLIs" title='dominatesAllSingleUseLIs' data-ref="145dominatesAllSingleUseLIs" data-ref-filename="145dominatesAllSingleUseLIs">dominatesAllSingleUseLIs</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCMIPeephole::simplifyCode()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEvENK4$_10clEPN4llvm14MachineOperandES4_">(&amp;<a class="local col3 ref" href="#153Op2" title='Op2' data-ref="153Op2" data-ref-filename="153Op2">Op2</a>, &amp;<a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a>)</a>)</td></tr>
<tr><th id="934">934</th><td>          <b>break</b>; <i>// We don't have an ADD fed by LI's that can be transformed</i></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>        <i>// Now we know that Op1 is the PHI node and Op2 is the dominator</i></td></tr>
<tr><th id="937">937</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="154DominatorReg" title='DominatorReg' data-type='llvm::Register' data-ref="154DominatorReg" data-ref-filename="154DominatorReg">DominatorReg</dfn> = <a class="local col3 ref" href="#153Op2" title='Op2' data-ref="153Op2" data-ref-filename="153Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="155TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="155TRC" data-ref-filename="155TRC">TRC</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD8" title='llvm::PPC::ADD8' data-ref="llvm::PPC::ADD8" data-ref-filename="llvm..PPC..ADD8">ADD8</a></td></tr>
<tr><th id="940">940</th><td>                                             ? &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_and_G8RC_NOX0RegClass" title='llvm::PPC::G8RC_and_G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_and_G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_and_G8RC_NOX0RegClass">G8RC_and_G8RC_NOX0RegClass</a></td></tr>
<tr><th id="941">941</th><td>                                             : &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_and_GPRC_NOR0RegClass" title='llvm::PPC::GPRC_and_GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_and_GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_and_GPRC_NOR0RegClass">GPRC_and_GPRC_NOR0RegClass</a>;</td></tr>
<tr><th id="942">942</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#154DominatorReg" title='DominatorReg' data-ref="154DominatorReg" data-ref-filename="154DominatorReg">DominatorReg</a>, <a class="local col5 ref" href="#155TRC" title='TRC' data-ref="155TRC" data-ref-filename="155TRC">TRC</a>);</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>        <i>// replace LIs with ADDIs</i></td></tr>
<tr><th id="945">945</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="156DefPhiMI" title='DefPhiMI' data-type='llvm::MachineInstr *' data-ref="156DefPhiMI" data-ref-filename="156DefPhiMI">DefPhiMI</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(&amp;<a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="946">946</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="157i" title='i' data-type='unsigned int' data-ref="157i" data-ref-filename="157i">i</dfn> = <var>1</var>; <a class="local col7 ref" href="#157i" title='i' data-ref="157i" data-ref-filename="157i">i</a> &lt; <a class="local col6 ref" href="#156DefPhiMI" title='DefPhiMI' data-ref="156DefPhiMI" data-ref-filename="156DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#157i" title='i' data-ref="157i" data-ref-filename="157i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="947">947</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="158LiMI" title='LiMI' data-type='llvm::MachineInstr *' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-use='c' data-ref="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</a>(&amp;<a class="local col6 ref" href="#156DefPhiMI" title='DefPhiMI' data-ref="156DefPhiMI" data-ref-filename="156DefPhiMI">DefPhiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#157i" title='i' data-ref="157i" data-ref-filename="157i">i</a>), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="948">948</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing LI to ADDI: "</q>);</td></tr>
<tr><th id="949">949</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LiMI-&gt;dump());</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>          <i>// There could be repeated registers in the PHI, e.g: %1 =</i></td></tr>
<tr><th id="952">952</th><td><i>          // PHI %6, &lt;%bb.2&gt;, %8, &lt;%bb.3&gt;, %8, &lt;%bb.6&gt;; So if we've</i></td></tr>
<tr><th id="953">953</th><td><i>          // already replaced the def instruction, skip.</i></td></tr>
<tr><th id="954">954</th><td>          <b>if</b> (<a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> || <a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>)</td></tr>
<tr><th id="955">955</th><td>            <b>continue</b>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((LiMI-&gt;getOpcode() == PPC::LI ||</td></tr>
<tr><th id="958">958</th><td>                  LiMI-&gt;getOpcode() == PPC::LI8) &amp;&amp;</td></tr>
<tr><th id="959">959</th><td>                 <q>"Invalid Opcode!"</q>);</td></tr>
<tr><th id="960">960</th><td>          <em>auto</em> <dfn class="local col9 decl" id="159LiImm" title='LiImm' data-type='long' data-ref="159LiImm" data-ref-filename="159LiImm">LiImm</dfn> = <a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(); <i>// save the imm of LI</i></td></tr>
<tr><th id="961">961</th><td>          <a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);                    <i>// remove the imm of LI</i></td></tr>
<tr><th id="962">962</th><td>          <a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a></td></tr>
<tr><th id="963">963</th><td>                                                              : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>));</td></tr>
<tr><th id="964">964</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col8 ref" href="#158LiMI" title='LiMI' data-ref="158LiMI" data-ref-filename="158LiMI">LiMI</a>)</td></tr>
<tr><th id="965">965</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#154DominatorReg" title='DominatorReg' data-ref="154DominatorReg" data-ref-filename="154DominatorReg">DominatorReg</a>)</td></tr>
<tr><th id="966">966</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#159LiImm" title='LiImm' data-ref="159LiImm" data-ref-filename="159LiImm">LiImm</a>); <i>// restore the imm of LI</i></td></tr>
<tr><th id="967">967</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LiMI-&gt;dump());</td></tr>
<tr><th id="968">968</th><td>        }</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>        <i>// Replace ADD with COPY</i></td></tr>
<tr><th id="971">971</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing ADD to COPY: "</q>);</td></tr>
<tr><th id="972">972</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="973">973</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>, <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>),</td></tr>
<tr><th id="974">974</th><td>                <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="975">975</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#152Op1" title='Op1' data-ref="152Op1" data-ref-filename="152Op1">Op1</a>);</td></tr>
<tr><th id="976">976</th><td>        <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = &amp;<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>;</td></tr>
<tr><th id="977">977</th><td>        <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="978">978</th><td>        <a class="ref" href="#48" title='NumOptADDLIs' data-ref="NumOptADDLIs" data-ref-filename="NumOptADDLIs">NumOptADDLIs</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="979">979</th><td>        <b>break</b>;</td></tr>
<tr><th id="980">980</th><td>      }</td></tr>
<tr><th id="981">981</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR" title='llvm::PPC::RLDICR' data-ref="llvm::PPC::RLDICR" data-ref-filename="llvm..PPC..RLDICR">RLDICR</a>: {</td></tr>
<tr><th id="982">982</th><td>        <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::emitRLDICWhenLoweringJumpTables' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">emitRLDICWhenLoweringJumpTables</a>(<span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a></span>) ||</td></tr>
<tr><th id="983">983</th><td>                      <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::PPCMIPeephole::combineSEXTAndSHL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">combineSEXTAndSHL</a>(<span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a></span>);</td></tr>
<tr><th id="984">984</th><td>        <b>break</b>;</td></tr>
<tr><th id="985">985</th><td>      }</td></tr>
<tr><th id="986">986</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>:</td></tr>
<tr><th id="987">987</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a>:</td></tr>
<tr><th id="988">988</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>:</td></tr>
<tr><th id="989">989</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>: {</td></tr>
<tr><th id="990">990</th><td>        <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::combineRLWINM' data-ref="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_">combineRLWINM</a>(<span class='refarg'><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a></span>, &amp;<a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a>);</td></tr>
<tr><th id="991">991</th><td>        <b>if</b> (<a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a>)</td></tr>
<tr><th id="992">992</th><td>          <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#56" title='NumRotatesCollapsed' data-ref="NumRotatesCollapsed" data-ref-filename="NumRotatesCollapsed">NumRotatesCollapsed</a>;</td></tr>
<tr><th id="993">993</th><td>        <b>break</b>;</td></tr>
<tr><th id="994">994</th><td>      }</td></tr>
<tr><th id="995">995</th><td>      }</td></tr>
<tr><th id="996">996</th><td>    }</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>    <i>// If the last instruction was marked for elimination,</i></td></tr>
<tr><th id="999">999</th><td><i>    // remove it now.</i></td></tr>
<tr><th id="1000">1000</th><td>    <b>if</b> (<a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a>) {</td></tr>
<tr><th id="1001">1001</th><td>      <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1002">1002</th><td>      <a class="local col8 ref" href="#58ToErase" title='ToErase' data-ref="58ToErase" data-ref-filename="58ToErase">ToErase</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td>  }</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <i>// Eliminate all the TOC save instructions which are redundant.</i></td></tr>
<tr><th id="1007">1007</th><td>  <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</a>(<span class='refarg'><a class="local col9 ref" href="#59TOCSaves" title='TOCSaves' data-ref="59TOCSaves" data-ref-filename="59TOCSaves">TOCSaves</a></span>);</td></tr>
<tr><th id="1008">1008</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col0 decl" id="160FI" title='FI' data-type='llvm::PPCFunctionInfo *' data-ref="160FI" data-ref-filename="160FI">FI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1009">1009</th><td>  <b>if</b> (<a class="local col0 ref" href="#160FI" title='FI' data-ref="160FI" data-ref-filename="160FI">FI</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv" title='llvm::PPCFunctionInfo::mustSaveTOC' data-ref="_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv" data-ref-filename="_ZNK4llvm15PPCFunctionInfo11mustSaveTOCEv">mustSaveTOC</a>())</td></tr>
<tr><th id="1010">1010</th><td>    <a class="ref" href="#45" title='NumTOCSavesInPrologue' data-ref="NumTOCSavesInPrologue" data-ref-filename="NumTOCSavesInPrologue">NumTOCSavesInPrologue</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>  <i>// We try to eliminate redundant compare instruction.</i></td></tr>
<tr><th id="1013">1013</th><td>  <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</a>();</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <b>return</b> <a class="local col7 ref" href="#57Simplified" title='Simplified' data-ref="57Simplified" data-ref-filename="57Simplified">Simplified</a>;</td></tr>
<tr><th id="1016">1016</th><td>}</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td><i  data-doc="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">// helper functions for eliminateRedundantCompare</i></td></tr>
<tr><th id="1019">1019</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-type='bool (anonymous namespace)::isEqOrNe(llvm::MachineInstr * BI)' data-ref="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="161BI" title='BI' data-type='llvm::MachineInstr *' data-ref="161BI" data-ref-filename="161BI">BI</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col2 decl" id="162Pred" title='Pred' data-type='PPC::Predicate' data-ref="162Pred" data-ref-filename="162Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col1 ref" href="#161BI" title='BI' data-ref="161BI" data-ref-filename="161BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1021">1021</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163PredCond" title='PredCond' data-type='unsigned int' data-ref="163PredCond" data-ref-filename="163PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col2 ref" href="#162Pred" title='Pred' data-ref="162Pred" data-ref-filename="162Pred">Pred</a>);</td></tr>
<tr><th id="1022">1022</th><td>  <b>return</b> (<a class="local col3 ref" href="#163PredCond" title='PredCond' data-ref="163PredCond" data-ref-filename="163PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ" title='llvm::PPC::PRED_EQ' data-ref="llvm::PPC::PRED_EQ" data-ref-filename="llvm..PPC..PRED_EQ">PRED_EQ</a> || <a class="local col3 ref" href="#163PredCond" title='PredCond' data-ref="163PredCond" data-ref-filename="163PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE" title='llvm::PPC::PRED_NE' data-ref="llvm::PPC::PRED_NE" data-ref-filename="llvm..PPC..PRED_NE">PRED_NE</a>);</td></tr>
<tr><th id="1023">1023</th><td>}</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-type='bool (anonymous namespace)::isSupportedCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_116isSupportedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_116isSupportedCmpOpEj">isSupportedCmpOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="164opCode" title='opCode' data-type='unsigned int' data-ref="164opCode" data-ref-filename="164opCode">opCode</dfn>) {</td></tr>
<tr><th id="1026">1026</th><td>  <b>return</b> (<a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>  || <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>  ||</td></tr>
<tr><th id="1027">1027</th><td>          <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a>  || <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a>  ||</td></tr>
<tr><th id="1028">1028</th><td>          <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a> || <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a> ||</td></tr>
<tr><th id="1029">1029</th><td>          <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a> || <a class="local col4 ref" href="#164opCode" title='opCode' data-ref="164opCode" data-ref-filename="164opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a>);</td></tr>
<tr><th id="1030">1030</th><td>}</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-type='bool (anonymous namespace)::is64bitCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_112is64bitCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_112is64bitCmpOpEj">is64bitCmpOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="165opCode" title='opCode' data-type='unsigned int' data-ref="165opCode" data-ref-filename="165opCode">opCode</dfn>) {</td></tr>
<tr><th id="1033">1033</th><td>  <b>return</b> (<a class="local col5 ref" href="#165opCode" title='opCode' data-ref="165opCode" data-ref-filename="165opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>  || <a class="local col5 ref" href="#165opCode" title='opCode' data-ref="165opCode" data-ref-filename="165opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a> ||</td></tr>
<tr><th id="1034">1034</th><td>          <a class="local col5 ref" href="#165opCode" title='opCode' data-ref="165opCode" data-ref-filename="165opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a> || <a class="local col5 ref" href="#165opCode" title='opCode' data-ref="165opCode" data-ref-filename="165opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>);</td></tr>
<tr><th id="1035">1035</th><td>}</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-type='bool (anonymous namespace)::isSignedCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_113isSignedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_113isSignedCmpOpEj">isSignedCmpOp</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="166opCode" title='opCode' data-type='unsigned int' data-ref="166opCode" data-ref-filename="166opCode">opCode</dfn>) {</td></tr>
<tr><th id="1038">1038</th><td>  <b>return</b> (<a class="local col6 ref" href="#166opCode" title='opCode' data-ref="166opCode" data-ref-filename="166opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>  || <a class="local col6 ref" href="#166opCode" title='opCode' data-ref="166opCode" data-ref-filename="166opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a> ||</td></tr>
<tr><th id="1039">1039</th><td>          <a class="local col6 ref" href="#166opCode" title='opCode' data-ref="166opCode" data-ref-filename="166opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a> || <a class="local col6 ref" href="#166opCode" title='opCode' data-ref="166opCode" data-ref-filename="166opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a>);</td></tr>
<tr><th id="1040">1040</th><td>}</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-type='unsigned int (anonymous namespace)::getSignedCmpOpCode(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" data-ref-filename="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj">getSignedCmpOpCode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="167opCode" title='opCode' data-type='unsigned int' data-ref="167opCode" data-ref-filename="167opCode">opCode</dfn>) {</td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col7 ref" href="#167opCode" title='opCode' data-ref="167opCode" data-ref-filename="167opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>)  <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>;</td></tr>
<tr><th id="1044">1044</th><td>  <b>if</b> (<a class="local col7 ref" href="#167opCode" title='opCode' data-ref="167opCode" data-ref-filename="167opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a>)  <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a>;</td></tr>
<tr><th id="1045">1045</th><td>  <b>if</b> (<a class="local col7 ref" href="#167opCode" title='opCode' data-ref="167opCode" data-ref-filename="167opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>;</td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (<a class="local col7 ref" href="#167opCode" title='opCode' data-ref="167opCode" data-ref-filename="167opCode">opCode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a>) <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a>;</td></tr>
<tr><th id="1047">1047</th><td>  <b>return</b> <a class="local col7 ref" href="#167opCode" title='opCode' data-ref="167opCode" data-ref-filename="167opCode">opCode</a>;</td></tr>
<tr><th id="1048">1048</th><td>}</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><i  data-doc="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_">// We can decrement immediate x in (GE x) by changing it to (GT x-1) or</i></td></tr>
<tr><th id="1051">1051</th><td><i  data-doc="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_">// (LT x) to (LE x-1)</i></td></tr>
<tr><th id="1052">1052</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-type='unsigned int (anonymous namespace)::getPredicateToDecImm(llvm::MachineInstr * BI, llvm::MachineInstr * CMPI)' data-ref="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="168BI" title='BI' data-type='llvm::MachineInstr *' data-ref="168BI" data-ref-filename="168BI">BI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="169CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="169CMPI" data-ref-filename="169CMPI">CMPI</dfn>) {</td></tr>
<tr><th id="1053">1053</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="170Imm" title='Imm' data-type='uint64_t' data-ref="170Imm" data-ref-filename="170Imm">Imm</dfn> = <a class="local col9 ref" href="#169CMPI" title='CMPI' data-ref="169CMPI" data-ref-filename="169CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1054">1054</th><td>  <em>bool</em> <dfn class="local col1 decl" id="171SignedCmp" title='SignedCmp' data-type='bool' data-ref="171SignedCmp" data-ref-filename="171SignedCmp">SignedCmp</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_113isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_113isSignedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_113isSignedCmpOpEj">isSignedCmpOp</a>(<a class="local col9 ref" href="#169CMPI" title='CMPI' data-ref="169CMPI" data-ref-filename="169CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> ((!<a class="local col1 ref" href="#171SignedCmp" title='SignedCmp' data-ref="171SignedCmp" data-ref-filename="171SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col0 ref" href="#170Imm" title='Imm' data-ref="170Imm" data-ref-filename="170Imm">Imm</a> == <var>0</var>) || (<a class="local col1 ref" href="#171SignedCmp" title='SignedCmp' data-ref="171SignedCmp" data-ref-filename="171SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col0 ref" href="#170Imm" title='Imm' data-ref="170Imm" data-ref-filename="170Imm">Imm</a> == <var>0x8000</var>))</td></tr>
<tr><th id="1056">1056</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col2 decl" id="172Pred" title='Pred' data-type='PPC::Predicate' data-ref="172Pred" data-ref-filename="172Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col8 ref" href="#168BI" title='BI' data-ref="168BI" data-ref-filename="168BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1059">1059</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173PredCond" title='PredCond' data-type='unsigned int' data-ref="173PredCond" data-ref-filename="173PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col2 ref" href="#172Pred" title='Pred' data-ref="172Pred" data-ref-filename="172Pred">Pred</a>);</td></tr>
<tr><th id="1060">1060</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174PredHint" title='PredHint' data-type='unsigned int' data-ref="174PredHint" data-ref-filename="174PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col2 ref" href="#172Pred" title='Pred' data-ref="172Pred" data-ref-filename="172Pred">Pred</a>);</td></tr>
<tr><th id="1061">1061</th><td>  <b>if</b> (<a class="local col3 ref" href="#173PredCond" title='PredCond' data-ref="173PredCond" data-ref-filename="173PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a>)</td></tr>
<tr><th id="1062">1062</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a>, <a class="local col4 ref" href="#174PredHint" title='PredHint' data-ref="174PredHint" data-ref-filename="174PredHint">PredHint</a>);</td></tr>
<tr><th id="1063">1063</th><td>  <b>if</b> (<a class="local col3 ref" href="#173PredCond" title='PredCond' data-ref="173PredCond" data-ref-filename="173PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a>)</td></tr>
<tr><th id="1064">1064</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a>, <a class="local col4 ref" href="#174PredHint" title='PredHint' data-ref="174PredHint" data-ref-filename="174PredHint">PredHint</a>);</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1067">1067</th><td>}</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><i  data-doc="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_">// We can increment immediate x in (GT x) by changing it to (GE x+1) or</i></td></tr>
<tr><th id="1070">1070</th><td><i  data-doc="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_">// (LE x) to (LT x+1)</i></td></tr>
<tr><th id="1071">1071</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-type='unsigned int (anonymous namespace)::getPredicateToIncImm(llvm::MachineInstr * BI, llvm::MachineInstr * CMPI)' data-ref="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="175BI" title='BI' data-type='llvm::MachineInstr *' data-ref="175BI" data-ref-filename="175BI">BI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="176CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="176CMPI" data-ref-filename="176CMPI">CMPI</dfn>) {</td></tr>
<tr><th id="1072">1072</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="177Imm" title='Imm' data-type='uint64_t' data-ref="177Imm" data-ref-filename="177Imm">Imm</dfn> = <a class="local col6 ref" href="#176CMPI" title='CMPI' data-ref="176CMPI" data-ref-filename="176CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1073">1073</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178SignedCmp" title='SignedCmp' data-type='bool' data-ref="178SignedCmp" data-ref-filename="178SignedCmp">SignedCmp</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_113isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_113isSignedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_113isSignedCmpOpEj">isSignedCmpOp</a>(<a class="local col6 ref" href="#176CMPI" title='CMPI' data-ref="176CMPI" data-ref-filename="176CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1074">1074</th><td>  <b>if</b> ((!<a class="local col8 ref" href="#178SignedCmp" title='SignedCmp' data-ref="178SignedCmp" data-ref-filename="178SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col7 ref" href="#177Imm" title='Imm' data-ref="177Imm" data-ref-filename="177Imm">Imm</a> == <var>0xFFFF</var>) || (<a class="local col8 ref" href="#178SignedCmp" title='SignedCmp' data-ref="178SignedCmp" data-ref-filename="178SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col7 ref" href="#177Imm" title='Imm' data-ref="177Imm" data-ref-filename="177Imm">Imm</a> == <var>0x7FFF</var>))</td></tr>
<tr><th id="1075">1075</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col9 decl" id="179Pred" title='Pred' data-type='PPC::Predicate' data-ref="179Pred" data-ref-filename="179Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col5 ref" href="#175BI" title='BI' data-ref="175BI" data-ref-filename="175BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1078">1078</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="180PredCond" title='PredCond' data-type='unsigned int' data-ref="180PredCond" data-ref-filename="180PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col9 ref" href="#179Pred" title='Pred' data-ref="179Pred" data-ref-filename="179Pred">Pred</a>);</td></tr>
<tr><th id="1079">1079</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181PredHint" title='PredHint' data-type='unsigned int' data-ref="181PredHint" data-ref-filename="181PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col9 ref" href="#179Pred" title='Pred' data-ref="179Pred" data-ref-filename="179Pred">Pred</a>);</td></tr>
<tr><th id="1080">1080</th><td>  <b>if</b> (<a class="local col0 ref" href="#180PredCond" title='PredCond' data-ref="180PredCond" data-ref-filename="180PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a>)</td></tr>
<tr><th id="1081">1081</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a>, <a class="local col1 ref" href="#181PredHint" title='PredHint' data-ref="181PredHint" data-ref-filename="181PredHint">PredHint</a>);</td></tr>
<tr><th id="1082">1082</th><td>  <b>if</b> (<a class="local col0 ref" href="#180PredCond" title='PredCond' data-ref="180PredCond" data-ref-filename="180PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a>)</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a>, <a class="local col1 ref" href="#181PredHint" title='PredHint' data-ref="181PredHint" data-ref-filename="181PredHint">PredHint</a>);</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1086">1086</th><td>}</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td><i  data-doc="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">// This takes a Phi node and returns a register value for the specified BB.</i></td></tr>
<tr><th id="1089">1089</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-type='unsigned int (anonymous namespace)::getIncomingRegForBlock(llvm::MachineInstr * Phi, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="182Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="182Phi" data-ref-filename="182Phi">Phi</dfn>,</td></tr>
<tr><th id="1090">1090</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="183MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="183MBB" data-ref-filename="183MBB">MBB</dfn>) {</td></tr>
<tr><th id="1091">1091</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="184I" title='I' data-type='unsigned int' data-ref="184I" data-ref-filename="184I">I</dfn> = <var>2</var>, <dfn class="local col5 decl" id="185E" title='E' data-type='unsigned int' data-ref="185E" data-ref-filename="185E">E</dfn> = <a class="local col2 ref" href="#182Phi" title='Phi' data-ref="182Phi" data-ref-filename="182Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var>; <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a> != <a class="local col5 ref" href="#185E" title='E' data-ref="185E" data-ref-filename="185E">E</a>; <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="1092">1092</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="186MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="186MO" data-ref-filename="186MO">MO</dfn> = <a class="local col2 ref" href="#182Phi" title='Phi' data-ref="182Phi" data-ref-filename="182Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>);</td></tr>
<tr><th id="1093">1093</th><td>    <b>if</b> (<a class="local col6 ref" href="#186MO" title='MO' data-ref="186MO" data-ref-filename="186MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col3 ref" href="#183MBB" title='MBB' data-ref="183MBB" data-ref-filename="183MBB">MBB</a>)</td></tr>
<tr><th id="1094">1094</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#182Phi" title='Phi' data-ref="182Phi" data-ref-filename="182Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1095">1095</th><td>  }</td></tr>
<tr><th id="1096">1096</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid src basic block for this Phi node\n"</q>);</td></tr>
<tr><th id="1097">1097</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1098">1098</th><td>}</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td><i  data-doc="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// This function tracks the source of the register through register copy.</i></td></tr>
<tr><th id="1101">1101</th><td><i  data-doc="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// If BB1 and BB2 are non-NULL, we also track PHI instruction in BB2</i></td></tr>
<tr><th id="1102">1102</th><td><i  data-doc="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// assuming that the control comes from BB1 into BB2.</i></td></tr>
<tr><th id="1103">1103</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-type='unsigned int (anonymous namespace)::getSrcVReg(unsigned int Reg, llvm::MachineBasicBlock * BB1, llvm::MachineBasicBlock * BB2, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="187Reg" title='Reg' data-type='unsigned int' data-ref="187Reg" data-ref-filename="187Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="188BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="188BB1" data-ref-filename="188BB1">BB1</dfn>,</td></tr>
<tr><th id="1104">1104</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="189BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="189BB2" data-ref-filename="189BB2">BB2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="190MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="190MRI" data-ref-filename="190MRI">MRI</dfn>) {</td></tr>
<tr><th id="1105">1105</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191SrcReg" title='SrcReg' data-type='unsigned int' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#187Reg" title='Reg' data-ref="187Reg" data-ref-filename="187Reg">Reg</a>;</td></tr>
<tr><th id="1106">1106</th><td>  <b>while</b> (<var>1</var>) {</td></tr>
<tr><th id="1107">1107</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="192NextReg" title='NextReg' data-type='unsigned int' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</dfn> = <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1108">1108</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="193Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="193Inst" data-ref-filename="193Inst">Inst</dfn> = <a class="local col0 ref" href="#190MRI" title='MRI' data-ref="190MRI" data-ref-filename="190MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1109">1109</th><td>    <b>if</b> (<a class="local col8 ref" href="#188BB1" title='BB1' data-ref="188BB1" data-ref-filename="188BB1">BB1</a> &amp;&amp; <a class="local col3 ref" href="#193Inst" title='Inst' data-ref="193Inst" data-ref-filename="193Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a> &amp;&amp; <a class="local col3 ref" href="#193Inst" title='Inst' data-ref="193Inst" data-ref-filename="193Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col9 ref" href="#189BB2" title='BB2' data-ref="189BB2" data-ref-filename="189BB2">BB2</a>) {</td></tr>
<tr><th id="1110">1110</th><td>      <a class="local col2 ref" href="#192NextReg" title='NextReg' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</a> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</a>(<a class="local col3 ref" href="#193Inst" title='Inst' data-ref="193Inst" data-ref-filename="193Inst">Inst</a>, <a class="local col8 ref" href="#188BB1" title='BB1' data-ref="188BB1" data-ref-filename="188BB1">BB1</a>);</td></tr>
<tr><th id="1111">1111</th><td>      <i>// We track through PHI only once to avoid infinite loop.</i></td></tr>
<tr><th id="1112">1112</th><td>      <a class="local col8 ref" href="#188BB1" title='BB1' data-ref="188BB1" data-ref-filename="188BB1">BB1</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1113">1113</th><td>    }</td></tr>
<tr><th id="1114">1114</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#193Inst" title='Inst' data-ref="193Inst" data-ref-filename="193Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="1115">1115</th><td>      <a class="local col2 ref" href="#192NextReg" title='NextReg' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#193Inst" title='Inst' data-ref="193Inst" data-ref-filename="193Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1116">1116</th><td>    <b>if</b> (<a class="local col2 ref" href="#192NextReg" title='NextReg' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</a> == <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</a> || !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#192NextReg" title='NextReg' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</a>))</td></tr>
<tr><th id="1117">1117</th><td>      <b>break</b>;</td></tr>
<tr><th id="1118">1118</th><td>    <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</a> = <a class="local col2 ref" href="#192NextReg" title='NextReg' data-ref="192NextReg" data-ref-filename="192NextReg">NextReg</a>;</td></tr>
<tr><th id="1119">1119</th><td>  }</td></tr>
<tr><th id="1120">1120</th><td>  <b>return</b> <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg" data-ref-filename="191SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1121">1121</th><td>}</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::eligibleForCompareElimination' data-type='bool (anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp; MBB, llvm::MachineBasicBlock *&amp; PredMBB, llvm::MachineBasicBlock *&amp; MBBtoMoveCmp, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE">eligibleForCompareElimination</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="194MBB" data-ref-filename="194MBB">MBB</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="195PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="195PredMBB" data-ref-filename="195PredMBB">PredMBB</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="196MBBtoMoveCmp" title='MBBtoMoveCmp' data-type='llvm::MachineBasicBlock *&amp;' data-ref="196MBBtoMoveCmp" data-ref-filename="196MBBtoMoveCmp">MBBtoMoveCmp</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="197MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="197MRI" data-ref-filename="197MRI">MRI</dfn>) {</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <em>auto</em> <dfn class="local col8 decl" id="198isEligibleBB" title='isEligibleBB' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:1128:23)' data-ref="198isEligibleBB" data-ref-filename="198isEligibleBB">isEligibleBB</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="199BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="199BB" data-ref-filename="199BB">BB</dfn>) {</td></tr>
<tr><th id="1129">1129</th><td>    <em>auto</em> <dfn class="local col0 decl" id="200BII" title='BII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="200BII" data-ref-filename="200BII">BII</dfn> = <a class="local col9 ref" href="#199BB" title='BB' data-ref="199BB" data-ref-filename="199BB">BB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1130">1130</th><td>    <i>// We optimize BBs ending with a conditional branch.</i></td></tr>
<tr><th id="1131">1131</th><td><i>    // We check only for BCC here, not BCCLR, because BCCLR</i></td></tr>
<tr><th id="1132">1132</th><td><i>    // will be formed only later in the pipeline.</i></td></tr>
<tr><th id="1133">1133</th><td>    <b>if</b> (<a class="local col9 ref" href="#199BB" title='BB' data-ref="199BB" data-ref-filename="199BB">BB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="1134">1134</th><td>        <a class="local col0 ref" href="#200BII" title='BII' data-ref="200BII" data-ref-filename="200BII">BII</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#199BB" title='BB' data-ref="199BB" data-ref-filename="199BB">BB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp;</td></tr>
<tr><th id="1135">1135</th><td>        (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#200BII" title='BII' data-ref="200BII" data-ref-filename="200BII">BII</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a> &amp;&amp;</td></tr>
<tr><th id="1136">1136</th><td>        (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#200BII" title='BII' data-ref="200BII" data-ref-filename="200BII">BII</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1137">1137</th><td>      <i>// We optimize only if the condition code is used only by one BCC.</i></td></tr>
<tr><th id="1138">1138</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="201CndReg" title='CndReg' data-type='llvm::Register' data-ref="201CndReg" data-ref-filename="201CndReg">CndReg</dfn> = (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#200BII" title='BII' data-ref="200BII" data-ref-filename="200BII">BII</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1139">1139</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#201CndReg" title='CndReg' data-ref="201CndReg" data-ref-filename="201CndReg">CndReg</a>) || !<a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI" data-ref-filename="197MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201CndReg" title='CndReg' data-ref="201CndReg" data-ref-filename="201CndReg">CndReg</a>))</td></tr>
<tr><th id="1140">1140</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="202CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="202CMPI" data-ref-filename="202CMPI">CMPI</dfn> = <a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI" data-ref-filename="197MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201CndReg" title='CndReg' data-ref="201CndReg" data-ref-filename="201CndReg">CndReg</a>);</td></tr>
<tr><th id="1143">1143</th><td>      <i>// We assume compare and branch are in the same BB for ease of analysis.</i></td></tr>
<tr><th id="1144">1144</th><td>      <b>if</b> (<a class="local col2 ref" href="#202CMPI" title='CMPI' data-ref="202CMPI" data-ref-filename="202CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col9 ref" href="#199BB" title='BB' data-ref="199BB" data-ref-filename="199BB">BB</a>)</td></tr>
<tr><th id="1145">1145</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>      <i>// We skip this BB if a physical register is used in comparison.</i></td></tr>
<tr><th id="1148">1148</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="203MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="203MO" data-ref-filename="203MO">MO</dfn> : <a class="local col2 ref" href="#202CMPI" title='CMPI' data-ref="202CMPI" data-ref-filename="202CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1149">1149</th><td>        <b>if</b> (<a class="local col3 ref" href="#203MO" title='MO' data-ref="203MO" data-ref-filename="203MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#203MO" title='MO' data-ref="203MO" data-ref-filename="203MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1150">1150</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1153">1153</th><td>    }</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1155">1155</th><td>  };</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>  <i>// If this BB has more than one successor, we can create a new BB and</i></td></tr>
<tr><th id="1158">1158</th><td><i>  // move the compare instruction in the new BB.</i></td></tr>
<tr><th id="1159">1159</th><td><i>  // So far, we do not move compare instruction to a BB having multiple</i></td></tr>
<tr><th id="1160">1160</th><td><i>  // successors to avoid potentially increasing code size.</i></td></tr>
<tr><th id="1161">1161</th><td>  <em>auto</em> <dfn class="local col4 decl" id="204isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:1161:31)' data-ref="204isEligibleForMoveCmp" data-ref-filename="204isEligibleForMoveCmp">isEligibleForMoveCmp</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="205BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="205BB" data-ref-filename="205BB">BB</dfn>) {</td></tr>
<tr><th id="1162">1162</th><td>    <b>return</b> <a class="local col5 ref" href="#205BB" title='BB' data-ref="205BB" data-ref-filename="205BB">BB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>;</td></tr>
<tr><th id="1163">1163</th><td>  };</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <b>if</b> (!<a class="local col8 ref" href="#198isEligibleBB" title='isEligibleBB' data-ref="198isEligibleBB" data-ref-filename="198isEligibleBB">isEligibleBB</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_">(<a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>)</a>)</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="206NumPredBBs" title='NumPredBBs' data-type='unsigned int' data-ref="206NumPredBBs" data-ref-filename="206NumPredBBs">NumPredBBs</dfn> = <a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>();</td></tr>
<tr><th id="1169">1169</th><td>  <b>if</b> (<a class="local col6 ref" href="#206NumPredBBs" title='NumPredBBs' data-ref="206NumPredBBs" data-ref-filename="206NumPredBBs">NumPredBBs</a> == <var>1</var>) {</td></tr>
<tr><th id="1170">1170</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="207TmpMBB" title='TmpMBB' data-type='llvm::MachineBasicBlock *' data-ref="207TmpMBB" data-ref-filename="207TmpMBB">TmpMBB</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="1171">1171</th><td>    <b>if</b> (<a class="local col8 ref" href="#198isEligibleBB" title='isEligibleBB' data-ref="198isEligibleBB" data-ref-filename="198isEligibleBB">isEligibleBB</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_">(*<a class="local col7 ref" href="#207TmpMBB" title='TmpMBB' data-ref="207TmpMBB" data-ref-filename="207TmpMBB">TmpMBB</a>)</a>) {</td></tr>
<tr><th id="1172">1172</th><td>      <a class="local col5 ref" href="#195PredMBB" title='PredMBB' data-ref="195PredMBB" data-ref-filename="195PredMBB">PredMBB</a> = <a class="local col7 ref" href="#207TmpMBB" title='TmpMBB' data-ref="207TmpMBB" data-ref-filename="207TmpMBB">TmpMBB</a>;</td></tr>
<tr><th id="1173">1173</th><td>      <a class="local col6 ref" href="#196MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="196MBBtoMoveCmp" data-ref-filename="196MBBtoMoveCmp">MBBtoMoveCmp</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1174">1174</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1175">1175</th><td>    }</td></tr>
<tr><th id="1176">1176</th><td>  }</td></tr>
<tr><th id="1177">1177</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#206NumPredBBs" title='NumPredBBs' data-ref="206NumPredBBs" data-ref-filename="206NumPredBBs">NumPredBBs</a> == <var>2</var>) {</td></tr>
<tr><th id="1178">1178</th><td>    <i>// We check for partially redundant case.</i></td></tr>
<tr><th id="1179">1179</th><td><i>    // So far, we support cases with only two predecessors</i></td></tr>
<tr><th id="1180">1180</th><td><i>    // to avoid increasing the number of instructions.</i></td></tr>
<tr><th id="1181">1181</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator" data-ref-filename="llvm..MachineBasicBlock..pred_iterator">pred_iterator</a> <dfn class="local col8 decl" id="208PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="208PI" data-ref-filename="208PI">PI</dfn> = <a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="1182">1182</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="209Pred1MBB" title='Pred1MBB' data-type='llvm::MachineBasicBlock *' data-ref="209Pred1MBB" data-ref-filename="209Pred1MBB">Pred1MBB</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col8 ref" href="#208PI" title='PI' data-ref="208PI" data-ref-filename="208PI">PI</a>;</td></tr>
<tr><th id="1183">1183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="210Pred2MBB" title='Pred2MBB' data-type='llvm::MachineBasicBlock *' data-ref="210Pred2MBB" data-ref-filename="210Pred2MBB">Pred2MBB</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span>(<a class="local col8 ref" href="#208PI" title='PI' data-ref="208PI" data-ref-filename="208PI">PI</a><span class='ref fn' title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+" data-ref-filename="__gnu_cxx..__normal_iterator..operator+">+</span><var>1</var>);</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>    <b>if</b> (<a class="local col8 ref" href="#198isEligibleBB" title='isEligibleBB' data-ref="198isEligibleBB" data-ref-filename="198isEligibleBB">isEligibleBB</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_">(*<a class="local col9 ref" href="#209Pred1MBB" title='Pred1MBB' data-ref="209Pred1MBB" data-ref-filename="209Pred1MBB">Pred1MBB</a>)</a> &amp;&amp; <a class="local col4 ref" href="#204isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-ref="204isEligibleForMoveCmp" data-ref-filename="204isEligibleForMoveCmp">isEligibleForMoveCmp</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_">(*<a class="local col0 ref" href="#210Pred2MBB" title='Pred2MBB' data-ref="210Pred2MBB" data-ref-filename="210Pred2MBB">Pred2MBB</a>)</a>) {</td></tr>
<tr><th id="1186">1186</th><td>      <i>// We assume Pred1MBB is the BB containing the compare to be merged and</i></td></tr>
<tr><th id="1187">1187</th><td><i>      // Pred2MBB is the BB to which we will append a compare instruction.</i></td></tr>
<tr><th id="1188">1188</th><td><i>      // Hence we can proceed as is.</i></td></tr>
<tr><th id="1189">1189</th><td>    }</td></tr>
<tr><th id="1190">1190</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#198isEligibleBB" title='isEligibleBB' data-ref="198isEligibleBB" data-ref-filename="198isEligibleBB">isEligibleBB</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_11clES2_">(*<a class="local col0 ref" href="#210Pred2MBB" title='Pred2MBB' data-ref="210Pred2MBB" data-ref-filename="210Pred2MBB">Pred2MBB</a>)</a> &amp;&amp; <a class="local col4 ref" href="#204isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-ref="204isEligibleForMoveCmp" data-ref-filename="204isEligibleForMoveCmp">isEligibleForMoveCmp</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_" title='(anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineBasicBlock *&amp;, llvm::MachineRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_" data-ref-filename="_ZZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoEENK4$_12clES2_">(*<a class="local col9 ref" href="#209Pred1MBB" title='Pred1MBB' data-ref="209Pred1MBB" data-ref-filename="209Pred1MBB">Pred1MBB</a>)</a>) {</td></tr>
<tr><th id="1191">1191</th><td>      <i>// We need to swap Pred1MBB and Pred2MBB to canonicalize.</i></td></tr>
<tr><th id="1192">1192</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col9 ref" href="#209Pred1MBB" title='Pred1MBB' data-ref="209Pred1MBB" data-ref-filename="209Pred1MBB">Pred1MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#210Pred2MBB" title='Pred2MBB' data-ref="210Pred2MBB" data-ref-filename="210Pred2MBB">Pred2MBB</a></span>);</td></tr>
<tr><th id="1193">1193</th><td>    }</td></tr>
<tr><th id="1194">1194</th><td>    <b>else</b> <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>    <i>// Here, Pred2MBB is the BB to which we need to append a compare inst.</i></td></tr>
<tr><th id="1197">1197</th><td><i>    // We cannot move the compare instruction if operands are not available</i></td></tr>
<tr><th id="1198">1198</th><td><i>    // in Pred2MBB (i.e. defined in MBB by an instruction other than PHI).</i></td></tr>
<tr><th id="1199">1199</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="211BI" title='BI' data-type='llvm::MachineInstr *' data-ref="211BI" data-ref-filename="211BI">BI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1200">1200</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="212CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="212CMPI" data-ref-filename="212CMPI">CMPI</dfn> = <a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI" data-ref-filename="197MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#211BI" title='BI' data-ref="211BI" data-ref-filename="211BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1201">1201</th><td>    <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="213I" title='I' data-type='int' data-ref="213I" data-ref-filename="213I">I</dfn> = <var>1</var>; <a class="local col3 ref" href="#213I" title='I' data-ref="213I" data-ref-filename="213I">I</a> &lt;= <var>2</var>; <a class="local col3 ref" href="#213I" title='I' data-ref="213I" data-ref-filename="213I">I</a>++)</td></tr>
<tr><th id="1202">1202</th><td>      <b>if</b> (<a class="local col2 ref" href="#212CMPI" title='CMPI' data-ref="212CMPI" data-ref-filename="212CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#213I" title='I' data-ref="213I" data-ref-filename="213I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1203">1203</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="214Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="214Inst" data-ref-filename="214Inst">Inst</dfn> = <a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI" data-ref-filename="197MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#212CMPI" title='CMPI' data-ref="212CMPI" data-ref-filename="212CMPI">CMPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#213I" title='I' data-ref="213I" data-ref-filename="213I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1204">1204</th><td>        <b>if</b> (<a class="local col4 ref" href="#214Inst" title='Inst' data-ref="214Inst" data-ref-filename="214Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == &amp;<a class="local col4 ref" href="#194MBB" title='MBB' data-ref="194MBB" data-ref-filename="194MBB">MBB</a> &amp;&amp; <a class="local col4 ref" href="#214Inst" title='Inst' data-ref="214Inst" data-ref-filename="214Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>)</td></tr>
<tr><th id="1205">1205</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1206">1206</th><td>      }</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>    <a class="local col5 ref" href="#195PredMBB" title='PredMBB' data-ref="195PredMBB" data-ref-filename="195PredMBB">PredMBB</a> = <a class="local col9 ref" href="#209Pred1MBB" title='Pred1MBB' data-ref="209Pred1MBB" data-ref-filename="209Pred1MBB">Pred1MBB</a>;</td></tr>
<tr><th id="1209">1209</th><td>    <a class="local col6 ref" href="#196MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="196MBBtoMoveCmp" data-ref-filename="196MBBtoMoveCmp">MBBtoMoveCmp</a> = <a class="local col0 ref" href="#210Pred2MBB" title='Pred2MBB' data-ref="210Pred2MBB" data-ref-filename="210Pred2MBB">Pred2MBB</a>;</td></tr>
<tr><th id="1210">1210</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1211">1211</th><td>  }</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// This function will iterate over the input map containing a pair of TOC save</i></td></tr>
<tr><th id="1217">1217</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// instruction and a flag. The flag will be set to false if the TOC save is</i></td></tr>
<tr><th id="1218">1218</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// proven redundant. This function will erase from the basic block all the TOC</i></td></tr>
<tr><th id="1219">1219</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// saves marked as redundant.</i></td></tr>
<tr><th id="1220">1220</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</dfn>(</td></tr>
<tr><th id="1221">1221</th><td>    <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col5 decl" id="215TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="215TOCSaves" data-ref-filename="215TOCSaves">TOCSaves</dfn>) {</td></tr>
<tr><th id="1222">1222</th><td>  <em>bool</em> <dfn class="local col6 decl" id="216Simplified" title='Simplified' data-type='bool' data-ref="216Simplified" data-ref-filename="216Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1223">1223</th><td>  <em>int</em> <dfn class="local col7 decl" id="217NumKept" title='NumKept' data-type='int' data-ref="217NumKept" data-ref-filename="217NumKept">NumKept</dfn> = <var>0</var>;</td></tr>
<tr><th id="1224">1224</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="218TOCSave" title='TOCSave' data-type='std::pair&lt;llvm::MachineInstr *const, bool&gt;' data-ref="218TOCSave" data-ref-filename="218TOCSave">TOCSave</dfn> : <a class="local col5 ref" href="#215TOCSaves" title='TOCSaves' data-ref="215TOCSaves" data-ref-filename="215TOCSaves">TOCSaves</a>) {</td></tr>
<tr><th id="1225">1225</th><td>    <b>if</b> (!<a class="local col8 ref" href="#218TOCSave" title='TOCSave' data-ref="218TOCSave" data-ref-filename="218TOCSave">TOCSave</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>) {</td></tr>
<tr><th id="1226">1226</th><td>      <a class="local col8 ref" href="#218TOCSave" title='TOCSave' data-ref="218TOCSave" data-ref-filename="218TOCSave">TOCSave</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1227">1227</th><td>      <a class="ref" href="#42" title='RemoveTOCSave' data-ref="RemoveTOCSave" data-ref-filename="RemoveTOCSave">RemoveTOCSave</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="1228">1228</th><td>      <a class="local col6 ref" href="#216Simplified" title='Simplified' data-ref="216Simplified" data-ref-filename="216Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="1229">1229</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1230">1230</th><td>      <a class="local col7 ref" href="#217NumKept" title='NumKept' data-ref="217NumKept" data-ref-filename="217NumKept">NumKept</a>++;</td></tr>
<tr><th id="1231">1231</th><td>    }</td></tr>
<tr><th id="1232">1232</th><td>  }</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>if</b> (<a class="local col7 ref" href="#217NumKept" title='NumKept' data-ref="217NumKept" data-ref-filename="217NumKept">NumKept</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1235">1235</th><td>    <a class="ref" href="#43" title='MultiTOCSaves' data-ref="MultiTOCSaves" data-ref-filename="MultiTOCSaves">MultiTOCSaves</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <b>return</b> <a class="local col6 ref" href="#216Simplified" title='Simplified' data-ref="216Simplified" data-ref-filename="216Simplified">Simplified</a>;</td></tr>
<tr><th id="1238">1238</th><td>}</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// If multiple conditional branches are executed based on the (essentially)</i></td></tr>
<tr><th id="1241">1241</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// same comparison, we merge compare instructions into one and make multiple</i></td></tr>
<tr><th id="1242">1242</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// conditional branches on this comparison.</i></td></tr>
<tr><th id="1243">1243</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// For example,</i></td></tr>
<tr><th id="1244">1244</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   if (a == 0) { ... }</i></td></tr>
<tr><th id="1245">1245</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   else if (a &lt; 0) { ... }</i></td></tr>
<tr><th id="1246">1246</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// can be executed by one compare and two conditional branches instead of</i></td></tr>
<tr><th id="1247">1247</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// two pairs of a compare and a conditional branch.</i></td></tr>
<tr><th id="1248">1248</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//</i></td></tr>
<tr><th id="1249">1249</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// This method merges two compare instructions in two MBBs and modifies the</i></td></tr>
<tr><th id="1250">1250</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// compare and conditional branch instructions if needed.</i></td></tr>
<tr><th id="1251">1251</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// For the above example, the input for this pass looks like:</i></td></tr>
<tr><th id="1252">1252</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmplwi r3, 0</i></td></tr>
<tr><th id="1253">1253</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   beq    0, .LBB0_3</i></td></tr>
<tr><th id="1254">1254</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, -1</i></td></tr>
<tr><th id="1255">1255</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   bgt    0, .LBB0_4</i></td></tr>
<tr><th id="1256">1256</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// So, before merging two compares, we need to modify these instructions as</i></td></tr>
<tr><th id="1257">1257</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, 0       ; cmplwi and cmpwi yield same result for beq</i></td></tr>
<tr><th id="1258">1258</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   beq    0, .LBB0_3</i></td></tr>
<tr><th id="1259">1259</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, 0       ; greather than -1 means greater or equal to 0</i></td></tr>
<tr><th id="1260">1260</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   bge    0, .LBB0_4</i></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</dfn>(<em>void</em>) {</td></tr>
<tr><th id="1263">1263</th><td>  <em>bool</em> <dfn class="local col9 decl" id="219Simplified" title='Simplified' data-type='bool' data-ref="219Simplified" data-ref-filename="219Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="220MBB2" title='MBB2' data-type='llvm::MachineBasicBlock &amp;' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>) {</td></tr>
<tr><th id="1266">1266</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="221MBB1" title='MBB1' data-type='llvm::MachineBasicBlock *' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</dfn> = <b>nullptr</b>, *<dfn class="local col2 decl" id="222MBBtoMoveCmp" title='MBBtoMoveCmp' data-type='llvm::MachineBasicBlock *' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>    <i>// For fully redundant case, we select two basic blocks MBB1 and MBB2</i></td></tr>
<tr><th id="1269">1269</th><td><i>    // as an optimization target if</i></td></tr>
<tr><th id="1270">1270</th><td><i>    // - both MBBs end with a conditional branch,</i></td></tr>
<tr><th id="1271">1271</th><td><i>    // - MBB1 is the only predecessor of MBB2, and</i></td></tr>
<tr><th id="1272">1272</th><td><i>    // - compare does not take a physical register as a operand in both MBBs.</i></td></tr>
<tr><th id="1273">1273</th><td><i>    // In this case, eligibleForCompareElimination sets MBBtoMoveCmp nullptr.</i></td></tr>
<tr><th id="1274">1274</th><td><i>    //</i></td></tr>
<tr><th id="1275">1275</th><td><i>    // As partially redundant case, we additionally handle if MBB2 has one</i></td></tr>
<tr><th id="1276">1276</th><td><i>    // additional predecessor, which has only one successor (MBB2).</i></td></tr>
<tr><th id="1277">1277</th><td><i>    // In this case, we move the compare instruction originally in MBB2 into</i></td></tr>
<tr><th id="1278">1278</th><td><i>    // MBBtoMoveCmp. This partially redundant case is typically appear by</i></td></tr>
<tr><th id="1279">1279</th><td><i>    // compiling a while loop; here, MBBtoMoveCmp is the loop preheader.</i></td></tr>
<tr><th id="1280">1280</th><td><i>    //</i></td></tr>
<tr><th id="1281">1281</th><td><i>    // Overview of CFG of related basic blocks</i></td></tr>
<tr><th id="1282">1282</th><td><i>    // Fully redundant case        Partially redundant case</i></td></tr>
<tr><th id="1283">1283</th><td><i>    //   --------                   ----------------  --------</i></td></tr>
<tr><th id="1284">1284</th><td><i>    //   | MBB1 | (w/ 2 succ)       | MBBtoMoveCmp |  | MBB1 | (w/ 2 succ)</i></td></tr>
<tr><th id="1285">1285</th><td><i>    //   --------                   ----------------  --------</i></td></tr>
<tr><th id="1286">1286</th><td><i>    //      |    \                     (w/ 1 succ) \     |    \</i></td></tr>
<tr><th id="1287">1287</th><td><i>    //      |     \                                 \    |     \</i></td></tr>
<tr><th id="1288">1288</th><td><i>    //      |                                        \   |</i></td></tr>
<tr><th id="1289">1289</th><td><i>    //   --------                                     --------</i></td></tr>
<tr><th id="1290">1290</th><td><i>    //   | MBB2 | (w/ 1 pred                          | MBB2 | (w/ 2 pred</i></td></tr>
<tr><th id="1291">1291</th><td><i>    //   -------- and 2 succ)                         -------- and 2 succ)</i></td></tr>
<tr><th id="1292">1292</th><td><i>    //      |    \                                       |    \</i></td></tr>
<tr><th id="1293">1293</th><td><i>    //      |     \                                      |     \</i></td></tr>
<tr><th id="1294">1294</th><td><i>    //</i></td></tr>
<tr><th id="1295">1295</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::eligibleForCompareElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE">eligibleForCompareElimination</a>(<span class='refarg'><a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a></span>, <span class='refarg'><a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a></span>, <span class='refarg'><a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a></span>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>))</td></tr>
<tr><th id="1296">1296</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="223BI1" title='BI1' data-type='llvm::MachineInstr *' data-ref="223BI1" data-ref-filename="223BI1">BI1</dfn>   = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1299">1299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="224CMPI1" title='CMPI1' data-type='llvm::MachineInstr *' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="225BI2" title='BI2' data-type='llvm::MachineInstr *' data-ref="225BI2" data-ref-filename="225BI2">BI2</dfn>   = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1302">1302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="226CMPI2" title='CMPI2' data-type='llvm::MachineInstr *' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1303">1303</th><td>    <em>bool</em> <dfn class="local col7 decl" id="227IsPartiallyRedundant" title='IsPartiallyRedundant' data-type='bool' data-ref="227IsPartiallyRedundant" data-ref-filename="227IsPartiallyRedundant">IsPartiallyRedundant</dfn> = (<a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a> != <b>nullptr</b>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>    <i>// We cannot optimize an unsupported compare opcode or</i></td></tr>
<tr><th id="1306">1306</th><td><i>    // a mix of 32-bit and 64-bit comaprisons</i></td></tr>
<tr><th id="1307">1307</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZN12_GLOBAL__N_116isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_116isSupportedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_116isSupportedCmpOpEj">isSupportedCmpOp</a>(<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="1308">1308</th><td>        !<a class="tu ref fn" href="#_ZN12_GLOBAL__N_116isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_116isSupportedCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_116isSupportedCmpOpEj">isSupportedCmpOp</a>(<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="1309">1309</th><td>        <a class="tu ref fn" href="#_ZN12_GLOBAL__N_112is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_112is64bitCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_112is64bitCmpOpEj">is64bitCmpOp</a>(<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != <a class="tu ref fn" href="#_ZN12_GLOBAL__N_112is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_112is64bitCmpOpEj" data-ref-filename="_ZN12_GLOBAL__N_112is64bitCmpOpEj">is64bitCmpOp</a>(<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1310">1310</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228NewOpCode" title='NewOpCode' data-type='unsigned int' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1313">1313</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229NewPredicate1" title='NewPredicate1' data-type='unsigned int' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</dfn> = <var>0</var>, <dfn class="local col0 decl" id="230NewPredicate2" title='NewPredicate2' data-type='unsigned int' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1314">1314</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col1 decl" id="231Imm1" title='Imm1' data-type='int16_t' data-ref="231Imm1" data-ref-filename="231Imm1">Imm1</dfn> = <var>0</var>, <dfn class="local col2 decl" id="232NewImm1" title='NewImm1' data-type='int16_t' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</dfn> = <var>0</var>, <dfn class="local col3 decl" id="233Imm2" title='Imm2' data-type='int16_t' data-ref="233Imm2" data-ref-filename="233Imm2">Imm2</dfn> = <var>0</var>, <dfn class="local col4 decl" id="234NewImm2" title='NewImm2' data-type='int16_t' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1315">1315</th><td>    <em>bool</em> <dfn class="local col5 decl" id="235SwapOperands" title='SwapOperands' data-type='bool' data-ref="235SwapOperands" data-ref-filename="235SwapOperands">SwapOperands</dfn> = <b>false</b>;</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>    <b>if</b> (<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1318">1318</th><td>      <i>// Typically, unsigned comparison is used for equality check, but</i></td></tr>
<tr><th id="1319">1319</th><td><i>      // we replace it with a signed comparison if the comparison</i></td></tr>
<tr><th id="1320">1320</th><td><i>      // to be merged is a signed comparison.</i></td></tr>
<tr><th id="1321">1321</th><td><i>      // In other cases of opcode mismatch, we cannot optimize this.</i></td></tr>
<tr><th id="1322">1322</th><td><i></i></td></tr>
<tr><th id="1323">1323</th><td><i>      // We cannot change opcode when comparing against an immediate</i></td></tr>
<tr><th id="1324">1324</th><td><i>      // if the most significant bit of the immediate is one</i></td></tr>
<tr><th id="1325">1325</th><td><i>      // due to the difference in sign extension.</i></td></tr>
<tr><th id="1326">1326</th><td>      <em>auto</em> <dfn class="local col6 decl" id="236CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:1326:39)' data-ref="236CmpAgainstImmWithSignBit" data-ref-filename="236CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="237I" title='I' data-type='llvm::MachineInstr *' data-ref="237I" data-ref-filename="237I">I</dfn>) {</td></tr>
<tr><th id="1327">1327</th><td>        <b>if</b> (!<a class="local col7 ref" href="#237I" title='I' data-ref="237I" data-ref-filename="237I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1328">1328</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1329">1329</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col8 decl" id="238Imm" title='Imm' data-type='int16_t' data-ref="238Imm" data-ref-filename="238Imm">Imm</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>)<a class="local col7 ref" href="#237I" title='I' data-ref="237I" data-ref-filename="237I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1330">1330</th><td>        <b>return</b> <a class="local col8 ref" href="#238Imm" title='Imm' data-ref="238Imm" data-ref-filename="238Imm">Imm</a> &lt; <var>0</var>;</td></tr>
<tr><th id="1331">1331</th><td>      };</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>) &amp;&amp; !<a class="local col6 ref" href="#236CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-ref="236CmpAgainstImmWithSignBit" data-ref-filename="236CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE">(<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>)</a> &amp;&amp;</td></tr>
<tr><th id="1334">1334</th><td>          <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-use='c' data-ref="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" data-ref-filename="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj">getSignedCmpOpCode</a>(<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1335">1335</th><td>        <a class="local col8 ref" href="#228NewOpCode" title='NewOpCode' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</a> = <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1336">1336</th><td>      <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>) &amp;&amp; !<a class="local col6 ref" href="#236CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-ref="236CmpAgainstImmWithSignBit" data-ref-filename="236CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE" data-ref-filename="_ZZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEvENK4$_13clEPN4llvm12MachineInstrE">(<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>)</a> &amp;&amp;</td></tr>
<tr><th id="1337">1337</th><td>               <a class="tu ref fn" href="#_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-use='c' data-ref="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj" data-ref-filename="_ZN12_GLOBAL__N_118getSignedCmpOpCodeEj">getSignedCmpOpCode</a>(<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1338">1338</th><td>        <a class="local col8 ref" href="#228NewOpCode" title='NewOpCode' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</a> = <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1339">1339</th><td>      <b>else</b> <b>continue</b>;</td></tr>
<tr><th id="1340">1340</th><td>    }</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>    <b>if</b> (<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1343">1343</th><td>      <i>// In case of comparisons between two registers, these two registers</i></td></tr>
<tr><th id="1344">1344</th><td><i>      // must be same to merge two comparisons.</i></td></tr>
<tr><th id="1345">1345</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="239Cmp1Operand1" title='Cmp1Operand1' data-type='unsigned int' data-ref="239Cmp1Operand1" data-ref-filename="239Cmp1Operand1">Cmp1Operand1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1346">1346</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1347">1347</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="240Cmp1Operand2" title='Cmp1Operand2' data-type='unsigned int' data-ref="240Cmp1Operand2" data-ref-filename="240Cmp1Operand2">Cmp1Operand2</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1348">1348</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1349">1349</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="241Cmp2Operand1" title='Cmp2Operand1' data-type='unsigned int' data-ref="241Cmp2Operand1" data-ref-filename="241Cmp2Operand1">Cmp2Operand1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1350">1350</th><td>                                         <a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a>, &amp;<a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1351">1351</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="242Cmp2Operand2" title='Cmp2Operand2' data-type='unsigned int' data-ref="242Cmp2Operand2" data-ref-filename="242Cmp2Operand2">Cmp2Operand2</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1352">1352</th><td>                                         <a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a>, &amp;<a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>      <b>if</b> (<a class="local col9 ref" href="#239Cmp1Operand1" title='Cmp1Operand1' data-ref="239Cmp1Operand1" data-ref-filename="239Cmp1Operand1">Cmp1Operand1</a> == <a class="local col1 ref" href="#241Cmp2Operand1" title='Cmp2Operand1' data-ref="241Cmp2Operand1" data-ref-filename="241Cmp2Operand1">Cmp2Operand1</a> &amp;&amp; <a class="local col0 ref" href="#240Cmp1Operand2" title='Cmp1Operand2' data-ref="240Cmp1Operand2" data-ref-filename="240Cmp1Operand2">Cmp1Operand2</a> == <a class="local col2 ref" href="#242Cmp2Operand2" title='Cmp2Operand2' data-ref="242Cmp2Operand2" data-ref-filename="242Cmp2Operand2">Cmp2Operand2</a>) {</td></tr>
<tr><th id="1355">1355</th><td>        <i>// Same pair of registers in the same order; ready to merge as is.</i></td></tr>
<tr><th id="1356">1356</th><td>      }</td></tr>
<tr><th id="1357">1357</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#239Cmp1Operand1" title='Cmp1Operand1' data-ref="239Cmp1Operand1" data-ref-filename="239Cmp1Operand1">Cmp1Operand1</a> == <a class="local col2 ref" href="#242Cmp2Operand2" title='Cmp2Operand2' data-ref="242Cmp2Operand2" data-ref-filename="242Cmp2Operand2">Cmp2Operand2</a> &amp;&amp; <a class="local col0 ref" href="#240Cmp1Operand2" title='Cmp1Operand2' data-ref="240Cmp1Operand2" data-ref-filename="240Cmp1Operand2">Cmp1Operand2</a> == <a class="local col1 ref" href="#241Cmp2Operand1" title='Cmp2Operand1' data-ref="241Cmp2Operand1" data-ref-filename="241Cmp2Operand1">Cmp2Operand1</a>) {</td></tr>
<tr><th id="1358">1358</th><td>        <i>// Same pair of registers in different order.</i></td></tr>
<tr><th id="1359">1359</th><td><i>        // We reverse the predicate to merge compare instructions.</i></td></tr>
<tr><th id="1360">1360</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col3 decl" id="243Pred" title='Pred' data-type='PPC::Predicate' data-ref="243Pred" data-ref-filename="243Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1361">1361</th><td>        <a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a> = (<em>unsigned</em>)<span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" title='llvm::PPC::getSwappedPredicate' data-ref="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE">getSwappedPredicate</a>(<a class="local col3 ref" href="#243Pred" title='Pred' data-ref="243Pred" data-ref-filename="243Pred">Pred</a>);</td></tr>
<tr><th id="1362">1362</th><td>        <i>// In case of partial redundancy, we need to swap operands</i></td></tr>
<tr><th id="1363">1363</th><td><i>        // in another compare instruction.</i></td></tr>
<tr><th id="1364">1364</th><td>        <a class="local col5 ref" href="#235SwapOperands" title='SwapOperands' data-ref="235SwapOperands" data-ref-filename="235SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="1365">1365</th><td>      }</td></tr>
<tr><th id="1366">1366</th><td>      <b>else</b> <b>continue</b>;</td></tr>
<tr><th id="1367">1367</th><td>    }</td></tr>
<tr><th id="1368">1368</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1369">1369</th><td>      <i>// In case of comparisons between a register and an immediate,</i></td></tr>
<tr><th id="1370">1370</th><td><i>      // the operand register must be same for two compare instructions.</i></td></tr>
<tr><th id="1371">1371</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="244Cmp1Operand1" title='Cmp1Operand1' data-type='unsigned int' data-ref="244Cmp1Operand1" data-ref-filename="244Cmp1Operand1">Cmp1Operand1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1372">1372</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1373">1373</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="245Cmp2Operand1" title='Cmp2Operand1' data-type='unsigned int' data-ref="245Cmp2Operand1" data-ref-filename="245Cmp2Operand1">Cmp2Operand1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1374">1374</th><td>                                         <a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a>, &amp;<a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>, <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>);</td></tr>
<tr><th id="1375">1375</th><td>      <b>if</b> (<a class="local col4 ref" href="#244Cmp1Operand1" title='Cmp1Operand1' data-ref="244Cmp1Operand1" data-ref-filename="244Cmp1Operand1">Cmp1Operand1</a> != <a class="local col5 ref" href="#245Cmp2Operand1" title='Cmp2Operand1' data-ref="245Cmp2Operand1" data-ref-filename="245Cmp2Operand1">Cmp2Operand1</a>)</td></tr>
<tr><th id="1376">1376</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>      <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a> = <a class="local col1 ref" href="#231Imm1" title='Imm1' data-ref="231Imm1" data-ref-filename="231Imm1">Imm1</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>)<a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1379">1379</th><td>      <a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a> = <a class="local col3 ref" href="#233Imm2" title='Imm2' data-ref="233Imm2" data-ref-filename="233Imm2">Imm2</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>)<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>      <i>// If immediate are not same, we try to adjust by changing predicate;</i></td></tr>
<tr><th id="1382">1382</th><td><i>      // e.g. GT imm means GE (imm+1).</i></td></tr>
<tr><th id="1383">1383</th><td>      <b>if</b> (<a class="local col1 ref" href="#231Imm1" title='Imm1' data-ref="231Imm1" data-ref-filename="231Imm1">Imm1</a> != <a class="local col3 ref" href="#233Imm2" title='Imm2' data-ref="233Imm2" data-ref-filename="233Imm2">Imm2</a> &amp;&amp; (!<a class="tu ref fn" href="#_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>) || !<a class="tu ref fn" href="#_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>))) {</td></tr>
<tr><th id="1384">1384</th><td>        <em>int</em> <dfn class="local col6 decl" id="246Diff" title='Diff' data-type='int' data-ref="246Diff" data-ref-filename="246Diff">Diff</dfn> = <a class="local col1 ref" href="#231Imm1" title='Imm1' data-ref="231Imm1" data-ref-filename="231Imm1">Imm1</a> - <a class="local col3 ref" href="#233Imm2" title='Imm2' data-ref="233Imm2" data-ref-filename="233Imm2">Imm2</a>;</td></tr>
<tr><th id="1385">1385</th><td>        <b>if</b> (<a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> &lt; -<var>2</var> || <a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> &gt; <var>2</var>)</td></tr>
<tr><th id="1386">1386</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="247PredToInc1" title='PredToInc1' data-type='unsigned int' data-ref="247PredToInc1" data-ref-filename="247PredToInc1">PredToInc1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>, <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>);</td></tr>
<tr><th id="1389">1389</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="248PredToDec1" title='PredToDec1' data-type='unsigned int' data-ref="248PredToDec1" data-ref-filename="248PredToDec1">PredToDec1</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>, <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>);</td></tr>
<tr><th id="1390">1390</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="249PredToInc2" title='PredToInc2' data-type='unsigned int' data-ref="249PredToInc2" data-ref-filename="249PredToInc2">PredToInc2</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>, <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>);</td></tr>
<tr><th id="1391">1391</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="250PredToDec2" title='PredToDec2' data-type='unsigned int' data-ref="250PredToDec2" data-ref-filename="250PredToDec2">PredToDec2</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_" data-ref-filename="_ZN12_GLOBAL__N_120getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>, <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>);</td></tr>
<tr><th id="1392">1392</th><td>        <b>if</b> (<a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> == <var>2</var>) {</td></tr>
<tr><th id="1393">1393</th><td>          <b>if</b> (<a class="local col9 ref" href="#249PredToInc2" title='PredToInc2' data-ref="249PredToInc2" data-ref-filename="249PredToInc2">PredToInc2</a> &amp;&amp; <a class="local col8 ref" href="#248PredToDec1" title='PredToDec1' data-ref="248PredToDec1" data-ref-filename="248PredToDec1">PredToDec1</a>) {</td></tr>
<tr><th id="1394">1394</th><td>            <a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a> = <a class="local col9 ref" href="#249PredToInc2" title='PredToInc2' data-ref="249PredToInc2" data-ref-filename="249PredToInc2">PredToInc2</a>;</td></tr>
<tr><th id="1395">1395</th><td>            <a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a> = <a class="local col8 ref" href="#248PredToDec1" title='PredToDec1' data-ref="248PredToDec1" data-ref-filename="248PredToDec1">PredToDec1</a>;</td></tr>
<tr><th id="1396">1396</th><td>            <a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a>++;</td></tr>
<tr><th id="1397">1397</th><td>            <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>--;</td></tr>
<tr><th id="1398">1398</th><td>          }</td></tr>
<tr><th id="1399">1399</th><td>        }</td></tr>
<tr><th id="1400">1400</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> == <var>1</var>) {</td></tr>
<tr><th id="1401">1401</th><td>          <b>if</b> (<a class="local col9 ref" href="#249PredToInc2" title='PredToInc2' data-ref="249PredToInc2" data-ref-filename="249PredToInc2">PredToInc2</a>) {</td></tr>
<tr><th id="1402">1402</th><td>            <a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a>++;</td></tr>
<tr><th id="1403">1403</th><td>            <a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a> = <a class="local col9 ref" href="#249PredToInc2" title='PredToInc2' data-ref="249PredToInc2" data-ref-filename="249PredToInc2">PredToInc2</a>;</td></tr>
<tr><th id="1404">1404</th><td>          }</td></tr>
<tr><th id="1405">1405</th><td>          <b>else</b> <b>if</b> (<a class="local col8 ref" href="#248PredToDec1" title='PredToDec1' data-ref="248PredToDec1" data-ref-filename="248PredToDec1">PredToDec1</a>) {</td></tr>
<tr><th id="1406">1406</th><td>            <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>--;</td></tr>
<tr><th id="1407">1407</th><td>            <a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a> = <a class="local col8 ref" href="#248PredToDec1" title='PredToDec1' data-ref="248PredToDec1" data-ref-filename="248PredToDec1">PredToDec1</a>;</td></tr>
<tr><th id="1408">1408</th><td>          }</td></tr>
<tr><th id="1409">1409</th><td>        }</td></tr>
<tr><th id="1410">1410</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> == -<var>1</var>) {</td></tr>
<tr><th id="1411">1411</th><td>          <b>if</b> (<a class="local col0 ref" href="#250PredToDec2" title='PredToDec2' data-ref="250PredToDec2" data-ref-filename="250PredToDec2">PredToDec2</a>) {</td></tr>
<tr><th id="1412">1412</th><td>            <a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a>--;</td></tr>
<tr><th id="1413">1413</th><td>            <a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a> = <a class="local col0 ref" href="#250PredToDec2" title='PredToDec2' data-ref="250PredToDec2" data-ref-filename="250PredToDec2">PredToDec2</a>;</td></tr>
<tr><th id="1414">1414</th><td>          }</td></tr>
<tr><th id="1415">1415</th><td>          <b>else</b> <b>if</b> (<a class="local col7 ref" href="#247PredToInc1" title='PredToInc1' data-ref="247PredToInc1" data-ref-filename="247PredToInc1">PredToInc1</a>) {</td></tr>
<tr><th id="1416">1416</th><td>            <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>++;</td></tr>
<tr><th id="1417">1417</th><td>            <a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a> = <a class="local col7 ref" href="#247PredToInc1" title='PredToInc1' data-ref="247PredToInc1" data-ref-filename="247PredToInc1">PredToInc1</a>;</td></tr>
<tr><th id="1418">1418</th><td>          }</td></tr>
<tr><th id="1419">1419</th><td>        }</td></tr>
<tr><th id="1420">1420</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#246Diff" title='Diff' data-ref="246Diff" data-ref-filename="246Diff">Diff</a> == -<var>2</var>) {</td></tr>
<tr><th id="1421">1421</th><td>          <b>if</b> (<a class="local col0 ref" href="#250PredToDec2" title='PredToDec2' data-ref="250PredToDec2" data-ref-filename="250PredToDec2">PredToDec2</a> &amp;&amp; <a class="local col7 ref" href="#247PredToInc1" title='PredToInc1' data-ref="247PredToInc1" data-ref-filename="247PredToInc1">PredToInc1</a>) {</td></tr>
<tr><th id="1422">1422</th><td>            <a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a> = <a class="local col0 ref" href="#250PredToDec2" title='PredToDec2' data-ref="250PredToDec2" data-ref-filename="250PredToDec2">PredToDec2</a>;</td></tr>
<tr><th id="1423">1423</th><td>            <a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a> = <a class="local col7 ref" href="#247PredToInc1" title='PredToInc1' data-ref="247PredToInc1" data-ref-filename="247PredToInc1">PredToInc1</a>;</td></tr>
<tr><th id="1424">1424</th><td>            <a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a>--;</td></tr>
<tr><th id="1425">1425</th><td>            <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>++;</td></tr>
<tr><th id="1426">1426</th><td>          }</td></tr>
<tr><th id="1427">1427</th><td>        }</td></tr>
<tr><th id="1428">1428</th><td>      }</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>      <i>// We cannot merge two compares if the immediates are not same.</i></td></tr>
<tr><th id="1431">1431</th><td>      <b>if</b> (<a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a> != <a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>)</td></tr>
<tr><th id="1432">1432</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1433">1433</th><td>    }</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimize two pairs of compare and branch:\n"</q>);</td></tr>
<tr><th id="1436">1436</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CMPI1-&gt;dump());</td></tr>
<tr><th id="1437">1437</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(BI1-&gt;dump());</td></tr>
<tr><th id="1438">1438</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CMPI2-&gt;dump());</td></tr>
<tr><th id="1439">1439</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(BI2-&gt;dump());</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>    <i>// We adjust opcode, predicates and immediate as we determined above.</i></td></tr>
<tr><th id="1442">1442</th><td>    <b>if</b> (<a class="local col8 ref" href="#228NewOpCode" title='NewOpCode' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#228NewOpCode" title='NewOpCode' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</a> != <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1443">1443</th><td>      <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#228NewOpCode" title='NewOpCode' data-ref="228NewOpCode" data-ref-filename="228NewOpCode">NewOpCode</a>));</td></tr>
<tr><th id="1444">1444</th><td>    }</td></tr>
<tr><th id="1445">1445</th><td>    <b>if</b> (<a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a>) {</td></tr>
<tr><th id="1446">1446</th><td>      <a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#229NewPredicate1" title='NewPredicate1' data-ref="229NewPredicate1" data-ref-filename="229NewPredicate1">NewPredicate1</a>);</td></tr>
<tr><th id="1447">1447</th><td>    }</td></tr>
<tr><th id="1448">1448</th><td>    <b>if</b> (<a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a>) {</td></tr>
<tr><th id="1449">1449</th><td>      <a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#230NewPredicate2" title='NewPredicate2' data-ref="230NewPredicate2" data-ref-filename="230NewPredicate2">NewPredicate2</a>);</td></tr>
<tr><th id="1450">1450</th><td>    }</td></tr>
<tr><th id="1451">1451</th><td>    <b>if</b> (<a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a> != <a class="local col1 ref" href="#231Imm1" title='Imm1' data-ref="231Imm1" data-ref-filename="231Imm1">Imm1</a>) {</td></tr>
<tr><th id="1452">1452</th><td>      <a class="local col4 ref" href="#224CMPI1" title='CMPI1' data-ref="224CMPI1" data-ref-filename="224CMPI1">CMPI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#232NewImm1" title='NewImm1' data-ref="232NewImm1" data-ref-filename="232NewImm1">NewImm1</a>);</td></tr>
<tr><th id="1453">1453</th><td>    }</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>    <b>if</b> (<a class="local col7 ref" href="#227IsPartiallyRedundant" title='IsPartiallyRedundant' data-ref="227IsPartiallyRedundant" data-ref-filename="227IsPartiallyRedundant">IsPartiallyRedundant</a>) {</td></tr>
<tr><th id="1456">1456</th><td>      <i>// We touch up the compare instruction in MBB2 and move it to</i></td></tr>
<tr><th id="1457">1457</th><td><i>      // a previous BB to handle partially redundant case.</i></td></tr>
<tr><th id="1458">1458</th><td>      <b>if</b> (<a class="local col5 ref" href="#235SwapOperands" title='SwapOperands' data-ref="235SwapOperands" data-ref-filename="235SwapOperands">SwapOperands</a>) {</td></tr>
<tr><th id="1459">1459</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="251Op1" title='Op1' data-type='llvm::Register' data-ref="251Op1" data-ref-filename="251Op1">Op1</dfn> = <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1460">1460</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252Op2" title='Op2' data-type='llvm::Register' data-ref="252Op2" data-ref-filename="252Op2">Op2</dfn> = <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1461">1461</th><td>        <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#252Op2" title='Op2' data-ref="252Op2" data-ref-filename="252Op2">Op2</a>);</td></tr>
<tr><th id="1462">1462</th><td>        <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#251Op1" title='Op1' data-ref="251Op1" data-ref-filename="251Op1">Op1</a>);</td></tr>
<tr><th id="1463">1463</th><td>      }</td></tr>
<tr><th id="1464">1464</th><td>      <b>if</b> (<a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a> != <a class="local col3 ref" href="#233Imm2" title='Imm2' data-ref="233Imm2" data-ref-filename="233Imm2">Imm2</a>)</td></tr>
<tr><th id="1465">1465</th><td>        <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#234NewImm2" title='NewImm2' data-ref="234NewImm2" data-ref-filename="234NewImm2">NewImm2</a>);</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>      <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="253I" title='I' data-type='int' data-ref="253I" data-ref-filename="253I">I</dfn> = <var>1</var>; <a class="local col3 ref" href="#253I" title='I' data-ref="253I" data-ref-filename="253I">I</a> &lt;= <var>2</var>; <a class="local col3 ref" href="#253I" title='I' data-ref="253I" data-ref-filename="253I">I</a>++) {</td></tr>
<tr><th id="1468">1468</th><td>        <b>if</b> (<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#253I" title='I' data-ref="253I" data-ref-filename="253I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1469">1469</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="254Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="254Inst" data-ref-filename="254Inst">Inst</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#253I" title='I' data-ref="253I" data-ref-filename="253I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1470">1470</th><td>          <b>if</b> (<a class="local col4 ref" href="#254Inst" title='Inst' data-ref="254Inst" data-ref-filename="254Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>)</td></tr>
<tr><th id="1471">1471</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst-&gt;getOpcode() == PPC::PHI &amp;&amp;</td></tr>
<tr><th id="1474">1474</th><td>                 <q>"We cannot support if an operand comes from this BB."</q>);</td></tr>
<tr><th id="1475">1475</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="255SrcReg" title='SrcReg' data-type='unsigned int' data-ref="255SrcReg" data-ref-filename="255SrcReg">SrcReg</dfn> = <a class="tu ref fn" href="#_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_122getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</a>(<a class="local col4 ref" href="#254Inst" title='Inst' data-ref="254Inst" data-ref-filename="254Inst">Inst</a>, <a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a>);</td></tr>
<tr><th id="1476">1476</th><td>          <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#253I" title='I' data-ref="253I" data-ref-filename="253I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#255SrcReg" title='SrcReg' data-ref="255SrcReg" data-ref-filename="255SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1477">1477</th><td>        }</td></tr>
<tr><th id="1478">1478</th><td>      }</td></tr>
<tr><th id="1479">1479</th><td>      <em>auto</em> <dfn class="local col6 decl" id="256I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="256I" data-ref-filename="256I">I</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_">(</a><a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="1480">1480</th><td>      <a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256I" title='I' data-ref="256I" data-ref-filename="256I">I</a>, &amp;<a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>));</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="257DL" title='DL' data-type='llvm::DebugLoc' data-ref="257DL" data-ref-filename="257DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1483">1483</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="258NewVReg" title='NewVReg' data-type='llvm::Register' data-ref="258NewVReg" data-ref-filename="258NewVReg">NewVReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>);</td></tr>
<tr><th id="1484">1484</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a></span>, <a class="local col0 ref" href="#220MBB2" title='MBB2' data-ref="220MBB2" data-ref-filename="220MBB2">MBB2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col7 ref" href="#257DL" title='DL' data-ref="257DL" data-ref-filename="257DL">DL</a>,</td></tr>
<tr><th id="1485">1485</th><td>              <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258NewVReg" title='NewVReg' data-ref="258NewVReg" data-ref-filename="258NewVReg">NewVReg</a>)</td></tr>
<tr><th id="1486">1486</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#221MBB1" title='MBB1' data-ref="221MBB1" data-ref-filename="221MBB1">MBB1</a>)</td></tr>
<tr><th id="1487">1487</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#222MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="222MBBtoMoveCmp" data-ref-filename="222MBBtoMoveCmp">MBBtoMoveCmp</a>);</td></tr>
<tr><th id="1488">1488</th><td>      <a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#258NewVReg" title='NewVReg' data-ref="258NewVReg" data-ref-filename="258NewVReg">NewVReg</a>);</td></tr>
<tr><th id="1489">1489</th><td>    }</td></tr>
<tr><th id="1490">1490</th><td>    <b>else</b> {</td></tr>
<tr><th id="1491">1491</th><td>      <i>// We finally eliminate compare instruction in MBB2.</i></td></tr>
<tr><th id="1492">1492</th><td>      <a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1493">1493</th><td>      <a class="local col6 ref" href="#226CMPI2" title='CMPI2' data-ref="226CMPI2" data-ref-filename="226CMPI2">CMPI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1494">1494</th><td>    }</td></tr>
<tr><th id="1495">1495</th><td>    <a class="local col5 ref" href="#225BI2" title='BI2' data-ref="225BI2" data-ref-filename="225BI2">BI2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1496">1496</th><td>    <a class="local col3 ref" href="#223BI1" title='BI1' data-ref="223BI1" data-ref-filename="223BI1">BI1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"into a compare and two branches:\n"</q>);</td></tr>
<tr><th id="1499">1499</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CMPI1-&gt;dump());</td></tr>
<tr><th id="1500">1500</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(BI1-&gt;dump());</td></tr>
<tr><th id="1501">1501</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(BI2-&gt;dump());</td></tr>
<tr><th id="1502">1502</th><td>    <b>if</b> (<a class="local col7 ref" href="#227IsPartiallyRedundant" title='IsPartiallyRedundant' data-ref="227IsPartiallyRedundant" data-ref-filename="227IsPartiallyRedundant">IsPartiallyRedundant</a>) {</td></tr>
<tr><th id="1503">1503</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"The following compare is moved into "</q></td></tr>
<tr><th id="1504">1504</th><td>                        &lt;&lt; printMBBReference(*MBBtoMoveCmp)</td></tr>
<tr><th id="1505">1505</th><td>                        &lt;&lt; <q>" to handle partial redundancy.\n"</q>);</td></tr>
<tr><th id="1506">1506</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CMPI2-&gt;dump());</td></tr>
<tr><th id="1507">1507</th><td>    }</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>    <a class="local col9 ref" href="#219Simplified" title='Simplified' data-ref="219Simplified" data-ref-filename="219Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="1510">1510</th><td>  }</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <b>return</b> <a class="local col9 ref" href="#219Simplified" title='Simplified' data-ref="219Simplified" data-ref-filename="219Simplified">Simplified</a>;</td></tr>
<tr><th id="1513">1513</th><td>}</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">// We miss the opportunity to emit an RLDIC when lowering jump tables</i></td></tr>
<tr><th id="1516">1516</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">// since ISEL sees only a single basic block. When selecting, the clear</i></td></tr>
<tr><th id="1517">1517</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">// and shift left will be in different blocks.</i></td></tr>
<tr><th id="1518">1518</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCMIPeephole::emitRLDICWhenLoweringJumpTables' data-type='bool (anonymous namespace)::PPCMIPeephole::emitRLDICWhenLoweringJumpTables(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE">emitRLDICWhenLoweringJumpTables</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="259MI" data-ref-filename="259MI">MI</dfn>) {</td></tr>
<tr><th id="1519">1519</th><td>  <b>if</b> (<a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR" title='llvm::PPC::RLDICR' data-ref="llvm::PPC::RLDICR" data-ref-filename="llvm..PPC..RLDICR">RLDICR</a>)</td></tr>
<tr><th id="1520">1520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="260SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="260SrcReg" data-ref-filename="260SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1523">1523</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#260SrcReg" title='SrcReg' data-ref="260SrcReg" data-ref-filename="260SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="261SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#260SrcReg" title='SrcReg' data-ref="260SrcReg" data-ref-filename="260SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1527">1527</th><td>  <b>if</b> (<a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a>)</td></tr>
<tr><th id="1528">1528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="262MOpSHSrc" title='MOpSHSrc' data-type='llvm::MachineOperand' data-ref="262MOpSHSrc" data-ref-filename="262MOpSHSrc">MOpSHSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1531">1531</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="263MOpMBSrc" title='MOpMBSrc' data-type='llvm::MachineOperand' data-ref="263MOpMBSrc" data-ref-filename="263MOpMBSrc">MOpMBSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1532">1532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="264MOpSHMI" title='MOpSHMI' data-type='llvm::MachineOperand' data-ref="264MOpSHMI" data-ref-filename="264MOpSHMI">MOpSHMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1533">1533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="265MOpMEMI" title='MOpMEMI' data-type='llvm::MachineOperand' data-ref="265MOpMEMI" data-ref-filename="265MOpMEMI">MOpMEMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1534">1534</th><td>  <b>if</b> (!(<a class="local col2 ref" href="#262MOpSHSrc" title='MOpSHSrc' data-ref="262MOpSHSrc" data-ref-filename="262MOpSHSrc">MOpSHSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col3 ref" href="#263MOpMBSrc" title='MOpMBSrc' data-ref="263MOpMBSrc" data-ref-filename="263MOpMBSrc">MOpMBSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#264MOpSHMI" title='MOpSHMI' data-ref="264MOpSHMI" data-ref-filename="264MOpSHMI">MOpSHMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1535">1535</th><td>        <a class="local col5 ref" href="#265MOpMEMI" title='MOpMEMI' data-ref="265MOpMEMI" data-ref-filename="265MOpMEMI">MOpMEMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()))</td></tr>
<tr><th id="1536">1536</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="266SHSrc" title='SHSrc' data-type='uint64_t' data-ref="266SHSrc" data-ref-filename="266SHSrc">SHSrc</dfn> = <a class="local col2 ref" href="#262MOpSHSrc" title='MOpSHSrc' data-ref="262MOpSHSrc" data-ref-filename="262MOpSHSrc">MOpSHSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1539">1539</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="267MBSrc" title='MBSrc' data-type='uint64_t' data-ref="267MBSrc" data-ref-filename="267MBSrc">MBSrc</dfn> = <a class="local col3 ref" href="#263MOpMBSrc" title='MOpMBSrc' data-ref="263MOpMBSrc" data-ref-filename="263MOpMBSrc">MOpMBSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1540">1540</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="268SHMI" title='SHMI' data-type='uint64_t' data-ref="268SHMI" data-ref-filename="268SHMI">SHMI</dfn> = <a class="local col4 ref" href="#264MOpSHMI" title='MOpSHMI' data-ref="264MOpSHMI" data-ref-filename="264MOpSHMI">MOpSHMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1541">1541</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="269MEMI" title='MEMI' data-type='uint64_t' data-ref="269MEMI" data-ref-filename="269MEMI">MEMI</dfn> = <a class="local col5 ref" href="#265MOpMEMI" title='MOpMEMI' data-ref="265MOpMEMI" data-ref-filename="265MOpMEMI">MOpMEMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1542">1542</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="270NewSH" title='NewSH' data-type='uint64_t' data-ref="270NewSH" data-ref-filename="270NewSH">NewSH</dfn> = <a class="local col6 ref" href="#266SHSrc" title='SHSrc' data-ref="266SHSrc" data-ref-filename="266SHSrc">SHSrc</a> + <a class="local col8 ref" href="#268SHMI" title='SHMI' data-ref="268SHMI" data-ref-filename="268SHMI">SHMI</a>;</td></tr>
<tr><th id="1543">1543</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="271NewMB" title='NewMB' data-type='uint64_t' data-ref="271NewMB" data-ref-filename="271NewMB">NewMB</dfn> = <a class="local col7 ref" href="#267MBSrc" title='MBSrc' data-ref="267MBSrc" data-ref-filename="267MBSrc">MBSrc</a> - <a class="local col8 ref" href="#268SHMI" title='SHMI' data-ref="268SHMI" data-ref-filename="268SHMI">SHMI</a>;</td></tr>
<tr><th id="1544">1544</th><td>  <b>if</b> (<a class="local col1 ref" href="#271NewMB" title='NewMB' data-ref="271NewMB" data-ref-filename="271NewMB">NewMB</a> &gt; <var>63</var> || <a class="local col0 ref" href="#270NewSH" title='NewSH' data-ref="270NewSH" data-ref-filename="270NewSH">NewSH</a> &gt; <var>63</var>)</td></tr>
<tr><th id="1545">1545</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <i>// The bits cleared with RLDICL are [0, MBSrc).</i></td></tr>
<tr><th id="1548">1548</th><td><i>  // The bits cleared with RLDICR are (MEMI, 63].</i></td></tr>
<tr><th id="1549">1549</th><td><i>  // After the sequence, the bits cleared are:</i></td></tr>
<tr><th id="1550">1550</th><td><i>  // [0, MBSrc-SHMI) and (MEMI, 63).</i></td></tr>
<tr><th id="1551">1551</th><td><i>  //</i></td></tr>
<tr><th id="1552">1552</th><td><i>  // The bits cleared with RLDIC are [0, NewMB) and (63-NewSH, 63].</i></td></tr>
<tr><th id="1553">1553</th><td>  <b>if</b> ((<var>63</var> - <a class="local col0 ref" href="#270NewSH" title='NewSH' data-ref="270NewSH" data-ref-filename="270NewSH">NewSH</a>) != <a class="local col9 ref" href="#269MEMI" title='MEMI' data-ref="269MEMI" data-ref-filename="269MEMI">MEMI</a>)</td></tr>
<tr><th id="1554">1554</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Converting pair: "</q>);</td></tr>
<tr><th id="1557">1557</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="1558">1558</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>  <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDIC" title='llvm::PPC::RLDIC' data-ref="llvm::PPC::RLDIC" data-ref-filename="llvm..PPC..RLDIC">RLDIC</a>));</td></tr>
<tr><th id="1561">1561</th><td>  <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1562">1562</th><td>  <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#270NewSH" title='NewSH' data-ref="270NewSH" data-ref-filename="270NewSH">NewSH</a>);</td></tr>
<tr><th id="1563">1563</th><td>  <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#271NewMB" title='NewMB' data-ref="271NewMB" data-ref-filename="271NewMB">NewMB</a>);</td></tr>
<tr><th id="1564">1564</th><td>  <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="1565">1565</th><td>  <a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To: "</q>);</td></tr>
<tr><th id="1568">1568</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="1569">1569</th><td>  <a class="ref" href="#56" title='NumRotatesCollapsed' data-ref="NumRotatesCollapsed" data-ref-filename="NumRotatesCollapsed">NumRotatesCollapsed</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="1570">1570</th><td>  <i>// If SrcReg has no non-debug use it's safe to delete its def SrcMI.</i></td></tr>
<tr><th id="1571">1571</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#260SrcReg" title='SrcReg' data-ref="260SrcReg" data-ref-filename="260SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1572">1572</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SrcMI-&gt;hasImplicitDef() &amp;&amp;</td></tr>
<tr><th id="1573">1573</th><td>           <q>"Not expecting an implicit def with this instr."</q>);</td></tr>
<tr><th id="1574">1574</th><td>    <a class="local col1 ref" href="#261SrcMI" title='SrcMI' data-ref="261SrcMI" data-ref-filename="261SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1575">1575</th><td>  }</td></tr>
<tr><th id="1576">1576</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1577">1577</th><td>}</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// For case in LLVM IR</i></td></tr>
<tr><th id="1580">1580</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// entry:</i></td></tr>
<tr><th id="1581">1581</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">//   %iconv = sext i32 %index to i64</i></td></tr>
<tr><th id="1582">1582</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">//   br i1 undef label %true, label %false</i></td></tr>
<tr><th id="1583">1583</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// true:</i></td></tr>
<tr><th id="1584">1584</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">//   %ptr = getelementptr inbounds i32, i32* null, i64 %iconv</i></td></tr>
<tr><th id="1585">1585</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// ...</i></td></tr>
<tr><th id="1586">1586</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// PPCISelLowering::combineSHL fails to combine, because sext and shl are in</i></td></tr>
<tr><th id="1587">1587</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// different BBs when conducting instruction selection. We can do a peephole</i></td></tr>
<tr><th id="1588">1588</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// optimization to combine these two instructions into extswsli after</i></td></tr>
<tr><th id="1589">1589</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">// instruction selection.</i></td></tr>
<tr><th id="1590">1590</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::PPCMIPeephole::combineSEXTAndSHL' data-type='bool (anonymous namespace)::PPCMIPeephole::combineSEXTAndSHL(llvm::MachineInstr &amp; MI, llvm::MachineInstr *&amp; ToErase)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_">combineSEXTAndSHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="272MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="272MI" data-ref-filename="272MI">MI</dfn>,</td></tr>
<tr><th id="1591">1591</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col3 decl" id="273ToErase" title='ToErase' data-type='llvm::MachineInstr *&amp;' data-ref="273ToErase" data-ref-filename="273ToErase">ToErase</dfn>) {</td></tr>
<tr><th id="1592">1592</th><td>  <b>if</b> (<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR" title='llvm::PPC::RLDICR' data-ref="llvm::PPC::RLDICR" data-ref-filename="llvm..PPC..RLDICR">RLDICR</a>)</td></tr>
<tr><th id="1593">1593</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isISA3_0Ev" title='llvm::PPCSubtarget::isISA3_0' data-ref="_ZNK4llvm12PPCSubtarget8isISA3_0Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget8isISA3_0Ev">isISA3_0</a>())</td></tr>
<tr><th id="1596">1596</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() == <var>4</var> &amp;&amp; <q>"RLDICR should have 4 operands"</q>);</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="274MOpSHMI" title='MOpSHMI' data-type='llvm::MachineOperand' data-ref="274MOpSHMI" data-ref-filename="274MOpSHMI">MOpSHMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1601">1601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="275MOpMEMI" title='MOpMEMI' data-type='llvm::MachineOperand' data-ref="275MOpMEMI" data-ref-filename="275MOpMEMI">MOpMEMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1602">1602</th><td>  <b>if</b> (!(<a class="local col4 ref" href="#274MOpSHMI" title='MOpSHMI' data-ref="274MOpSHMI" data-ref-filename="274MOpSHMI">MOpSHMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#275MOpMEMI" title='MOpMEMI' data-ref="275MOpMEMI" data-ref-filename="275MOpMEMI">MOpMEMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()))</td></tr>
<tr><th id="1603">1603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="276SHMI" title='SHMI' data-type='uint64_t' data-ref="276SHMI" data-ref-filename="276SHMI">SHMI</dfn> = <a class="local col4 ref" href="#274MOpSHMI" title='MOpSHMI' data-ref="274MOpSHMI" data-ref-filename="274MOpSHMI">MOpSHMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1606">1606</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="277MEMI" title='MEMI' data-type='uint64_t' data-ref="277MEMI" data-ref-filename="277MEMI">MEMI</dfn> = <a class="local col5 ref" href="#275MOpMEMI" title='MOpMEMI' data-ref="275MOpMEMI" data-ref-filename="275MOpMEMI">MOpMEMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1607">1607</th><td>  <b>if</b> (<a class="local col6 ref" href="#276SHMI" title='SHMI' data-ref="276SHMI" data-ref-filename="276SHMI">SHMI</a> + <a class="local col7 ref" href="#277MEMI" title='MEMI' data-ref="277MEMI" data-ref-filename="277MEMI">MEMI</a> != <var>63</var>)</td></tr>
<tr><th id="1608">1608</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="278SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="278SrcReg" data-ref-filename="278SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#278SrcReg" title='SrcReg' data-ref="278SrcReg" data-ref-filename="278SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1612">1612</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="279SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#278SrcReg" title='SrcReg' data-ref="278SrcReg" data-ref-filename="278SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1615">1615</th><td>  <b>if</b> (<a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a> &amp;&amp;</td></tr>
<tr><th id="1616">1616</th><td>      <a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a>)</td></tr>
<tr><th id="1617">1617</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>  <i>// If the register defined by extsw has more than one use, combination is not</i></td></tr>
<tr><th id="1620">1620</th><td><i>  // needed.</i></td></tr>
<tr><th id="1621">1621</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#278SrcReg" title='SrcReg' data-ref="278SrcReg" data-ref-filename="278SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1622">1622</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcMI-&gt;getNumOperands() == <var>2</var> &amp;&amp; <q>"EXTSW should have 2 operands"</q>);</td></tr>
<tr><th id="1625">1625</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcMI-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1626">1626</th><td>         <q>"EXTSW's second operand should be a register"</q>);</td></tr>
<tr><th id="1627">1627</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1628">1628</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Combining pair: "</q>);</td></tr>
<tr><th id="1631">1631</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="1632">1632</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="280NewInstr" title='NewInstr' data-type='llvm::MachineInstr *' data-ref="280NewInstr" data-ref-filename="280NewInstr">NewInstr</dfn> =</td></tr>
<tr><th id="1635">1635</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, &amp;<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>, <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1636">1636</th><td>              <a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a> ? <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSWSLI" title='llvm::PPC::EXTSWSLI' data-ref="llvm::PPC::EXTSWSLI" data-ref-filename="llvm..PPC..EXTSWSLI">EXTSWSLI</a>)</td></tr>
<tr><th id="1637">1637</th><td>                                               : <a class="tu member field" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSWSLI_32_64" title='llvm::PPC::EXTSWSLI_32_64' data-ref="llvm::PPC::EXTSWSLI_32_64" data-ref-filename="llvm..PPC..EXTSWSLI_32_64">EXTSWSLI_32_64</a>),</td></tr>
<tr><th id="1638">1638</th><td>              <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1639">1639</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1640">1640</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#274MOpSHMI" title='MOpSHMI' data-ref="274MOpSHMI" data-ref-filename="274MOpSHMI">MOpSHMI</a>);</td></tr>
<tr><th id="1641">1641</th><td>  (<em>void</em>)<a class="local col0 ref" href="#280NewInstr" title='NewInstr' data-ref="280NewInstr" data-ref-filename="280NewInstr">NewInstr</a>;</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"TO: "</q>);</td></tr>
<tr><th id="1644">1644</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(NewInstr-&gt;dump());</td></tr>
<tr><th id="1645">1645</th><td>  <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#58" title='NumEXTSWAndSLDICombined' data-ref="NumEXTSWAndSLDICombined" data-ref-filename="NumEXTSWAndSLDICombined">NumEXTSWAndSLDICombined</a>;</td></tr>
<tr><th id="1646">1646</th><td>  <a class="local col3 ref" href="#273ToErase" title='ToErase' data-ref="273ToErase" data-ref-filename="273ToErase">ToErase</a> = &amp;<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI" data-ref-filename="272MI">MI</a>;</td></tr>
<tr><th id="1647">1647</th><td>  <i>// SrcMI, which is extsw, is of no use now, erase it.</i></td></tr>
<tr><th id="1648">1648</th><td>  <a class="local col9 ref" href="#279SrcMI" title='SrcMI' data-ref="279SrcMI" data-ref-filename="279SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1649">1649</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1650">1650</th><td>}</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>} <i>// end default namespace</i></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializePPCMIPeepholePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(PPCMIPeephole, DEBUG_TYPE,</td></tr>
<tr><th id="1655">1655</th><td>                      <q>"PowerPC MI Peephole Optimization"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1656">1656</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineBlockFrequencyInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBlockFrequencyInfo)</td></tr>
<tr><th id="1657">1657</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="1658">1658</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachinePostDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachinePostDominatorTree)</td></tr>
<tr><th id="1659">1659</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;PowerPC MI Peephole Optimization&quot;, &quot;ppc-mi-peepholes&quot;, &amp;PPCMIPeephole::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCMIPeephole&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCMIPeepholePassFlag; void llvm::initializePPCMIPeepholePass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCMIPeepholePassFlag, initializePPCMIPeepholePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>, <a class="macro" href="#40" title="&quot;ppc-mi-peepholes&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="1660">1660</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC MI Peephole Optimization"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCMIPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCMIPeephole..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1663">1663</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="1664">1664</th><td><span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm23createPPCMIPeepholePassEv" title='llvm::createPPCMIPeepholePass' data-ref="_ZN4llvm23createPPCMIPeepholePassEv" data-ref-filename="_ZN4llvm23createPPCMIPeepholePassEv">createPPCMIPeepholePass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole" data-ref-filename="(anonymousnamespace)..PPCMIPeephole">PPCMIPeephole</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" title='(anonymous namespace)::PPCMIPeephole::PPCMIPeephole' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev">(</a>); }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>