```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
);

    assign out = (~a & b & ~d) | (c & ~d) | (b & c); 

endmodule
```