Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 23 23:04:54 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Hangman_timing_summary_routed.rpt -pb Top_Level_Hangman_timing_summary_routed.pb -rpx Top_Level_Hangman_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Hangman
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.822       -2.571                      4                 4155        0.071        0.000                      0                 4155        3.500        0.000                       0                  1474  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.822       -2.571                      4                 4130        0.071        0.000                      0                 4130        3.500        0.000                       0                  1474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.790        0.000                      0                   25        1.423        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation       -2.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 INST_LCD/seq_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/data_wr_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.530ns (29.076%)  route 6.171ns (70.924%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.651     5.285    INST_LCD/clk_IBUF_BUFG
    SLICE_X25Y62         FDRE                                         r  INST_LCD/seq_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  INST_LCD/seq_cntr_reg[10]/Q
                         net (fo=6, routed)           0.672     6.413    INST_LCD/seq_cntr_reg_n_0_[10]
    SLICE_X23Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  INST_LCD/data_wr_sig[7]_i_70/O
                         net (fo=1, routed)           0.959     7.496    INST_LCD/data_wr_sig[7]_i_70_n_0
    SLICE_X20Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.620 f  INST_LCD/data_wr_sig[7]_i_28/O
                         net (fo=4, routed)           0.511     8.131    INST_LCD/data_wr_sig[7]_i_28_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.255 r  INST_LCD/data_wr_sig[7]_i_75/O
                         net (fo=71, routed)          0.515     8.771    INST_LCD/data_wr_sig[7]_i_75_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.895 r  INST_LCD/data_wr_sig[7]_i_86/O
                         net (fo=4, routed)           0.493     9.388    INST_LCD/data_wr_sig[7]_i_86_n_0
    SLICE_X20Y59         LUT3 (Prop_lut3_I0_O)        0.124     9.512 r  INST_LCD/data_wr_sig[7]_i_134/O
                         net (fo=64, routed)          1.146    10.658    INST_LCD/data_wr_sig[7]_i_134_n_0
    SLICE_X16Y49         MUXF8 (Prop_muxf8_S_O)       0.283    10.941 r  INST_LCD/data_wr_sig_reg[6]_i_58/O
                         net (fo=1, routed)           0.932    11.873    INST_LCD/data_wr_sig_reg[6]_i_58_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.319    12.192 r  INST_LCD/data_wr_sig[6]_i_31/O
                         net (fo=1, routed)           0.000    12.192    INST_LCD/data_wr_sig[6]_i_31_n_0
    SLICE_X15Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    12.409 r  INST_LCD/data_wr_sig_reg[6]_i_13/O
                         net (fo=1, routed)           0.595    13.004    INST_LCD/data_wr_sig_reg[6]_i_13_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I2_O)        0.299    13.303 r  INST_LCD/data_wr_sig[6]_i_5/O
                         net (fo=1, routed)           0.348    13.650    INST_LCD/data_wr_sig[6]_i_5_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.774 r  INST_LCD/data_wr_sig[6]_i_2/O
                         net (fo=1, routed)           0.000    13.774    INST_LCD/data_wr_sig[6]_i_2_n_0
    SLICE_X14Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    13.986 r  INST_LCD/data_wr_sig_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.986    INST_LCD/data_wr_sig1_in[6]
    SLICE_X14Y53         FDRE                                         r  INST_LCD/data_wr_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.488    12.846    INST_LCD/clk_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  INST_LCD/data_wr_sig_reg[6]/C
                         clock pessimism              0.290    13.136    
                         clock uncertainty           -0.035    13.101    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.064    13.165    INST_LCD/data_wr_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.746ns  (required time - arrival time)
  Source:                 INST_LCD/seq_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/data_wr_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 2.579ns (29.902%)  route 6.046ns (70.098%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.651     5.285    INST_LCD/clk_IBUF_BUFG
    SLICE_X25Y62         FDRE                                         r  INST_LCD/seq_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  INST_LCD/seq_cntr_reg[10]/Q
                         net (fo=6, routed)           0.672     6.413    INST_LCD/seq_cntr_reg_n_0_[10]
    SLICE_X23Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  INST_LCD/data_wr_sig[7]_i_70/O
                         net (fo=1, routed)           0.959     7.496    INST_LCD/data_wr_sig[7]_i_70_n_0
    SLICE_X20Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.620 f  INST_LCD/data_wr_sig[7]_i_28/O
                         net (fo=4, routed)           0.511     8.131    INST_LCD/data_wr_sig[7]_i_28_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.255 r  INST_LCD/data_wr_sig[7]_i_75/O
                         net (fo=71, routed)          0.892     9.148    INST_LCD/data_wr_sig[7]_i_75_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.272 r  INST_LCD/data_wr_sig[7]_i_58/O
                         net (fo=5, routed)           0.195     9.467    INST_LCD/data_wr_sig[7]_i_58_n_0
    SLICE_X20Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.591 r  INST_LCD/data_wr_sig[7]_i_128/O
                         net (fo=24, routed)          1.119    10.709    INST_LCD/data_wr_sig[7]_i_128_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_S_O)       0.273    10.982 r  INST_LCD/data_wr_sig_reg[7]_i_104/O
                         net (fo=1, routed)           0.664    11.646    INST_LCD/data_wr_sig_reg[7]_i_104_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I3_O)        0.316    11.962 r  INST_LCD/data_wr_sig[7]_i_57/O
                         net (fo=1, routed)           0.000    11.962    INST_LCD/data_wr_sig[7]_i_57_n_0
    SLICE_X12Y54         MUXF7 (Prop_muxf7_I1_O)      0.247    12.209 r  INST_LCD/data_wr_sig_reg[7]_i_21/O
                         net (fo=1, routed)           0.578    12.787    INST_LCD/data_wr_sig_reg[7]_i_21_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.298    13.085 r  INST_LCD/data_wr_sig[7]_i_9/O
                         net (fo=1, routed)           0.456    13.541    INST_LCD/data_wr_sig[7]_i_9_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.665 r  INST_LCD/data_wr_sig[7]_i_5/O
                         net (fo=1, routed)           0.000    13.665    INST_LCD/iData[7]
    SLICE_X14Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    13.910 r  INST_LCD/data_wr_sig_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    13.910    INST_LCD/data_wr_sig1_in[7]
    SLICE_X14Y53         FDRE                                         r  INST_LCD/data_wr_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.488    12.846    INST_LCD/clk_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  INST_LCD/data_wr_sig_reg[7]/C
                         clock pessimism              0.290    13.136    
                         clock uncertainty           -0.035    13.101    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.064    13.165    INST_LCD/data_wr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 INST_LCD/seq_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/data_wr_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 2.681ns (31.276%)  route 5.891ns (68.724%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 12.839 - 8.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.654     5.288    INST_LCD/clk_IBUF_BUFG
    SLICE_X21Y63         FDRE                                         r  INST_LCD/seq_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.419     5.707 f  INST_LCD/seq_cntr_reg[1]/Q
                         net (fo=12, routed)          0.648     6.355    INST_LCD/seq_cntr_reg_n_0_[1]
    SLICE_X19Y63         LUT2 (Prop_lut2_I1_O)        0.296     6.651 f  INST_LCD/data_wr_sig[7]_i_115/O
                         net (fo=2, routed)           0.653     7.304    INST_LCD/data_wr_sig[7]_i_115_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  INST_LCD/data_wr_sig[7]_i_73/O
                         net (fo=1, routed)           0.761     8.189    INST_LCD/data_wr_sig[7]_i_73_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  INST_LCD/data_wr_sig[7]_i_29/O
                         net (fo=36, routed)          0.535     8.848    INST_LCD/data_wr_sig[7]_i_29_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  INST_LCD/data_wr_sig[7]_i_86/O
                         net (fo=4, routed)           0.493     9.466    INST_LCD/data_wr_sig[7]_i_86_n_0
    SLICE_X20Y59         LUT3 (Prop_lut3_I0_O)        0.124     9.590 r  INST_LCD/data_wr_sig[7]_i_134/O
                         net (fo=64, routed)          0.955    10.544    INST_LCD/data_wr_sig[7]_i_134_n_0
    SLICE_X27Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.817 r  INST_LCD/data_wr_sig_reg[5]_i_71/O
                         net (fo=1, routed)           0.998    11.815    INST_LCD/data_wr_sig_reg[5]_i_71_n_0
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.316    12.131 r  INST_LCD/data_wr_sig[5]_i_42/O
                         net (fo=1, routed)           0.000    12.131    INST_LCD/data_wr_sig[5]_i_42_n_0
    SLICE_X26Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    12.376 r  INST_LCD/data_wr_sig_reg[5]_i_18/O
                         net (fo=1, routed)           0.543    12.918    INST_LCD/data_wr_sig_reg[5]_i_18_n_0
    SLICE_X24Y56         LUT5 (Prop_lut5_I4_O)        0.298    13.216 r  INST_LCD/data_wr_sig[5]_i_7/O
                         net (fo=1, routed)           0.306    13.522    INST_LCD/data_wr_sig[5]_i_7_n_0
    SLICE_X24Y57         LUT5 (Prop_lut5_I2_O)        0.124    13.646 r  INST_LCD/data_wr_sig[5]_i_3/O
                         net (fo=1, routed)           0.000    13.646    INST_LCD/iData[5]
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I1_O)      0.214    13.860 r  INST_LCD/data_wr_sig_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.860    INST_LCD/data_wr_sig1_in[5]
    SLICE_X24Y57         FDRE                                         r  INST_LCD/data_wr_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.481    12.839    INST_LCD/clk_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  INST_LCD/data_wr_sig_reg[5]/C
                         clock pessimism              0.290    13.129    
                         clock uncertainty           -0.035    13.094    
    SLICE_X24Y57         FDRE (Setup_fdre_C_D)        0.113    13.207    INST_LCD/data_wr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 INST_LCD/seq_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/data_wr_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.527ns (30.537%)  route 5.748ns (69.463%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 12.843 - 8.000 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.651     5.285    INST_LCD/clk_IBUF_BUFG
    SLICE_X25Y62         FDRE                                         r  INST_LCD/seq_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  INST_LCD/seq_cntr_reg[10]/Q
                         net (fo=6, routed)           0.672     6.413    INST_LCD/seq_cntr_reg_n_0_[10]
    SLICE_X23Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  INST_LCD/data_wr_sig[7]_i_70/O
                         net (fo=1, routed)           0.959     7.496    INST_LCD/data_wr_sig[7]_i_70_n_0
    SLICE_X20Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.620 f  INST_LCD/data_wr_sig[7]_i_28/O
                         net (fo=4, routed)           0.511     8.131    INST_LCD/data_wr_sig[7]_i_28_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.255 r  INST_LCD/data_wr_sig[7]_i_75/O
                         net (fo=71, routed)          0.515     8.771    INST_LCD/data_wr_sig[7]_i_75_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.895 r  INST_LCD/data_wr_sig[7]_i_86/O
                         net (fo=4, routed)           0.493     9.388    INST_LCD/data_wr_sig[7]_i_86_n_0
    SLICE_X20Y59         LUT3 (Prop_lut3_I0_O)        0.124     9.512 r  INST_LCD/data_wr_sig[7]_i_134/O
                         net (fo=64, routed)          0.756    10.267    INST_LCD/data_wr_sig[7]_i_134_n_0
    SLICE_X16Y57         MUXF8 (Prop_muxf8_S_O)       0.283    10.550 r  INST_LCD/data_wr_sig_reg[4]_i_72/O
                         net (fo=1, routed)           0.942    11.493    INST_LCD/data_wr_sig_reg[4]_i_72_n_0
    SLICE_X20Y56         LUT6 (Prop_lut6_I1_O)        0.319    11.812 r  INST_LCD/data_wr_sig[4]_i_42/O
                         net (fo=1, routed)           0.000    11.812    INST_LCD/data_wr_sig[4]_i_42_n_0
    SLICE_X20Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    12.026 r  INST_LCD/data_wr_sig_reg[4]_i_18/O
                         net (fo=1, routed)           0.594    12.619    INST_LCD/data_wr_sig_reg[4]_i_18_n_0
    SLICE_X20Y57         LUT5 (Prop_lut5_I4_O)        0.297    12.916 r  INST_LCD/data_wr_sig[4]_i_7/O
                         net (fo=1, routed)           0.306    13.222    INST_LCD/data_wr_sig[4]_i_7_n_0
    SLICE_X20Y58         LUT5 (Prop_lut5_I2_O)        0.124    13.346 r  INST_LCD/data_wr_sig[4]_i_3/O
                         net (fo=1, routed)           0.000    13.346    INST_LCD/iData[4]
    SLICE_X20Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    13.560 r  INST_LCD/data_wr_sig_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.560    INST_LCD/data_wr_sig1_in[4]
    SLICE_X20Y58         FDRE                                         r  INST_LCD/data_wr_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.485    12.843    INST_LCD/clk_IBUF_BUFG
    SLICE_X20Y58         FDRE                                         r  INST_LCD/data_wr_sig_reg[4]/C
                         clock pessimism              0.290    13.133    
                         clock uncertainty           -0.035    13.098    
    SLICE_X20Y58         FDRE (Setup_fdre_C_D)        0.113    13.211    INST_LCD/data_wr_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][35][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.456ns (6.597%)  route 6.457ns (93.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[5]/Q
                         net (fo=149, routed)         6.457    12.224    rx_data_sig[5]
    SLICE_X21Y49         FDSE                                         r  LCD_BUFF_reg[0][35][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.503    12.861    clk_IBUF_BUFG
    SLICE_X21Y49         FDSE                                         r  LCD_BUFF_reg[0][35][5]/C
                         clock pessimism              0.290    13.152    
                         clock uncertainty           -0.035    13.116    
    SLICE_X21Y49         FDSE (Setup_fdse_C_D)       -0.058    13.058    LCD_BUFF_reg[0][35][5]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][101][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.456ns (6.661%)  route 6.390ns (93.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[2]/Q
                         net (fo=149, routed)         6.390    12.157    rx_data_sig[2]
    SLICE_X16Y56         FDRE                                         r  LCD_BUFF_reg[0][101][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.487    12.845    clk_IBUF_BUFG
    SLICE_X16Y56         FDRE                                         r  LCD_BUFF_reg[0][101][2]/C
                         clock pessimism              0.276    13.121    
                         clock uncertainty           -0.035    13.086    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.028    13.058    LCD_BUFF_reg[0][101][2]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][31][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.456ns (6.759%)  route 6.290ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[5]/Q
                         net (fo=149, routed)         6.290    12.058    rx_data_sig[5]
    SLICE_X19Y48         FDSE                                         r  LCD_BUFF_reg[0][31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.504    12.862    clk_IBUF_BUFG
    SLICE_X19Y48         FDSE                                         r  LCD_BUFF_reg[0][31][5]/C
                         clock pessimism              0.290    13.153    
                         clock uncertainty           -0.035    13.117    
    SLICE_X19Y48         FDSE (Setup_fdse_C_D)       -0.058    13.059    LCD_BUFF_reg[0][31][5]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][26][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.456ns (6.798%)  route 6.251ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[5]/Q
                         net (fo=149, routed)         6.251    12.019    rx_data_sig[5]
    SLICE_X20Y49         FDSE                                         r  LCD_BUFF_reg[0][26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.503    12.861    clk_IBUF_BUFG
    SLICE_X20Y49         FDSE                                         r  LCD_BUFF_reg[0][26][5]/C
                         clock pessimism              0.290    13.152    
                         clock uncertainty           -0.035    13.116    
    SLICE_X20Y49         FDSE (Setup_fdse_C_D)       -0.030    13.086    LCD_BUFF_reg[0][26][5]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][38][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.456ns (6.798%)  route 6.251ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[5]/Q
                         net (fo=149, routed)         6.251    12.019    rx_data_sig[5]
    SLICE_X20Y48         FDSE                                         r  LCD_BUFF_reg[0][38][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.503    12.861    clk_IBUF_BUFG
    SLICE_X20Y48         FDSE                                         r  LCD_BUFF_reg[0][38][5]/C
                         clock pessimism              0.290    13.152    
                         clock uncertainty           -0.035    13.116    
    SLICE_X20Y48         FDSE (Setup_fdse_C_D)       -0.028    13.088    LCD_BUFF_reg[0][38][5]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 INST_UART/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][95][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.456ns (6.884%)  route 6.169ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 12.844 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.677     5.311    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  INST_UART/rx_data_reg[5]/Q
                         net (fo=149, routed)         6.169    11.936    rx_data_sig[5]
    SLICE_X18Y58         FDSE                                         r  LCD_BUFF_reg[0][95][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.486    12.844    clk_IBUF_BUFG
    SLICE_X18Y58         FDSE                                         r  LCD_BUFF_reg[0][95][5]/C
                         clock pessimism              0.276    13.120    
                         clock uncertainty           -0.035    13.085    
    SLICE_X18Y58         FDSE (Setup_fdse_C_D)       -0.058    13.027    LCD_BUFF_reg[0][95][5]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][37][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.867%)  route 0.263ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.566     1.444    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  INST_UART/rx_data_reg[4]/Q
                         net (fo=151, routed)         0.263     1.848    rx_data_sig[4]
    SLICE_X27Y52         FDRE                                         r  LCD_BUFF_reg[0][37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.829     1.954    clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  LCD_BUFF_reg[0][37][4]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X27Y52         FDRE (Hold_fdre_C_D)         0.070     1.777    LCD_BUFF_reg[0][37][4]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][99][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.739%)  route 0.290ns (67.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[7]/Q
                         net (fo=151, routed)         0.290     1.874    rx_data_sig[7]
    SLICE_X26Y54         FDRE                                         r  LCD_BUFF_reg[0][99][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.828     1.953    clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  LCD_BUFF_reg[0][99][7]/C
                         clock pessimism             -0.247     1.706    
    SLICE_X26Y54         FDRE (Hold_fdre_C_D)         0.071     1.777    LCD_BUFF_reg[0][99][7]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][44][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.674%)  route 0.334ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[1]/Q
                         net (fo=149, routed)         0.334     1.918    rx_data_sig[1]
    SLICE_X24Y52         FDRE                                         r  LCD_BUFF_reg[0][44][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.826     1.951    clk_IBUF_BUFG
    SLICE_X24Y52         FDRE                                         r  LCD_BUFF_reg[0][44][1]/C
                         clock pessimism             -0.247     1.704    
    SLICE_X24Y52         FDRE (Hold_fdre_C_D)         0.085     1.789    LCD_BUFF_reg[0][44][1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][18][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.167%)  route 0.326ns (69.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  INST_UART/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[0]/Q
                         net (fo=148, routed)         0.326     1.910    rx_data_sig[0]
    SLICE_X27Y55         FDRE                                         r  LCD_BUFF_reg[0][18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.828     1.953    clk_IBUF_BUFG
    SLICE_X27Y55         FDRE                                         r  LCD_BUFF_reg[0][18][0]/C
                         clock pessimism             -0.247     1.706    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.070     1.776    LCD_BUFF_reg[0][18][0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][112][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.635%)  route 0.335ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[7]/Q
                         net (fo=151, routed)         0.335     1.919    rx_data_sig[7]
    SLICE_X26Y60         FDRE                                         r  LCD_BUFF_reg[0][112][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.826     1.951    clk_IBUF_BUFG
    SLICE_X26Y60         FDRE                                         r  LCD_BUFF_reg[0][112][7]/C
                         clock pessimism             -0.247     1.704    
    SLICE_X26Y60         FDRE (Hold_fdre_C_D)         0.070     1.774    LCD_BUFF_reg[0][112][7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][51][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.621%)  route 0.335ns (70.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[3]/Q
                         net (fo=149, routed)         0.335     1.919    rx_data_sig[3]
    SLICE_X23Y50         FDRE                                         r  LCD_BUFF_reg[0][51][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.826     1.951    clk_IBUF_BUFG
    SLICE_X23Y50         FDRE                                         r  LCD_BUFF_reg[0][51][3]/C
                         clock pessimism             -0.247     1.704    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.070     1.774    LCD_BUFF_reg[0][51][3]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.926%)  route 0.330ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.566     1.444    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  INST_UART/rx_data_reg[2]/Q
                         net (fo=149, routed)         0.330     1.915    rx_data_sig[2]
    SLICE_X28Y54         FDRE                                         r  LCD_BUFF_reg[0][12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.828     1.953    clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  LCD_BUFF_reg[0][12][2]/C
                         clock pessimism             -0.247     1.706    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.059     1.765    LCD_BUFF_reg[0][12][2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][45][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.658%)  route 0.334ns (70.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[6]/Q
                         net (fo=151, routed)         0.334     1.918    rx_data_sig[6]
    SLICE_X24Y51         FDRE                                         r  LCD_BUFF_reg[0][45][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.826     1.951    clk_IBUF_BUFG
    SLICE_X24Y51         FDRE                                         r  LCD_BUFF_reg[0][45][6]/C
                         clock pessimism             -0.247     1.704    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.060     1.764    LCD_BUFF_reg[0][45][6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][44][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.296%)  route 0.340ns (70.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.565     1.443    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  INST_UART/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  INST_UART/rx_data_reg[7]/Q
                         net (fo=151, routed)         0.340     1.924    rx_data_sig[7]
    SLICE_X24Y52         FDRE                                         r  LCD_BUFF_reg[0][44][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.826     1.951    clk_IBUF_BUFG
    SLICE_X24Y52         FDRE                                         r  LCD_BUFF_reg[0][44][7]/C
                         clock pessimism             -0.247     1.704    
    SLICE_X24Y52         FDRE (Hold_fdre_C_D)         0.064     1.768    LCD_BUFF_reg[0][44][7]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 INST_UART/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_BUFF_reg[0][99][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.200%)  route 0.326ns (69.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.566     1.444    INST_UART/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  INST_UART/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  INST_UART/rx_data_reg[2]/Q
                         net (fo=149, routed)         0.326     1.911    rx_data_sig[2]
    SLICE_X26Y54         FDRE                                         r  LCD_BUFF_reg[0][99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.828     1.953    clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  LCD_BUFF_reg[0][99][2]/C
                         clock pessimism             -0.247     1.706    
    SLICE_X26Y54         FDRE (Hold_fdre_C_D)         0.047     1.753    LCD_BUFF_reg[0][99][2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y20    INST_LCD/seq_cntr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y43    INST_LCD/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y43    INST_LCD/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X26Y40    INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y15    INST_PS2_Keyboard/ascii_code_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y52    LCD_BUFF_reg[0][50][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y52    LCD_BUFF_reg[0][50][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y56    LCD_BUFF_reg[0][74][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y56     LCD_BUFF_reg[0][94][0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y40    INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y40    INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y41    INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y40    INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y40    INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X27Y42    INST_LCD/inst_i2cm/bit_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.606ns (13.408%)  route 3.914ns (86.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.810     9.810    INST_LCD/inst_i2cm/SR[0]
    SLICE_X22Y35         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.493    12.851    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[6]/C
                         clock pessimism              0.391    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X22Y35         FDCE (Recov_fdce_C_CLR)     -0.607    12.600    INST_LCD/inst_i2cm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.606ns (13.408%)  route 3.914ns (86.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.810     9.810    INST_LCD/inst_i2cm/SR[0]
    SLICE_X22Y35         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.493    12.851    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[7]/C
                         clock pessimism              0.391    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X22Y35         FDCE (Recov_fdce_C_CLR)     -0.607    12.600    INST_LCD/inst_i2cm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.606ns (13.421%)  route 3.909ns (86.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.805     9.806    INST_LCD/inst_i2cm/SR[0]
    SLICE_X23Y35         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.493    12.851    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X23Y35         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[4]/C
                         clock pessimism              0.391    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X23Y35         FDCE (Recov_fdce_C_CLR)     -0.607    12.600    INST_LCD/inst_i2cm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.606ns (13.848%)  route 3.770ns (86.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.666     9.666    INST_LCD/inst_i2cm/SR[0]
    SLICE_X24Y35         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.493    12.851    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X24Y35         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[10]/C
                         clock pessimism              0.391    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X24Y35         FDCE (Recov_fdce_C_CLR)     -0.521    12.686    INST_LCD/inst_i2cm/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.606ns (14.300%)  route 3.632ns (85.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.528     9.528    INST_LCD/inst_i2cm/SR[0]
    SLICE_X24Y34         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.492    12.850    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X24Y34         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[9]/C
                         clock pessimism              0.391    13.241    
                         clock uncertainty           -0.035    13.206    
    SLICE_X24Y34         FDCE (Recov_fdce_C_CLR)     -0.563    12.643    INST_LCD/inst_i2cm/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.606ns (14.300%)  route 3.632ns (85.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.528     9.528    INST_LCD/inst_i2cm/SR[0]
    SLICE_X24Y34         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.492    12.850    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X24Y34         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[1]/C
                         clock pessimism              0.391    13.241    
                         clock uncertainty           -0.035    13.206    
    SLICE_X24Y34         FDCE (Recov_fdce_C_CLR)     -0.521    12.685    INST_LCD/inst_i2cm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.606ns (14.300%)  route 3.632ns (85.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.528     9.528    INST_LCD/inst_i2cm/SR[0]
    SLICE_X24Y34         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.492    12.850    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X24Y34         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[2]/C
                         clock pessimism              0.391    13.241    
                         clock uncertainty           -0.035    13.206    
    SLICE_X24Y34         FDCE (Recov_fdce_C_CLR)     -0.521    12.685    INST_LCD/inst_i2cm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.606ns (14.300%)  route 3.632ns (85.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.528     9.528    INST_LCD/inst_i2cm/SR[0]
    SLICE_X24Y34         FDCE                                         f  INST_LCD/inst_i2cm/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.492    12.850    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X24Y34         FDCE                                         r  INST_LCD/inst_i2cm/stretch_reg/C
                         clock pessimism              0.391    13.241    
                         clock uncertainty           -0.035    13.206    
    SLICE_X24Y34         FDCE (Recov_fdce_C_CLR)     -0.521    12.685    INST_LCD/inst_i2cm/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/busy_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.606ns (14.570%)  route 3.553ns (85.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.449     9.450    INST_LCD/inst_i2cm/SR[0]
    SLICE_X28Y41         FDPE                                         f  INST_LCD/inst_i2cm/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.501    12.859    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X28Y41         FDPE                                         r  INST_LCD/inst_i2cm/busy_reg/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X28Y41         FDPE (Recov_fdpe_C_PRE)     -0.563    12.652    INST_LCD/inst_i2cm/busy_reg
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.606ns (15.397%)  route 3.330ns (84.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.656     5.290    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          2.104     7.850    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.150     8.000 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         1.226     9.226    INST_LCD/inst_i2cm/SR[0]
    SLICE_X22Y34         FDCE                                         f  INST_LCD/inst_i2cm/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        1.492    12.850    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X22Y34         FDCE                                         r  INST_LCD/inst_i2cm/count_reg[0]/C
                         clock pessimism              0.391    13.241    
                         clock uncertainty           -0.035    13.206    
    SLICE_X22Y34         FDCE (Recov_fdce_C_CLR)     -0.607    12.599    INST_LCD/inst_i2cm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.183ns (13.935%)  route 1.130ns (86.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.282     2.743    INST_LCD/inst_i2cm/SR[0]
    SLICE_X27Y42         FDPE                                         f  INST_LCD/inst_i2cm/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X27Y42         FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[0]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X27Y42         FDPE (Remov_fdpe_C_PRE)     -0.157     1.320    INST_LCD/inst_i2cm/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.183ns (13.935%)  route 1.130ns (86.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.282     2.743    INST_LCD/inst_i2cm/SR[0]
    SLICE_X27Y42         FDPE                                         f  INST_LCD/inst_i2cm/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X27Y42         FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[1]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X27Y42         FDPE (Remov_fdpe_C_PRE)     -0.157     1.320    INST_LCD/inst_i2cm/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.183ns (13.935%)  route 1.130ns (86.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.282     2.743    INST_LCD/inst_i2cm/SR[0]
    SLICE_X27Y42         FDPE                                         f  INST_LCD/inst_i2cm/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X27Y42         FDPE                                         r  INST_LCD/inst_i2cm/bit_cnt_reg[2]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X27Y42         FDPE (Remov_fdpe_C_PRE)     -0.157     1.320    INST_LCD/inst_i2cm/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.183ns (12.584%)  route 1.271ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.423     2.884    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y40         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y40         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y40         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.183ns (12.584%)  route 1.271ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.423     2.884    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y40         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y40         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y40         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.183ns (12.563%)  route 1.274ns (87.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.425     2.887    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y41         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y41         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.183ns (12.563%)  route 1.274ns (87.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.425     2.887    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y41         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y41         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.183ns (12.563%)  route 1.274ns (87.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.425     2.887    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y41         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y41         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.183ns (12.563%)  route 1.274ns (87.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.425     2.887    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y41         FDCE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y41         FDCE (Remov_fdce_C_CLR)     -0.154     1.323    INST_LCD/inst_i2cm/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 INST_RESET_DELAY/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.183ns (12.563%)  route 1.274ns (87.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.552     1.430    INST_RESET_DELAY/clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  INST_RESET_DELAY/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  INST_RESET_DELAY/oRESET_reg/Q
                         net (fo=42, routed)          0.848     2.419    INST_RESET_DELAY/reset
    SLICE_X29Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.461 f  INST_RESET_DELAY/FSM_onehot_state[8]_i_3/O
                         net (fo=106, routed)         0.425     2.887    INST_LCD/inst_i2cm/SR[0]
    SLICE_X26Y41         FDPE                                         f  INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1473, routed)        0.832     1.957    INST_LCD/inst_i2cm/clk_IBUF_BUFG
    SLICE_X26Y41         FDPE                                         r  INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X26Y41         FDPE (Remov_fdpe_C_PRE)     -0.157     1.320    INST_LCD/inst_i2cm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.567    





