#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4547.in[1] (.names)                                                                                                          0.757     2.034
n4547.out[0] (.names)                                                                                                         0.235     2.269
matrix_multiplication^c_reg_3~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.269
data arrival time                                                                                                                       2.269

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.269
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.292


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[15] (matmul_4x4_systolic)                       0.986     2.262
data arrival time                                                                                                                                                                               2.262

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.262
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.280


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[15] (matmul_4x4_systolic)                       0.974     2.251
data arrival time                                                                                                                                                                               2.251

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.268


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[39] (matmul_4x4_systolic)                       0.969     2.245
data arrival time                                                                                                                                                                               2.245

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.245
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.263


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[10] (matmul_4x4_systolic)                       0.960     2.237
data arrival time                                                                                                                                                                               2.237

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.237
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.254


#Path 6
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[7] (matmul_4x4_systolic)                       0.916     2.192
data arrival time                                                                                                                                                                              2.192

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.192
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.210


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[47] (matmul_4x4_systolic)                       0.905     2.181
data arrival time                                                                                                                                                                               2.181

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.181
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.199


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       0.904     2.180
data arrival time                                                                                                                                                                               2.180

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.180
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.198


#Path 9
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[55] (matmul_4x4_systolic)                       0.903     2.179
data arrival time                                                                                                                                                                               2.179

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.179
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.197


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[59] (matmul_4x4_systolic)                       0.900     2.177
data arrival time                                                                                                                                                                               2.177

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.177
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.194


#Path 11
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[8] (matmul_4x4_systolic)                       0.897     2.174
data arrival time                                                                                                                                                                              2.174

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.174
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.191


#Path 12
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[58] (matmul_4x4_systolic)                       0.878     2.154
data arrival time                                                                                                                                                                               2.154

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.154
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.172


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[62] (matmul_4x4_systolic)                       0.872     2.148
data arrival time                                                                                                                                                                               2.148

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.148
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.166


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[48] (matmul_4x4_systolic)                       0.871     2.147
data arrival time                                                                                                                                                                               2.147

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.147
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.165


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[60] (matmul_4x4_systolic)                       0.870     2.147
data arrival time                                                                                                                                                                               2.147

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.147
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.164


#Path 16
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4532.in[1] (.names)                                                                                                          0.623     1.900
n4532.out[0] (.names)                                                                                                         0.235     2.135
matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.135
data arrival time                                                                                                                       2.135

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.135
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.158


#Path 17
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4592.in[1] (.names)                                                                                                          0.623     1.899
n4592.out[0] (.names)                                                                                                         0.235     2.134
matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.134
data arrival time                                                                                                                       2.134

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.134
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.158


#Path 18
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6217.in[1] (.names)                                                                                                           0.622     1.899
n6217.out[0] (.names)                                                                                                          0.235     2.134
matrix_multiplication^c_reg_1~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.134
data arrival time                                                                                                                        2.134

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.134
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.157


#Path 19
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5532.in[1] (.names)                                                                                                           0.622     1.899
n5532.out[0] (.names)                                                                                                          0.235     2.134
matrix_multiplication^c_reg_2~40_FF_NODE.D[0] (.latch)                                                                         0.000     2.134
data arrival time                                                                                                                        2.134

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~40_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.134
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.157


#Path 20
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4542.in[1] (.names)                                                                                                          0.622     1.899
n4542.out[0] (.names)                                                                                                         0.235     2.134
matrix_multiplication^c_reg_2~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.134
data arrival time                                                                                                                       2.134

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.134
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.157


#Path 21
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[2] (matmul_4x4_systolic)                       0.863     2.140
data arrival time                                                                                                                                                                              2.140

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.140
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.157


#Path 22
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4627.in[1] (.names)                                                                                                           0.622     1.898
n4627.out[0] (.names)                                                                                                          0.235     2.133
matrix_multiplication^c_reg_1~10_FF_NODE.D[0] (.latch)                                                                         0.000     2.133
data arrival time                                                                                                                        2.133

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~10_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.133
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.157


#Path 23
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4472.in[1] (.names)                                                                                                          0.622     1.898
n4472.out[0] (.names)                                                                                                         0.235     2.133
matrix_multiplication^c_reg_0~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.133
data arrival time                                                                                                                       2.133

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.133
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.157


#Path 24
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4517.in[1] (.names)                                                                                                          0.622     1.898
n4517.out[0] (.names)                                                                                                         0.235     2.133
matrix_multiplication^c_reg_3~6_FF_NODE.D[0] (.latch)                                                                         0.000     2.133
data arrival time                                                                                                                       2.133

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~6_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.133
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.157


#Path 25
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4487.in[1] (.names)                                                                                                          0.622     1.898
n4487.out[0] (.names)                                                                                                         0.235     2.133
matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.133
data arrival time                                                                                                                       2.133

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.133
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.157


#Path 26
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5622.in[1] (.names)                                                                                                           0.622     1.898
n5622.out[0] (.names)                                                                                                          0.235     2.133
matrix_multiplication^c_reg_2~43_FF_NODE.D[0] (.latch)                                                                         0.000     2.133
data arrival time                                                                                                                        2.133

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~43_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.133
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.157


#Path 27
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5052.in[1] (.names)                                                                                                           0.621     1.897
n5052.out[0] (.names)                                                                                                          0.235     2.132
matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch)                                                                         0.000     2.132
data arrival time                                                                                                                        2.132

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~24_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.132
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.156


#Path 28
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5707.in[1] (.names)                                                                                                           0.621     1.897
n5707.out[0] (.names)                                                                                                          0.235     2.132
matrix_multiplication^c_reg_1~46_FF_NODE.D[0] (.latch)                                                                         0.000     2.132
data arrival time                                                                                                                        2.132

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~46_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.132
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.156


#Path 29
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4562.in[1] (.names)                                                                                                          0.620     1.897
n4562.out[0] (.names)                                                                                                         0.235     2.132
matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch)                                                                         0.000     2.132
data arrival time                                                                                                                       2.132

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~8_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.132
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.155


#Path 30
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5677.in[1] (.names)                                                                                                           0.620     1.897
n5677.out[0] (.names)                                                                                                          0.235     2.132
matrix_multiplication^c_reg_1~45_FF_NODE.D[0] (.latch)                                                                         0.000     2.132
data arrival time                                                                                                                        2.132

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~45_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.132
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.155


#Path 31
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4417.in[1] (.names)                                                                                                          0.620     1.896
n4417.out[0] (.names)                                                                                                         0.235     2.131
matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                       2.131

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.131
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.155


#Path 32
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6077.in[1] (.names)                                                                                                           0.620     1.896
n6077.out[0] (.names)                                                                                                          0.235     2.131
matrix_multiplication^c_reg_3~58_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                        2.131

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~58_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.131
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.155


#Path 33
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4482.in[1] (.names)                                                                                                          0.620     1.896
n4482.out[0] (.names)                                                                                                         0.235     2.131
matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                       2.131

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.131
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.155


#Path 34
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6227.in[1] (.names)                                                                                                           0.620     1.896
n6227.out[0] (.names)                                                                                                          0.235     2.131
matrix_multiplication^c_reg_3~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                        2.131

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.131
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.155


#Path 35
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5627.in[1] (.names)                                                                                                           0.620     1.896
n5627.out[0] (.names)                                                                                                          0.235     2.131
matrix_multiplication^c_reg_3~43_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                        2.131

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~43_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.131
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.155


#Path 36
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4327.in[1] (.names)                                                                                                          0.620     1.896
n4327.out[0] (.names)                                                                                                         0.235     2.131
matrix_multiplication^c_reg_1~0_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                       2.131

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~0_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.131
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.155


#Path 37
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4422.in[1] (.names)                                                                                                          0.620     1.896
n4422.out[0] (.names)                                                                                                         0.235     2.131
matrix_multiplication^c_reg_2~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.131
data arrival time                                                                                                                       2.131

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.131
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.155


#Path 38
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[26] (matmul_4x4_systolic)                       0.860     2.137
data arrival time                                                                                                                                                                               2.137

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.137
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.154


#Path 39
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6212.in[1] (.names)                                                                                                           0.618     1.895
n6212.out[0] (.names)                                                                                                          0.235     2.130
matrix_multiplication^c_reg_0~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.130
data arrival time                                                                                                                        2.130

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.130
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.153


#Path 40
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5372.in[1] (.names)                                                                                                           0.618     1.895
n5372.out[0] (.names)                                                                                                          0.235     2.130
matrix_multiplication^c_reg_0~35_FF_NODE.D[0] (.latch)                                                                         0.000     2.130
data arrival time                                                                                                                        2.130

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~35_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.130
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.153


#Path 41
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5322.in[1] (.names)                                                                                                           0.618     1.895
n5322.out[0] (.names)                                                                                                          0.235     2.130
matrix_multiplication^c_reg_2~33_FF_NODE.D[0] (.latch)                                                                         0.000     2.130
data arrival time                                                                                                                        2.130

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~33_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.130
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.153


#Path 42
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4412.in[1] (.names)                                                                                                          0.618     1.894
n4412.out[0] (.names)                                                                                                         0.235     2.129
matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                       2.129

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~3_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.129
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.153


#Path 43
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5522.in[1] (.names)                                                                                                           0.617     1.894
n5522.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_0~40_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~40_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 44
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4512.in[1] (.names)                                                                                                          0.617     1.894
n4512.out[0] (.names)                                                                                                         0.235     2.129
matrix_multiplication^c_reg_2~6_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                       2.129

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~6_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.129
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.152


#Path 45
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4392.in[1] (.names)                                                                                                          0.617     1.894
n4392.out[0] (.names)                                                                                                         0.235     2.129
matrix_multiplication^c_reg_2~2_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                       2.129

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~2_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.129
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.152


#Path 46
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4332.in[1] (.names)                                                                                                          0.617     1.894
n4332.out[0] (.names)                                                                                                         0.235     2.129
matrix_multiplication^c_reg_2~0_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                       2.129

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~0_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.129
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.152


#Path 47
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6222.in[1] (.names)                                                                                                           0.617     1.894
n6222.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_2~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 48
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5352.in[1] (.names)                                                                                                           0.617     1.894
n5352.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_2~34_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~34_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 49
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5582.in[1] (.names)                                                                                                           0.617     1.894
n5582.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_0~42_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~42_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 50
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5347.in[1] (.names)                                                                                                           0.617     1.894
n5347.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_1~34_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~34_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 51
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5432.in[1] (.names)                                                                                                           0.617     1.894
n5432.out[0] (.names)                                                                                                          0.235     2.129
matrix_multiplication^c_reg_0~37_FF_NODE.D[0] (.latch)                                                                         0.000     2.129
data arrival time                                                                                                                        2.129

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~37_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.129
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.152


#Path 52
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[0] (matmul_4x4_systolic)                       0.858     2.135
data arrival time                                                                                                                                                                              2.135

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.152


#Path 53
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4352.in[1] (.names)                                                                                                          0.617     1.893
n4352.out[0] (.names)                                                                                                         0.235     2.128
matrix_multiplication^c_reg_0~1_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                       2.128

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~1_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.128
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.152


#Path 54
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4477.in[1] (.names)                                                                                                          0.616     1.893
n4477.out[0] (.names)                                                                                                         0.235     2.128
matrix_multiplication^c_reg_1~5_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                       2.128

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~5_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.128
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.151


#Path 55
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4397.in[1] (.names)                                                                                                          0.616     1.893
n4397.out[0] (.names)                                                                                                         0.235     2.128
matrix_multiplication^c_reg_3~2_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                       2.128

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~2_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.128
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.151


#Path 56
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6062.in[1] (.names)                                                                                                           0.616     1.893
n6062.out[0] (.names)                                                                                                          0.235     2.128
matrix_multiplication^c_reg_0~58_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                        2.128

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~58_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.128
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.151


#Path 57
Startpoint: matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5477.in[1] (.names)                                                                                                           0.616     1.893
n5477.out[0] (.names)                                                                                                          0.235     2.128
matrix_multiplication^c_reg_3~38_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                        2.128

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_3~38_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.128
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.151


#Path 58
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5552.in[1] (.names)                                                                                                           0.616     1.893
n5552.out[0] (.names)                                                                                                          0.235     2.128
matrix_multiplication^c_reg_0~41_FF_NODE.D[0] (.latch)                                                                         0.000     2.128
data arrival time                                                                                                                        2.128

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~41_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.128
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.151


#Path 59
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[50] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[50] (matmul_4x4_systolic)                       0.857     2.133
data arrival time                                                                                                                                                                               2.133

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.133
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.151


#Path 60
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5022.in[1] (.names)                                                                                                           0.615     1.892
n5022.out[0] (.names)                                                                                                          0.235     2.127
matrix_multiplication^c_reg_2~23_FF_NODE.D[0] (.latch)                                                                         0.000     2.127
data arrival time                                                                                                                        2.127

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~23_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.127
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.150


#Path 61
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4957.in[1] (.names)                                                                                                           0.615     1.891
n4957.out[0] (.names)                                                                                                          0.235     2.126
matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch)                                                                         0.000     2.126
data arrival time                                                                                                                        2.126

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~21_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.126
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.150


#Path 62
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n5912.in[1] (.names)                                                                                                           0.615     1.891
n5912.out[0] (.names)                                                                                                          0.235     2.126
matrix_multiplication^c_reg_0~53_FF_NODE.D[0] (.latch)                                                                         0.000     2.126
data arrival time                                                                                                                        2.126

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~53_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.126
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.150


#Path 63
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[23] (matmul_4x4_systolic)                       0.856     2.132
data arrival time                                                                                                                                                                               2.132

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.132
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.150


#Path 64
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       0.855     2.132
data arrival time                                                                                                                                                                              2.132

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.132
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.149


#Path 65
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n4927.in[1] (.names)                                                                                                           0.614     1.890
n4927.out[0] (.names)                                                                                                          0.235     2.125
matrix_multiplication^c_reg_1~20_FF_NODE.D[0] (.latch)                                                                         0.000     2.125
data arrival time                                                                                                                        2.125

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~20_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.125
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.149


#Path 66
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[36] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[36] (matmul_4x4_systolic)                       0.855     2.131
data arrival time                                                                                                                                                                               2.131

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.131
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.149


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[48] (matmul_4x4_systolic)                       0.852     2.129
data arrival time                                                                                                                                                                               2.129

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.129
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.146


#Path 68
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.b_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.b_data[59] (matmul_4x4_systolic)                       0.844     2.121
data arrival time                                                                                                                                                                               2.121

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.121
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.138


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[21] (matmul_4x4_systolic)                       0.843     2.120
data arrival time                                                                                                                                                                               2.120

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.120
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.137


#Path 70
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       0.842     2.118
data arrival time                                                                                                                                                                               2.118

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.118
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.136


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[33] (matmul_4x4_systolic)                       0.841     2.117
data arrival time                                                                                                                                                                               2.117

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.117
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.135


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[38] (matmul_4x4_systolic)                       0.841     2.117
data arrival time                                                                                                                                                                               2.117

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.117
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.135


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[26] (matmul_4x4_systolic)                       0.840     2.116
data arrival time                                                                                                                                                                               2.116

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.116
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.134


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       0.835     2.111
data arrival time                                                                                                                                                                               2.111

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.111
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.129


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[0] (matmul_4x4_systolic)                       0.833     2.110
data arrival time                                                                                                                                                                              2.110

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.110
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.127


#Path 76
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[44] (matmul_4x4_systolic)                       0.820     2.097
data arrival time                                                                                                                                                                               2.097

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.097
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.114


#Path 77
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       0.819     2.096
data arrival time                                                                                                                                                                              2.096

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.096
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.113


#Path 78
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[63] (matmul_4x4_systolic)                       0.819     2.095
data arrival time                                                                                                                                                                               2.095

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.095
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.113


#Path 79
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[32] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[32] (matmul_4x4_systolic)                       0.818     2.095
data arrival time                                                                                                                                                                               2.095

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.095
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.112


#Path 80
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       0.815     2.091
data arrival time                                                                                                                                                                               2.091

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.091
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.109


#Path 81
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.813     2.090
data arrival time                                                                                                                                                                               2.090

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.090
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.107


#Path 82
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.813     2.089
data arrival time                                                                                                                                                                               2.089

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.089
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.107


#Path 83
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       0.812     2.088
data arrival time                                                                                                                                                                               2.088

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.088
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.106


#Path 84
Startpoint: matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.a_data_out[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data_out~0.a_data_in[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data_out~0.a_data_out[39] (matmul_4x4_systolic) [clock-to-output]     0.110     0.152
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data_out~0.a_data_in[39] (matmul_4x4_systolic)                        1.928     2.081
data arrival time                                                                                                                                                                                   2.081

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.060    -0.018
data required time                                                                                                                                                                                 -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.018
data arrival time                                                                                                                                                                                  -2.081
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -2.098


#Path 85
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[56] (matmul_4x4_systolic)                       0.785     2.062
data arrival time                                                                                                                                                                               2.062

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.062
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.079


#Path 86
Startpoint: matrix_multiplication^data_pi~22.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~22.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22.data[0] (single_port_ram)                       1.611     1.611
data arrival time                                                                                                                         1.611

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.611
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.078


#Path 87
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       0.782     2.058
data arrival time                                                                                                                                                                               2.058

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.058
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.076


#Path 88
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[59] (matmul_4x4_systolic)                       0.780     2.057
data arrival time                                                                                                                                                                               2.057

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.057
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.074


#Path 89
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[55] (matmul_4x4_systolic)                       0.775     2.051
data arrival time                                                                                                                                                                               2.051

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.051
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.069


#Path 90
Startpoint: matrix_multiplication^data_pi~46.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~46.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram)                       1.592     1.592
data arrival time                                                                                                                         1.592

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -1.592
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.058


#Path 91
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[34] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[34] (matmul_4x4_systolic)                       0.755     2.032
data arrival time                                                                                                                                                                               2.032

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.032
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.049


#Path 92
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[31] (matmul_4x4_systolic)                       0.751     2.027
data arrival time                                                                                                                                                                               2.027

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.027
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.045


#Path 93
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[20] (matmul_4x4_systolic)                       0.748     2.025
data arrival time                                                                                                                                                                               2.025

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.025
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.042


#Path 94
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       0.747     2.023
data arrival time                                                                                                                                                                               2.023

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.023
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.041


#Path 95
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[17] (matmul_4x4_systolic)                       0.746     2.022
data arrival time                                                                                                                                                                               2.022

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.022
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.040


#Path 96
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.a_data[17] (matmul_4x4_systolic)                       0.746     2.022
data arrival time                                                                                                                                                                               2.022

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.022
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.040


#Path 97
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[23] (matmul_4x4_systolic)                       0.745     2.022
data arrival time                                                                                                                                                                               2.022

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.022
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.039


#Path 98
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[35] (matmul_4x4_systolic)                       0.745     2.021
data arrival time                                                                                                                                                                               2.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.021
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.039


#Path 99
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[19] (matmul_4x4_systolic)                       0.743     2.019
data arrival time                                                                                                                                                                               2.019

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.037


#Path 100
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[47] (matmul_4x4_systolic)                       0.741     2.018
data arrival time                                                                                                                                                                               2.018

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.035


#End of timing report
