##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
		5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (clock:R vs. clock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ADC_SAR_IntClock           | Frequency: 29.48 MHz  | Target: 1.85 MHz   | 
Clock: ADC_SAR_IntClock(routed)   | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 47.13 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: clock                      | Frequency: 43.16 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_IntClock  ADC_SAR_IntClock  541667           507748      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_IntClock  CyBUS_CLK         41666.7          34669       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_SAR_IntClock  41666.7          20450       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         41666.7          20451       N/A              N/A         N/A              N/A         N/A              N/A         
clock             clock             1e+009           999976830   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_IntClock
**********************************************
Clock: ADC_SAR_IntClock
Frequency: 29.48 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 507748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30409
-------------------------------------   ----- 
End-of-path arrival time (ps)           30409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell12  10842  30409  507748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.13 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : Net_925/main_2
Capture Clock  : Net_925/clock_0
Path slack     : 20450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell2            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout  drqcell2      9000   9000  20450  RISE       1
Net_925/main_2              macrocell1    8707  17707  20450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 43.16 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3090   8370  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18080  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18080  999976830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 507748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30409
-------------------------------------   ----- 
End-of-path arrival time (ps)           30409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell12  10842  30409  507748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1


5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 34669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_925/q                              macrocell1    1250   1250  34669  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1  macrocell74   2238   3488  34669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1


5.3::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3090   8370  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18080  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18080  999976830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : Net_925/main_2
Capture Clock  : Net_925/clock_0
Path slack     : 20450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell2            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout  drqcell2      9000   9000  20450  RISE       1
Net_925/main_2              macrocell1    8707  17707  20450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 20451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17706
-------------------------------------   ----- 
End-of-path arrival time (ps)           17706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell2            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout             drqcell2      9000   9000  20451  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2  macrocell74   8706  17706  20451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : Net_925/main_2
Capture Clock  : Net_925/clock_0
Path slack     : 20450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell2            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout  drqcell2      9000   9000  20450  RISE       1
Net_925/main_2              macrocell1    8707  17707  20450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 20451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17706
-------------------------------------   ----- 
End-of-path arrival time (ps)           17706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell2            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout             drqcell2      9000   9000  20451  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2  macrocell74   8706  17706  20451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 34669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_925/q                              macrocell1    1250   1250  34669  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1  macrocell74   2238   3488  34669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/q
Path End       : Net_925/main_0
Capture Clock  : Net_925/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/q  macrocell74   1250   1250  34670  RISE       1
Net_925/main_0                    macrocell1    2236   3486  34670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/q       macrocell74   1250   1250  34679  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_0  macrocell74   2227   3477  34679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 507748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30409
-------------------------------------   ----- 
End-of-path arrival time (ps)           30409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell12  10842  30409  507748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 507748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30409
-------------------------------------   ----- 
End-of-path arrival time (ps)           30409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell40  10842  30409  507748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 508647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29510
-------------------------------------   ----- 
End-of-path arrival time (ps)           29510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell17   9943  29510  508647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 508647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29510
-------------------------------------   ----- 
End-of-path arrival time (ps)           29510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell32   9943  29510  508647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 508647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29510
-------------------------------------   ----- 
End-of-path arrival time (ps)           29510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell54   9943  29510  508647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 508737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell22   9853  29420  508737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 508737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell35   9853  29420  508737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 508737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29419
-------------------------------------   ----- 
End-of-path arrival time (ps)           29419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell51   9853  29419  508737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 508785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29371
-------------------------------------   ----- 
End-of-path arrival time (ps)           29371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell66   9805  29371  508785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 508785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29371
-------------------------------------   ----- 
End-of-path arrival time (ps)           29371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell73   9805  29371  508785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 508787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29370
-------------------------------------   ----- 
End-of-path arrival time (ps)           29370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell58   9803  29370  508787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 509167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28990
-------------------------------------   ----- 
End-of-path arrival time (ps)           28990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell45   9423  28990  509167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 509167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28990
-------------------------------------   ----- 
End-of-path arrival time (ps)           28990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell63   9423  28990  509167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 509554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28603
-------------------------------------   ----- 
End-of-path arrival time (ps)           28603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10   9036  28603  509554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 509554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28603
-------------------------------------   ----- 
End-of-path arrival time (ps)           28603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell21   9036  28603  509554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 509554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28603
-------------------------------------   ----- 
End-of-path arrival time (ps)           28603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell43   9036  28603  509554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 510441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27715
-------------------------------------   ----- 
End-of-path arrival time (ps)           27715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell29   8149  27715  510441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 510441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27715
-------------------------------------   ----- 
End-of-path arrival time (ps)           27715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell41   8149  27715  510441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 510441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27715
-------------------------------------   ----- 
End-of-path arrival time (ps)           27715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell59   8149  27715  510441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 510983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27174
-------------------------------------   ----- 
End-of-path arrival time (ps)           27174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell13   7607  27174  510983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 510983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27174
-------------------------------------   ----- 
End-of-path arrival time (ps)           27174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell27   7607  27174  510983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 510983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27174
-------------------------------------   ----- 
End-of-path arrival time (ps)           27174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell47   7607  27174  510983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 511103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27054
-------------------------------------   ----- 
End-of-path arrival time (ps)           27054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell24   7487  27054  511103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 511103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27054
-------------------------------------   ----- 
End-of-path arrival time (ps)           27054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell26   7487  27054  511103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 511103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27054
-------------------------------------   ----- 
End-of-path arrival time (ps)           27054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell71   7487  27054  511103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 511114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27042
-------------------------------------   ----- 
End-of-path arrival time (ps)           27042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell55   7475  27042  511114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 511114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27042
-------------------------------------   ----- 
End-of-path arrival time (ps)           27042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell64   7475  27042  511114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 511118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27039
-------------------------------------   ----- 
End-of-path arrival time (ps)           27039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell11   7472  27039  511118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 511369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26788
-------------------------------------   ----- 
End-of-path arrival time (ps)           26788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell30   7221  26788  511369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 511379p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26778
-------------------------------------   ----- 
End-of-path arrival time (ps)           26778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell49   7211  26778  511379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 511379p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26778
-------------------------------------   ----- 
End-of-path arrival time (ps)           26778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell62   7211  26778  511379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 512180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell18   6410  25977  512180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 512180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell23   6410  25977  512180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 512180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell42   6410  25977  512180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 512180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell46   6410  25977  512180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 512378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell14   6212  25779  512378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 512378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell48   6212  25779  512378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 512378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell68   6212  25779  512378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 512386p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25770
-------------------------------------   ----- 
End-of-path arrival time (ps)           25770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell19   6203  25770  512386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 512386p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25770
-------------------------------------   ----- 
End-of-path arrival time (ps)           25770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell20   6203  25770  512386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 512386p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25770
-------------------------------------   ----- 
End-of-path arrival time (ps)           25770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell39   6203  25770  512386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 512386p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25770
-------------------------------------   ----- 
End-of-path arrival time (ps)           25770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell69   6203  25770  512386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 512390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25767
-------------------------------------   ----- 
End-of-path arrival time (ps)           25767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell28   6200  25767  512390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 512390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25767
-------------------------------------   ----- 
End-of-path arrival time (ps)           25767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell50   6200  25767  512390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 512722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25435
-------------------------------------   ----- 
End-of-path arrival time (ps)           25435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell31   5868  25435  512722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 512722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25435
-------------------------------------   ----- 
End-of-path arrival time (ps)           25435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell34   5868  25435  512722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 512722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25435
-------------------------------------   ----- 
End-of-path arrival time (ps)           25435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell57   5868  25435  512722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 513108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25049
-------------------------------------   ----- 
End-of-path arrival time (ps)           25049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell56   5482  25049  513108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 513108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25049
-------------------------------------   ----- 
End-of-path arrival time (ps)           25049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell60   5482  25049  513108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 513118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25039
-------------------------------------   ----- 
End-of-path arrival time (ps)           25039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell15   5472  25039  513118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 513118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25039
-------------------------------------   ----- 
End-of-path arrival time (ps)           25039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell37   5472  25039  513118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 513118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25039
-------------------------------------   ----- 
End-of-path arrival time (ps)           25039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell44   5472  25039  513118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 513452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24705
-------------------------------------   ----- 
End-of-path arrival time (ps)           24705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell36   5138  24705  513452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 513452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24705
-------------------------------------   ----- 
End-of-path arrival time (ps)           24705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell38   5138  24705  513452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 513452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24705
-------------------------------------   ----- 
End-of-path arrival time (ps)           24705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell53   5138  24705  513452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 514004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell16   4586  24152  514004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 514004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell33   4586  24152  514004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 514004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65   4586  24152  514004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 514004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24152
-------------------------------------   ----- 
End-of-path arrival time (ps)           24152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell72   4586  24152  514004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 514841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23315
-------------------------------------   ----- 
End-of-path arrival time (ps)           23315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell25   3748  23315  514841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 514852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23305
-------------------------------------   ----- 
End-of-path arrival time (ps)           23305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell52   3738  23305  514852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 514852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23305
-------------------------------------   ----- 
End-of-path arrival time (ps)           23305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell61   3738  23305  514852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 514852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23305
-------------------------------------   ----- 
End-of-path arrival time (ps)           23305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell67   3738  23305  514852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 514852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23305
-------------------------------------   ----- 
End-of-path arrival time (ps)           23305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    8709   9959  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  13309  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  16217  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19567  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell70   3738  23305  514852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 523449p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell17  13458  14708  523449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 523449p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell32  13458  14708  523449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 523449p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell54  13458  14708  523449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 523459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell45  13448  14698  523459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 523459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell63  13448  14698  523459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 523461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10  13445  14695  523461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 523461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell21  13445  14695  523461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 523461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell43  13445  14695  523461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 523853p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell58  13054  14304  523853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 523854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell66  13053  14303  523854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 523854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell73  13053  14303  523854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 523872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14285
-------------------------------------   ----- 
End-of-path arrival time (ps)           14285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell22  13035  14285  523872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 523872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14285
-------------------------------------   ----- 
End-of-path arrival time (ps)           14285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell35  13035  14285  523872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 523873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14284
-------------------------------------   ----- 
End-of-path arrival time (ps)           14284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell51  13034  14284  523873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 524412p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell45  12494  13744  524412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 524412p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell63  12494  13744  524412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 524679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell24  12228  13478  524679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 524679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell26  12228  13478  524679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 524679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell71  12228  13478  524679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 524681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell12  12225  13475  524681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 524681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell40  12225  13475  524681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 524700p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell11  12206  13456  524700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 524703p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13453
-------------------------------------   ----- 
End-of-path arrival time (ps)           13453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell55  12203  13453  524703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 524703p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13453
-------------------------------------   ----- 
End-of-path arrival time (ps)           13453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell64  12203  13453  524703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 524871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13286
-------------------------------------   ----- 
End-of-path arrival time (ps)           13286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell66  12036  13286  524871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 524871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13286
-------------------------------------   ----- 
End-of-path arrival time (ps)           13286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell73  12036  13286  524871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 524896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell22  12011  13261  524896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 524896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell35  12011  13261  524896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 525152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell13  11755  13005  525152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 525152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell27  11755  13005  525152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 525152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell47  11755  13005  525152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 525153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell29  11753  13003  525153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 525153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell41  11753  13003  525153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 525153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell59  11753  13003  525153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 525172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12984
-------------------------------------   ----- 
End-of-path arrival time (ps)           12984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell49  11734  12984  525172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 525172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12984
-------------------------------------   ----- 
End-of-path arrival time (ps)           12984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell62  11734  12984  525172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 525288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12869
-------------------------------------   ----- 
End-of-path arrival time (ps)           12869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell31  11619  12869  525288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 525288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12869
-------------------------------------   ----- 
End-of-path arrival time (ps)           12869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell34  11619  12869  525288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 525288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12869
-------------------------------------   ----- 
End-of-path arrival time (ps)           12869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell57  11619  12869  525288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 525603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12553
-------------------------------------   ----- 
End-of-path arrival time (ps)           12553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell51  11303  12553  525603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 525698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12459
-------------------------------------   ----- 
End-of-path arrival time (ps)           12459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell17  11209  12459  525698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 525698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12459
-------------------------------------   ----- 
End-of-path arrival time (ps)           12459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell32  11209  12459  525698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 525698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12459
-------------------------------------   ----- 
End-of-path arrival time (ps)           12459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell54  11209  12459  525698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 525707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10  11200  12450  525707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 525707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell21  11200  12450  525707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 525707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell43  11200  12450  525707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 525838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell15  11069  12319  525838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 525838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell37  11069  12319  525838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 525838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell44  11069  12319  525838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 526022p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12135
-------------------------------------   ----- 
End-of-path arrival time (ps)           12135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell30  10885  12135  526022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 526087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell19  10820  12070  526087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 526087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell20  10820  12070  526087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 526087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell39  10820  12070  526087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 526087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell69  10820  12070  526087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 526089p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell28  10818  12068  526089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 526089p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell50  10818  12068  526089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 526114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell14  10793  12043  526114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 526114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell48  10793  12043  526114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 526114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell68  10793  12043  526114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 526162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell17  10745  11995  526162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 526162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell32  10745  11995  526162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 526162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell54  10745  11995  526162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell58  10707  11957  526200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 526381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11776
-------------------------------------   ----- 
End-of-path arrival time (ps)           11776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell49  10526  11776  526381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 526381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11776
-------------------------------------   ----- 
End-of-path arrival time (ps)           11776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell62  10526  11776  526381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 526389p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell13  10518  11768  526389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 526389p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell27  10518  11768  526389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 526389p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell47  10518  11768  526389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 526515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3340
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538327

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   2580   2580  526515  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell75    2262   4842  526515  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell75    3350   8192  526515  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     3620  11811  526515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 526521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11636
-------------------------------------   ----- 
End-of-path arrival time (ps)           11636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell17  10386  11636  526521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 526521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11636
-------------------------------------   ----- 
End-of-path arrival time (ps)           11636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell32  10386  11636  526521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 526521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11636
-------------------------------------   ----- 
End-of-path arrival time (ps)           11636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell54  10386  11636  526521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 526668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell56  10239  11489  526668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 526668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell60  10239  11489  526668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 526688p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell45  10218  11468  526688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 526688p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell63  10218  11468  526688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 526889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell24  10018  11268  526889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 526889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell26  10018  11268  526889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 526889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell71  10018  11268  526889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 526889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell66  10018  11268  526889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 526889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell73  10018  11268  526889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell58  10012  11262  526895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 526939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell30   9968  11218  526939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 526952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell17   9955  11205  526952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 526952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell32   9955  11205  526952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 526952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell54   9955  11205  526952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 526959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   9948  11198  526959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 526959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell21   9948  11198  526959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 526959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell43   9948  11198  526959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 526962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell45   9944  11194  526962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 526962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell63   9944  11194  526962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell22   9895  11145  527011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell35   9895  11145  527011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 527012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell58   9895  11145  527012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11141
-------------------------------------   ----- 
End-of-path arrival time (ps)           11141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell66   9891  11141  527016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11141
-------------------------------------   ----- 
End-of-path arrival time (ps)           11141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell73   9891  11141  527016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 527030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell51   9877  11127  527030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 527049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell45   9857  11107  527049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 527049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell63   9857  11107  527049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 527050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell51   9857  11107  527050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 527058p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell51   9849  11099  527058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 527061p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11095
-------------------------------------   ----- 
End-of-path arrival time (ps)           11095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell58   9845  11095  527061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 527087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10   9820  11070  527087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 527087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell21   9820  11070  527087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 527087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell43   9820  11070  527087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 527113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell49   9793  11043  527113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 527113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell62   9793  11043  527113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 527118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           11039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell30   9789  11039  527118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 527147p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell29   9760  11010  527147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 527147p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell41   9760  11010  527147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 527147p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell59   9760  11010  527147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 527151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell13   9755  11005  527151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 527151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell27   9755  11005  527151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 527151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell47   9755  11005  527151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell66   9731  10981  527176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell73   9731  10981  527176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527179p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10978
-------------------------------------   ----- 
End-of-path arrival time (ps)           10978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell22   9728  10978  527179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527179p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10978
-------------------------------------   ----- 
End-of-path arrival time (ps)           10978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell35   9728  10978  527179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 527229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell18   9678  10928  527229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 527229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell23   9678  10928  527229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 527229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell42   9678  10928  527229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 527229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell46   9678  10928  527229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10815
-------------------------------------   ----- 
End-of-path arrival time (ps)           10815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell22   9565  10815  527342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10815
-------------------------------------   ----- 
End-of-path arrival time (ps)           10815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell35   9565  10815  527342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 527432p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10   9474  10724  527432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 527432p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell21   9474  10724  527432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 527432p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell43   9474  10724  527432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 527450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell55   9456  10706  527450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 527450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell64   9456  10706  527450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 527653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10503
-------------------------------------   ----- 
End-of-path arrival time (ps)           10503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell49   9253  10503  527653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 527653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10503
-------------------------------------   ----- 
End-of-path arrival time (ps)           10503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell62   9253  10503  527653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 527790p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10367
-------------------------------------   ----- 
End-of-path arrival time (ps)           10367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell29   9117  10367  527790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 527790p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10367
-------------------------------------   ----- 
End-of-path arrival time (ps)           10367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell41   9117  10367  527790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 527790p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10367
-------------------------------------   ----- 
End-of-path arrival time (ps)           10367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell59   9117  10367  527790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10366
-------------------------------------   ----- 
End-of-path arrival time (ps)           10366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell22   9116  10366  527791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10366
-------------------------------------   ----- 
End-of-path arrival time (ps)           10366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell35   9116  10366  527791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 527794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell51   9113  10363  527794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 527848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell12   9058  10308  527848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 527848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell40   9058  10308  527848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 527858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell11   9049  10299  527858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell66   9038  10288  527869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell73   9038  10288  527869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 527878p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10279
-------------------------------------   ----- 
End-of-path arrival time (ps)           10279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell25   9029  10279  527878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 527906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell58   9001  10251  527906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 528131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell17   8776  10026  528131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 528131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell32   8776  10026  528131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 528131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell54   8776  10026  528131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 528137p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell45   8770  10020  528137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 528137p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell63   8770  10020  528137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10   8765  10015  528141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 528141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell21   8765  10015  528141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 528141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell43   8765  10015  528141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 528193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9963
-------------------------------------   ---- 
End-of-path arrival time (ps)           9963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell12   8713   9963  528193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 528193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9963
-------------------------------------   ---- 
End-of-path arrival time (ps)           9963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell40   8713   9963  528193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9962
-------------------------------------   ---- 
End-of-path arrival time (ps)           9962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell24   8712   9962  528195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9962
-------------------------------------   ---- 
End-of-path arrival time (ps)           9962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell26   8712   9962  528195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 528195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9962
-------------------------------------   ---- 
End-of-path arrival time (ps)           9962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell71   8712   9962  528195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 528203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell55   8704   9954  528203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 528203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell64   8704   9954  528203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 528205p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9951
-------------------------------------   ---- 
End-of-path arrival time (ps)           9951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell30   8701   9951  528205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell11   8694   9944  528213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell31   8578   9828  528329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 528329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell34   8578   9828  528329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 528329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell57   8578   9828  528329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 528330p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell18   8577   9827  528330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528330p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell23   8577   9827  528330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 528330p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell42   8577   9827  528330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 528330p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell46   8577   9827  528330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 528439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell52   8468   9718  528439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 528439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell61   8468   9718  528439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 528439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell67   8468   9718  528439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 528439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell70   8468   9718  528439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 528522p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell15   8385   9635  528522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 528522p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell37   8385   9635  528522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 528522p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell44   8385   9635  528522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 528526p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell56   8380   9630  528526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 528526p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell60   8380   9630  528526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 528555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell18   8351   9601  528555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell23   8351   9601  528555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 528555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell42   8351   9601  528555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 528555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell46   8351   9601  528555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell31   8347   9597  528560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 528560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell34   8347   9597  528560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 528560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell57   8347   9597  528560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell24   8287   9537  528619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell26   8287   9537  528619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 528619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell71   8287   9537  528619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528633p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9524
-------------------------------------   ---- 
End-of-path arrival time (ps)           9524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell11   8274   9524  528633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 528652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell13   8255   9505  528652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 528652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell27   8255   9505  528652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 528652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell47   8255   9505  528652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 528653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell29   8254   9504  528653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 528653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell41   8254   9504  528653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 528653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell59   8254   9504  528653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 528846p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell16   8061   9311  528846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 528846p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell33   8061   9311  528846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 528846p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell65   8061   9311  528846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 528846p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell72   8061   9311  528846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 528848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9308
-------------------------------------   ---- 
End-of-path arrival time (ps)           9308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell49   8058   9308  528848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 528848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9308
-------------------------------------   ---- 
End-of-path arrival time (ps)           9308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell62   8058   9308  528848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell24   7935   9185  528972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell26   7935   9185  528972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 528972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell71   7935   9185  528972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 528986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell55   7921   9171  528986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 528986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell64   7921   9171  528986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 529177p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell55   7729   8979  529177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 529177p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell64   7729   8979  529177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 529329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell36   7578   8828  529329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell38   7578   8828  529329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 529329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell53   7578   8828  529329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 529342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell25   7565   8815  529342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 529365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell24   7541   8791  529365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 529365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell26   7541   8791  529365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 529365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell71   7541   8791  529365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 529369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell12   7537   8787  529369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 529369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell40   7537   8787  529369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 529385p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8771
-------------------------------------   ---- 
End-of-path arrival time (ps)           8771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell11   7521   8771  529385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 529390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell55   7517   8767  529390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 529390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell64   7517   8767  529390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 529396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell15   7511   8761  529396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 529396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell37   7511   8761  529396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 529396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell44   7511   8761  529396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 529410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell13   7497   8747  529410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 529410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell27   7497   8747  529410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 529410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell47   7497   8747  529410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 529634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell19   7272   8522  529634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 529634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell20   7272   8522  529634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 529634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell39   7272   8522  529634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 529634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell69   7272   8522  529634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 529647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell14   7260   8510  529647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 529647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell48   7260   8510  529647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 529647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell68   7260   8510  529647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 529657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell19   7250   8500  529657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 529657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell20   7250   8500  529657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 529657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell39   7250   8500  529657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 529657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell69   7250   8500  529657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 529658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell28   7249   8499  529658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 529658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell50   7249   8499  529658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 529803p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell30   7104   8354  529803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 529817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell29   7089   8339  529817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 529817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell41   7089   8339  529817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 529817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell59   7089   8339  529817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell15   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell37   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell44   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell56   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell60   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 529931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell25   6976   8226  529931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 529935p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell16   6972   8222  529935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 529935p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell33   6972   8222  529935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 529935p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell65   6972   8222  529935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 529935p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell72   6972   8222  529935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 529945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell56   6962   8212  529945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 529945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell60   6962   8212  529945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 529964p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell36   6943   8193  529964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529964p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell38   6943   8193  529964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 529964p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell53   6943   8193  529964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 529966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell36   6941   8191  529966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell38   6941   8191  529966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 529966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell53   6941   8191  529966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 529969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell52   6938   8188  529969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 529969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell61   6938   8188  529969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 529969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell67   6938   8188  529969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 529969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell70   6938   8188  529969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 530015p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell12   6891   8141  530015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530015p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell40   6891   8141  530015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 530289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell30   6618   7868  530289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 530297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell49   6610   7860  530297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 530297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell62   6610   7860  530297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 530391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell31   6515   7765  530391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 530391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell34   6515   7765  530391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 530391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell57   6515   7765  530391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 530392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell18   6515   7765  530392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 530392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell23   6515   7765  530392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 530392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell42   6515   7765  530392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 530392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell46   6515   7765  530392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 530559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell11   6347   7597  530559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 530822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell14   6084   7334  530822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 530822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell48   6084   7334  530822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 530822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell68   6084   7334  530822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 530842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell16   6065   7315  530842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 530842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell33   6065   7315  530842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 530842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell65   6065   7315  530842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 530842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell72   6065   7315  530842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 530843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell19   6064   7314  530843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 530843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell20   6064   7314  530843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 530843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell39   6064   7314  530843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 530843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell69   6064   7314  530843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 530847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell28   6059   7309  530847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 530847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell50   6059   7309  530847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 530925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell16   5981   7231  530925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 530925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell33   5981   7231  530925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 530925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell65   5981   7231  530925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 530925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell72   5981   7231  530925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 530963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell28   5943   7193  530963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 530963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell50   5943   7193  530963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 530989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell14   5918   7168  530989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 530989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell48   5918   7168  530989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 530989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell68   5918   7168  530989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 531024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell13   5883   7133  531024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 531024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell27   5883   7133  531024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 531024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell47   5883   7133  531024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 531152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell25   5755   7005  531152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 531161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell52   5746   6996  531161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 531161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell61   5746   6996  531161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 531161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell67   5746   6996  531161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 531161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell70   5746   6996  531161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 531164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell36   5743   6993  531164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 531164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell38   5743   6993  531164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 531164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell53   5743   6993  531164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 531186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell52   5720   6970  531186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 531186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell61   5720   6970  531186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 531186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell67   5720   6970  531186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 531186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509201  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell70   5720   6970  531186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 531251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell12   5656   6906  531251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 531251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell40   5656   6906  531251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 531404p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    2110   2110  513280  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    4643   6753  531404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 531410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    2110   2110  513277  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell8    4637   6747  531410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 531534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell56   5373   6623  531534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 531534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell60   5373   6623  531534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 531548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell18   5359   6609  531548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 531548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell23   5359   6609  531548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 531548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell42   5359   6609  531548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 531548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell46   5359   6609  531548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell31   5357   6607  531549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 531549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell34   5357   6607  531549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 531549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell57   5357   6607  531549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 531565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell29   5341   6591  531565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 531565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell41   5341   6591  531565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 531565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell59   5341   6591  531565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 531748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    2110   2110  512963  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell6    4299   6409  531748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 531805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell25   5101   6351  531805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 532090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell16   4817   6067  532090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 532090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell33   4817   6067  532090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 532090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell65   4817   6067  532090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 532090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell72   4817   6067  532090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell14   4749   5999  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell48   4749   5999  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell68   4749   5999  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell19   4748   5998  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell20   4748   5998  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell39   4748   5998  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 532158p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell69   4748   5998  532158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 532170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell28   4737   5987  532170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 532170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell50   4737   5987  532170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 532176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell14   4731   5981  532176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 532176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell48   4731   5981  532176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 532176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell68   4731   5981  532176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 532178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell19   4729   5979  532178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 532178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell20   4729   5979  532178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 532178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell39   4729   5979  532178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 532178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  511727  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell69   4729   5979  532178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 532310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell28   4597   5847  532310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 532310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  511939  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell50   4597   5847  532310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 532365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell16   4542   5792  532365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 532365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell33   4542   5792  532365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 532365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell65   4542   5792  532365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 532365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell72   4542   5792  532365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell36   4240   5490  532667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 532667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell38   4240   5490  532667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 532667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell53   4240   5490  532667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 532682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    2110   2110  513268  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    3364   5474  532682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 532699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell15   4208   5458  532699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 532699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell37   4208   5458  532699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 532699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell44   4208   5458  532699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell36   4130   5380  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell38   4130   5380  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell53   4130   5380  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell52   4129   5379  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell61   4129   5379  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell67   4129   5379  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 532777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509898  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell70   4129   5379  532777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 533016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell15   3891   5141  533016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 533016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell37   3891   5141  533016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 533016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell44   3891   5141  533016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 533017p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell31   3890   5140  533017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 533017p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell34   3890   5140  533017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 533017p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell57   3890   5140  533017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 533136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell56   3770   5020  533136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 533136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell60   3770   5020  533136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 533188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell18   3718   4968  533188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 533188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell23   3718   4968  533188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 533188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell42   3718   4968  533188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 533188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  507748  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell46   3718   4968  533188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 533238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    2110   2110  512761  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell4    2808   4918  533238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 533338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell25   3568   4818  533338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 533343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell52   3563   4813  533343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 533343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell61   3563   4813  533343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 533343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell67   3563   4813  533343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 533343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  510377  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell70   3563   4813  533343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 533439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    2110   2110  512976  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell5    2608   4718  533439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : Net_925/main_1
Capture Clock  : Net_925/clock_0
Path slack     : 533740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_925/q       macrocell1    1250   1250  533740  RISE       1
Net_925/main_1  macrocell1    3167   4417  533740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 536584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   540097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_925/q                           macrocell1    1250   1250  533740  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1   2263   3513  536584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3090   8370  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18080  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18080  999976830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3091   8371  999980109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980110p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3090   8370  999980110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979526  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3097   5677  999982803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979526  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3094   5674  999982806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984499p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -1570
----------------------------------------   ---------- 
End-of-path required time (ps)              999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13931
-------------------------------------   ----- 
End-of-path arrival time (ps)           13931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976830  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976830  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell76     2986   8266  999984499  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell76     3350  11616  999984499  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  13931  999984499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

