Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Mar 23 16:24:06 2023
| Host         : Xilinx-Omniverse running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
| Design       : fpga
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 1906 |     0 |          0 |    117120 |  1.63 |
|   LUT as Logic             | 1814 |     0 |          0 |    117120 |  1.55 |
|   LUT as Memory            |   92 |     0 |          0 |     57600 |  0.16 |
|     LUT as Distributed RAM |   92 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 2749 |     0 |          0 |    234240 |  1.17 |
|   Register as Flip Flop    | 2749 |     0 |          0 |    234240 |  1.17 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   64 |     0 |          0 |     14640 |  0.44 |
| F7 Muxes                   |   16 |     0 |          0 |     58560 |  0.03 |
| F8 Muxes                   |    4 |     0 |          0 |     29280 |  0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 14    |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 179   |          Yes |         Set |            - |
| 2556  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    8 |     0 |          0 |       144 |  5.56 |
|   RAMB36/FIFO*    |    6 |     0 |          0 |       144 |  4.17 |
|     RAMB36E2 only |    6 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       288 |  1.39 |
|     RAMB18E2 only |    4 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   27 |     0 |          0 |       189 | 14.29 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       352 |  1.14 |
|   BUFGCE             |    4 |     0 |          0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2556 |            Register |
| LUT6       |  739 |                 CLB |
| LUT5       |  412 |                 CLB |
| LUT3       |  362 |                 CLB |
| LUT4       |  316 |                 CLB |
| LUT2       |  267 |                 CLB |
| FDSE       |  179 |            Register |
| RAMD32     |  130 |                 CLB |
| LUT1       |   65 |                 CLB |
| CARRY8     |   64 |                 CLB |
| RAMS32     |   18 |                 CLB |
| OBUF       |   17 |                 I/O |
| RAMD64E    |   16 |                 CLB |
| MUXF7      |   16 |                 CLB |
| FDPE       |   14 |            Register |
| INBUF      |   10 |                 I/O |
| IBUFCTRL   |   10 |              Others |
| RAMB36E2   |    6 |            BLOCKRAM |
| OSERDESE3  |    6 |                 I/O |
| IDELAYE3   |    5 |                 I/O |
| IDDRE1     |    5 |            Register |
| RAMB18E2   |    4 |            BLOCKRAM |
| MUXF8      |    4 |                 CLB |
| BUFGCE     |    4 |               Clock |
| IDELAYCTRL |    1 |                 I/O |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


