vhdl xil_defaultlib  \
"../../../../AXI_GPIO.gen/sources_1/ip/signed_adder/sim/signed_adder.vhd" \

nosort
