Classic Timing Analyzer report for comparateur
Tue Sep 20 09:05:38 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.941 ns    ; duty[4] ; tmp     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.063 ns    ; tmp     ; pwm_out ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.417 ns   ; duty[7] ; tmp     ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+---------+-----+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To  ; To Clock ;
+-------+--------------+------------+---------+-----+----------+
; N/A   ; None         ; 5.941 ns   ; duty[4] ; tmp ; clk      ;
; N/A   ; None         ; 5.807 ns   ; cnt[1]  ; tmp ; clk      ;
; N/A   ; None         ; 5.029 ns   ; duty[5] ; tmp ; clk      ;
; N/A   ; None         ; 4.983 ns   ; duty[6] ; tmp ; clk      ;
; N/A   ; None         ; 4.861 ns   ; duty[1] ; tmp ; clk      ;
; N/A   ; None         ; 4.821 ns   ; cnt[2]  ; tmp ; clk      ;
; N/A   ; None         ; 4.752 ns   ; duty[2] ; tmp ; clk      ;
; N/A   ; None         ; 4.737 ns   ; duty[3] ; tmp ; clk      ;
; N/A   ; None         ; 4.722 ns   ; cnt[3]  ; tmp ; clk      ;
; N/A   ; None         ; 4.621 ns   ; duty[0] ; tmp ; clk      ;
; N/A   ; None         ; 4.610 ns   ; cnt[0]  ; tmp ; clk      ;
; N/A   ; None         ; 4.489 ns   ; cnt[6]  ; tmp ; clk      ;
; N/A   ; None         ; 4.326 ns   ; cnt[4]  ; tmp ; clk      ;
; N/A   ; None         ; 4.267 ns   ; cnt[5]  ; tmp ; clk      ;
; N/A   ; None         ; 1.670 ns   ; cnt[7]  ; tmp ; clk      ;
; N/A   ; None         ; 1.647 ns   ; duty[7] ; tmp ; clk      ;
+-------+--------------+------------+---------+-----+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+------+---------+------------+
; Slack ; Required tco ; Actual tco ; From ; To      ; From Clock ;
+-------+--------------+------------+------+---------+------------+
; N/A   ; None         ; 6.063 ns   ; tmp  ; pwm_out ; clk        ;
+-------+--------------+------------+------+---------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+---------+-----+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To  ; To Clock ;
+---------------+-------------+-----------+---------+-----+----------+
; N/A           ; None        ; -1.417 ns ; duty[7] ; tmp ; clk      ;
; N/A           ; None        ; -1.440 ns ; cnt[7]  ; tmp ; clk      ;
; N/A           ; None        ; -4.037 ns ; cnt[5]  ; tmp ; clk      ;
; N/A           ; None        ; -4.096 ns ; cnt[4]  ; tmp ; clk      ;
; N/A           ; None        ; -4.259 ns ; cnt[6]  ; tmp ; clk      ;
; N/A           ; None        ; -4.380 ns ; cnt[0]  ; tmp ; clk      ;
; N/A           ; None        ; -4.391 ns ; duty[0] ; tmp ; clk      ;
; N/A           ; None        ; -4.492 ns ; cnt[3]  ; tmp ; clk      ;
; N/A           ; None        ; -4.507 ns ; duty[3] ; tmp ; clk      ;
; N/A           ; None        ; -4.522 ns ; duty[2] ; tmp ; clk      ;
; N/A           ; None        ; -4.591 ns ; cnt[2]  ; tmp ; clk      ;
; N/A           ; None        ; -4.631 ns ; duty[1] ; tmp ; clk      ;
; N/A           ; None        ; -4.753 ns ; duty[6] ; tmp ; clk      ;
; N/A           ; None        ; -4.799 ns ; duty[5] ; tmp ; clk      ;
; N/A           ; None        ; -5.577 ns ; cnt[1]  ; tmp ; clk      ;
; N/A           ; None        ; -5.711 ns ; duty[4] ; tmp ; clk      ;
+---------------+-------------+-----------+---------+-----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 20 09:05:38 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparateur -c comparateur --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "tmp" (data pin = "duty[4]", clock pin = "clk") is 5.941 ns
    Info: + Longest pin to register delay is 8.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AA11; Fanout = 1; PIN Node = 'duty[4]'
        Info: 2: + IC(6.093 ns) + CELL(0.414 ns) = 7.327 ns; Loc. = LCCOMB_X1_Y26_N24; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.398 ns; Loc. = LCCOMB_X1_Y26_N26; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.469 ns; Loc. = LCCOMB_X1_Y26_N28; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 7.879 ns; Loc. = LCCOMB_X1_Y26_N30; Fanout = 1; COMB Node = 'LessThan0~14'
        Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 8.269 ns; Loc. = LCCOMB_X1_Y26_N8; Fanout = 1; COMB Node = 'tmp~0'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.353 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: Total cell delay = 2.020 ns ( 24.18 % )
        Info: Total interconnect delay = 6.333 ns ( 75.82 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.977 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: Total cell delay = 1.399 ns ( 58.88 % )
        Info: Total interconnect delay = 0.977 ns ( 41.12 % )
Info: tco from clock "clk" to destination pin "pwm_out" through register "tmp" is 6.063 ns
    Info: + Longest clock path from clock "clk" to source register is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.977 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: Total cell delay = 1.399 ns ( 58.88 % )
        Info: Total interconnect delay = 0.977 ns ( 41.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: 2: + IC(0.795 ns) + CELL(2.642 ns) = 3.437 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 2.642 ns ( 76.87 % )
        Info: Total interconnect delay = 0.795 ns ( 23.13 % )
Info: th for register "tmp" (data pin = "duty[7]", clock pin = "clk") is -1.417 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.977 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: Total cell delay = 1.399 ns ( 58.88 % )
        Info: Total interconnect delay = 0.977 ns ( 41.12 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'duty[7]'
        Info: 2: + IC(2.187 ns) + CELL(0.419 ns) = 3.585 ns; Loc. = LCCOMB_X1_Y26_N30; Fanout = 1; COMB Node = 'LessThan0~14'
        Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.975 ns; Loc. = LCCOMB_X1_Y26_N8; Fanout = 1; COMB Node = 'tmp~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.059 ns; Loc. = LCFF_X1_Y26_N9; Fanout = 1; REG Node = 'tmp'
        Info: Total cell delay = 1.632 ns ( 40.21 % )
        Info: Total interconnect delay = 2.427 ns ( 59.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Sep 20 09:05:38 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


