<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head>
        <link href="../../Resources/TableStyles/register_table.css" rel="stylesheet" MadCap:stylesheetType="table" /><title>USB_PHY_NS Reg</title>
    </head>
    <body>
        <h1>usbPHY</h1>
        <table width="100%" class="TableStyle-register_table" cellspacing="0" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000000
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[1:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>PLLITUNE
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p><i>PLL Integral Path Tune</i>
                    </p>
                    <p>Reserved</p>
                    <p>This signal should be set to the Design default.</p>
                    <p>■ 11: 4.0x</p>
                    <p>■ 10: 3.0x</p>
                    <p>■ 01: 2.0x</p>
                    <p>■ 00: 1.0x, Design default</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[5:2]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>PLLPTUNE
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0xC
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>PLL Proportional Path Tune</p>
                    <p>Reserved</p>
                    <p>This signal should be set to the Design default.</p>
                    <p>■ 1111: 11.5x</p>
                    <p>■ 1110: 11.0x</p>
                    <p>■ 1101: 10.5x</p>
                    <p>
■ 1100: 10.0x, Design default</p>
                    <p>
■ 1011: 9.5x</p>
                    <p>
■ 1010: 9.0x</p>
                    <p>
■ 1001: 8.5x</p>
                    <p>
■ 1000: 8.0x</p>
                    <p>
■ 0111: 7.5x</p>
                    <p>
■ 0110: 7.0x</p>
                    <p>
■ 0101: 6.5x</p>
                    <p>
■ 0100: 6.0x</p>
                    <p>
■ 0011: 5.5x</p>
                    <p>
■ 0010: 5.0x</p>
                    <p>
■ 0001: 4.5x</p>
                    <p>
■ 0000: 4.0x</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[6:6]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>PLLBTUNE
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>PLL Bandwidth adjustment</p>
                    <p>This adjustment doubles the bandwidth of the PLL as needed for some input reference clock frequencies.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[9:7]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>COMPDISTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Disconnect Threshold Adjustment</p>
                    <p>This bus adjusts the voltage level for the threshold used to</p>
                    <p>detect a</p>
                    <p>disconnect event at the host.</p>
                    <p>■ 111: +6.60%</p>
                    <p>■ 110: +4.72%</p>
                    <p>■ 101: +3.05%</p>
                    <p>■ 100: +1.34%</p>
                    <p>■ 011: 0, Design default</p>
                    <p>■ 010: -1.60%</p>
                    <p>■ 001: -2.99%</p>
                    <p>■ 000: -4.49%</p>
                    <p>If this bus is not used, leave it at the default setting.</p>
                    <p>When the PHY is in a HOST role where the HOSTDISCONNECT0 signal</p>
                    <p>is used, any adjustment of the HS transmit voltage level tune</p>
                    <p>bits (TXVREFTUNE0[3:0]) might also necessitate a change to the</p>
                    <p>HS disconnect detection threshold tune bits</p>
                    <p>(COMPDISTUNE0[2:0]).</p>
                    <p>This change might be required because the HS disconnect detection threshold might need to be increased (or decreased) if the HS transmit voltage level is increased (or decreased).</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[12:10]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>SQRXTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x2
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Squelch Threshold Adjustment</p>
                    <p>This bus adjusts the voltage level for the threshold used to</p>
                    <p>detect</p>
                    <p>valid high-speed data.</p>
                    <p>■ 111: -50.06%</p>
                    <p>■ 110: -39.33%</p>
                    <p>■ 101: -29.88%</p>
                    <p>■ 100: -19.98%</p>
                    <p>■ 011: -9.69%</p>
                    <p>■ 010: 0, Design default</p>
                    <p>■ 001: +9.83%</p>
                    <p>■ 000: +19.9%</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[14:13]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>VDATREFTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Data Detect Voltage Adjustment</p>
                    <p>This bus adjusts the threshold voltage level (Vdat_ref) used to</p>
                    <p>detect</p>
                    <p>data during charger type detection.</p>
                    <p>■ 11: -20.49%</p>
                    <p>■ 10: -10.15%</p>
                    <p>■ 01: 0, Design default</p>
                    <p>■ 00: +10.13%</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[17:15]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>OTGTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>VBUS Valid Threshold Adjustment</p>
                    <p>This bus adjusts the voltage level for the VBUS Valid threshold.</p>
                    <p>■ 111: +11.98%</p>
                    <p>■ 110: +8.93%</p>
                    <p>■ 101: +6.10%</p>
                    <p>■ 100: +3.05%</p>
                    <p>■ 011: 0, Design default</p>
                    <p>■ 010: -3.05%</p>
                    <p>■ 001: -5.88%</p>
                    <p>■ 000: -8.93%</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[19:18]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXHSXVTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Transmitter High-Speed Crossover Adjustment</p>
                    <p>This bus adjusts the voltage at which the DP0 and DM0 signals</p>
                    <p>cross</p>
                    <p>while transmitting in HS mode.</p>
                    <p>■ 11: 0, Default setting</p>
                    <p>■ 10: +13.51 mV</p>
                    <p>■ 01: -13.6 mV</p>
                    <p>■ 00: Reserved</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[23:20]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXFSLSTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>FS/LS Source Impedance Adjustment</p>
                    <p>This bus adjusts the low- and full-speed single-ended source</p>
                    <p>impedance while driving high. The following adjustment values</p>
                    <p>are</p>
                    <p>based on nominal process, voltage, and temperature.</p>
                    <p>■ 1111: -10.97%</p>
                    <p>■ 0111: -5.83%</p>
                    <p>■ 0011: 0, Design default</p>
                    <p>■ 0001: +6.57%</p>
                    <p>■ 0000: +14.06%</p>
                    <p>All other bit settings are reserved.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[27:24]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXVREFTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>HS DC Voltage Level Adjustment</p>
                    <p>This bus adjusts the high-speed DC level voltage.</p>
                    <p>■ 1111: +30.64%</p>
                    <p>■ 1110: +28.03%</p>
                    <p>■ 1101: +25.43%</p>
                    <p>■ 1100: +22.82%</p>
                    <p>■ 1011: +20.39%</p>
                    <p>■ 1010: +17.77%</p>
                    <p>■ 1001: +15.18%</p>
                    <p>■ 1000: +12.56%</p>
                    <p>■ 0111: +10.27%</p>
                    <p>■ 0110: +7.65%</p>
                    <p>■ 0101: +5.05%</p>
                    <p>■ 0100: +2.43%</p>
                    <p>■ 0011: 0, Design default</p>
                    <p>■ 0010: -2.62%</p>
                    <p>■ 0001: -5.22%</p>
                    <p>■ 0000: -7.85%</p>
                    <p>When the PHY is in a HOST role where the HOSTDISCONNECT0 signal is used, any adjustment of the HS transmit voltage level tune 
  bits (TXVREFTUNE0[3:0]) might also necessitate a change to the HS disconnect detection threshold tune bits</p>
                    <p>(COMPDISTUNE0[2:0]).</p>
                    <p>This change might be required because the HS disconnect detection threshold might need to be increased (or decreased) if the HS transmit voltage level is increased (or decreased).</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[29:28]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXRISETUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>HS Transmitter Rise/Fall Time Adjustment</p>
                    <p>This bus adjusts the rise/fall times of the high-speed waveform.</p>
                    <p>■ 11: -3.25%</p>
                    <p>■ 10: -1.78%</p>
                    <p>■ 01: 0, Design default</p>
                    <p>■ 00: +2.45%</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[31:30]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXRESTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>USB Source Impedance Adjustment</p>
                    <p>In some applications, there can be significant series resistance</p>
                    <p>on the D+ and D- paths between the transceiver and cable. This</p>
                    <p>bus adjusts the driver source impedance to compensate for added</p>
                    <p>series resistance on the USB.</p>
                    <p>Note: Any setting other than the default can result in source</p>
                    <p>impedance variation across process, voltage, and temperature</p>
                    <p>conditions that does not meet USB 2.0 specification limits.</p>
                    <p>■ 11: Source impedance is decreased by approximately -5.94 ohm</p>
                    <p>■ 10: Source impedance is decreased by approximately -2.61 ohm</p>
                    <p>■ 01: 0, Design default</p>
                    <p>■ 00: Source impedance is increased by approximately +2.91 ohm</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000004
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[1:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXPREEMPAMPTUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>HS Transmitter Pre-Emphasis Current Control</p>
                    <p>This signal controls the amount of current sourced to DP0 and</p>
                    <p>DM0 after a J-to-K or K-to-J transition. The HS Transmitter</p>
                    <p>pre- emphasis current is defined in terms of unit amounts. One</p>
                    <p>unit amount is approximately 600 uA and is defined as 1X</p>
                    <p>pre-emphasis current.</p>
                    <p>11: HS Transmitter pre-emphasis circuit sources 3x pre-emphasis</p>
                    <p>current.</p>
                    <p>10: HS Transmitter pre-emphasis circuit sources 2x pre-emphasis</p>
                    <p>current.</p>
                    <p>01: HS Transmitter pre-emphasis circuit sources 1x pre-emphasis</p>
                    <p>current.</p>
                    <p>00: (design default) HS Transmitter pre-emphasis circuit is</p>
                    <p>disable.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[2:2]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXPREEMPPULSETUNE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>HS Transmitter Pre-Emphasis Duration Control</p>
                    <p>This signal controls the duration for which the HS pre-emphasis</p>
                    <p>current is sourced onto DP0 or DM0. The HS Transmitter</p>
                    <p>pre-emphasis duration is defined in terms fo unit amounts. One</p>
                    <p>unit of pre-emphasis duration is approximately 580 ps and is</p>
                    <p>defined as 1x pre-emphasis duration. This signal is valid only</p>
                    <p>if either TXPREEMPAMTUNE0[1] or TXPREEMPAMPTUNE0[0] is set to</p>
                    <p>1'b1.</p>
                    <p>1: 1x, short pre-emphasis current duration.</p>
                    <p>0: (design default): 2x, long pre-emphasis current duration.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:3]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>VBUSVLDEXTSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>External VBUS Valid Select</p>
                    <p>This signal selects either the VBUSVLDEXT0 input or the internal</p>
                    <p>Session Valid comparator to detect whether the VBUS signal on</p>
                    <p>the USB cable is valid and assert the DP0 pull-up resistor. The</p>
                    <p>activation of the DP0 pull-up resistor also depends on the state</p>
                    <p>of XCVRSEL0[1:0], OPMODE[1:0], TERMSEL0, DPPULLDOWN0 and</p>
                    <p>DMPULLDOWN0.</p>
                    <p>1: The VBUSVLDEXT0 input is used to assert the DP0 pull-up</p>
                    <p>resistor.</p>
                    <p>0: The internal Session Valid comparator is used to assert the</p>
                    <p>DP0 pull-up resistor.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[4:4]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>OTGDISABLE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>OTG Block Disable</p>
                    <p>This signal powers down the VBUS Valid comparator, but not the</p>
                    <p>Session Valid comparator, nor the ID detection circuitry. To</p>
                    <p>save power, if the application does not use the OTG function,</p>
                    <p>this input can be set high.</p>
                    <p>1: The OTG block is powered down.</p>
                    <p>0: The OTG block is powered up.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[5:5]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXBITSTUFFEN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Low-Byte Transmit Bit-Stuffing Enable</p>
                    <p>This controller signal controls bit-stuffing on DATAIN0[7:0]</p>
                    <p>when OPMODE0[1:0] = 2'b11.</p>
                    <p>1: Bit stuffing is enable.</p>
                    <p>0: Bit stuffing is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[6:6]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TXBITSTUFFENH0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>High-Byte Transmit Bit-Stuffing Enable</p>
                    <p>This controller signal controls bit-stuffing on DATAIN0[15:8]</p>
                    <p>when OPMODE0[1:0] = 2'b11.</p>
                    <p>1: Bit stuffing is enable.</p>
                    <p>0: Bit stuffing is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[7:7]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>CHRGSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Battery Charging Source Select</p>
                    <p>Determines whether current is sourced onto or sunk from DP0 or DM0.</p>
                    <p>The definitions shown below apply when CHRGSRCPUENB0[1:0] = 2'b00.</p>
                    <p>1: Data source voltage (VDAT_SRC) is sourced onto DM0 and sunk from DP0.</p>
                    <p>0: Data source voltage (VDAT_SRC) is sourced onto DP0 and sunk from DM0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[8:8]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>VDATDETENB0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Battery Charging Attach/Connect Detection Enable</p>
                    <p>Enables or disables attach/connect detection.</p>
                    <p>1: Data detect voltage (CHG_DET) is enabled.</p>
                    <p>0: Data detect voltage (CHG_DET) is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[9:9]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>VDATSRCENB0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Battery Charging Source Select</p>
                    <p>Enables or disables sourcing for battery charging.</p>
                    <p>1: Data source voltage (VDAT_SRC) is enabled.</p>
                    <p>0: Data source voltage (VDAT_SRC) is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[10:10]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>DCDENB0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Enhanced Data Contact Detection Enable</p>
                    <p>Enable current sourcing on the D+ line. For special</p>
                    <p>applications, the IDP_SRC control and the RDM_DWN control are</p>
                    <p>separated. For standard DCD operation in accordance with the</p>
                    <p>Battery Charger v1.2 specification, simultaneously set</p>
                    <p>DCDENB0=1'b1 (to enable IDP_SRC) and set DMPULLDOWN0=1'b1 (to</p>
                    <p>enable RDM_DWN). Set both signals to 1'b0 when DCD is</p>
                    <p>completed.</p>
                    <p>1: IDP_SRC current is sourced onto DP0.</p>
                    <p>0: IDP_SRC current is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[11:11]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>BYPASSDPDATA0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Data for DP0 Transmitter Digital Bypass</p>
                    <p>In Transmitter Digital Bypass mode, this signal provides the</p>
                    <p>data that is transmitted on DP0 (when HSXCVREXTCTL0 = 1'b0), or</p>
                    <p>DP0 and DM0 (when HSXCVREXTCTL0 = 1'b1). To use this signal, the</p>
                    <p>BYPASSSEL0 must be 1'b1. When HSXCVREXTCTL0 = 1'b0, the FS/LS</p>
                    <p>driver is used and outputs the following FS/LS states:</p>
                    <p>1: DP0 FS/LS driver drives to a high state.</p>
                    <p>0: DP0 FS/LS driver drives to a low state.</p>
                    <p>When HSXCVREXTCTL0 = 1'b1, this signal controls the HS driver on</p>
                    <p>both DP0 and DM0. The HS driver is used and outputs the</p>
                    <p>following HS state:.</p>
                    <p>1: HS driver transmits J.</p>
                    <p>0: HS driver transmits K.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[12:12]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>BYPASSDMDATA0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Data for DM0 Transmitter Digital Bypass</p>
                    <p>In Transmitter Digital Bypass mode, this signal provides the</p>
                    <p>data that is transmitted on DM0 (when HSXCVREXTCTL0 = 1'b0), or</p>
                    <p>DP0 and DM0 (when HSXCVREXTCTL0 = 1'b1). To use this signal, the</p>
                    <p>BYPASSSEL0 must be 1'b1. When HSXCVREXTCTL0 = 1'b0, the FS/LS</p>
                    <p>driver is used and outputs the following FS/LS states:</p>
                    <p>1: DP0 FS/LS driver drives to a high state.</p>
                    <p>0: DP0 FS/LS driver drives to a low state.</p>
                    <p>When HSXCVREXTCTL0 = 1'b1, set this signal to 0. If Transmitter</p>
                    <p>Digital Bypass mode is not used, tie this input to 0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[13:13]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>BYPASSDPEN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>DP0 Transmitter Digital Bypass Enable</p>
                    <p>Enables/disables the DP0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0),</p>
                    <p>or the DP0 and DM0 HS driver (if HSXCVREXTCTL0 = 1'b1) in</p>
                    <p>Transmitter Digital Bypass mode. FS mode is standard UART mode.</p>
                    <p>HS mode is provided for proprietary HS tests. To use either of</p>
                    <p>these modes, BYPASSEL0 must be 1'b1.</p>
                    <p>1: DP0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0), or DP0 and DM0 HS</p>
                    <p>driver (if HSXCVREXTCTL0 = 1'b1) is enabled and driven with the</p>
                    <p>BYPASSDPDATA0 signal.</p>
                    <p>0: DP0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0), or DP0 and DM0 HS</p>
                    <p>driver (if HSXCVREXTCTL0 = 1'b1) is disable in Transmitter</p>
                    <p>Digital Bypass mode.</p>
                    <p>The PHY does not re-clock the transmit data before outputting on</p>
                    <p>DP0 or DM0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[14:14]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>BYPASSDMEN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>DM0 Transmitter Digital Bypass Enable</p>
                    <p>Enables/disables the DM0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0),</p>
                    <p>or the DP0 and DM0 HS driver (if HSXCVREXTCTL0 = 1'b1) in</p>
                    <p>Transmitter Digital Bypass mode. FS mode is standard UART mode.</p>
                    <p>HS mode is provided for proprietary HS tests. To use either of</p>
                    <p>these modes, BYPASSEL0 must be 1'b1.</p>
                    <p>1: DM0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0), or DP0 and DM0 HS</p>
                    <p>driver (if HSXCVREXTCTL0 = 1'b1) is enabled and driven with the</p>
                    <p>BYPASSDPDATA0 signal.</p>
                    <p>0: DM0 FS/LS driver (if HSXCVREXTCTL0 = 1'b0), or DP0 and DM0 HS</p>
                    <p>driver (if HSXCVREXTCTL0 = 1'b1) is disable in Transmitter</p>
                    <p>Digital Bypass mode.</p>
                    <p>The PHY does not re-clock the transmit data before outputting on</p>
                    <p>DP0 or DM0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[15:15]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>BYPASSSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Transmitter Digital Bypass Select</p>
                    <p>Enables/disables Transmitter Digital Bypass mode.</p>
                    <p>The standard FS UART mode is selected by setting HSXCVREXTCTL0 =</p>
                    <p>1'b0, and a proprietary HS test mode is selected by setting</p>
                    <p>HSXCVREXTCTL0 = 1'b1.</p>
                    <p>1: Transmitter Digital Bypass mode is enabled.</p>
                    <p>0: Transmitter Digital Bypass mode is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[18:16]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>FSEL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x2
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Reference Clock Frequency Select</p>
                    <p>Selects the USB 2.0 femtoPHY reference clock frequency.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[20:19]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>REFCLKSEL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x2
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Reference Clock Select for PLL Block</p>
                    <p>11: The PLL uses EXTREFCLK as reference.</p>
                    <p>10: The PLL uses CLKCORE as reference.</p>
                    <p>01: Reserved.</p>
                    <p>00: Reserved.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[21:21]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>COMMONONN
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Common Block Power-Down Control</p>
                    <p>This signal controls the power-down signals in the REFCLK_LOGIC,</p>
                    <p>Bias, and PLL blocks when the USB 2.0 femtoPHY is in Suspend, or</p>
                    <p>sleep mode.</p>
                    <p>1: In Suspend mode, the REFCLK_LOGIC, Bias, and PLL blocks are</p>
                    <p>powered down. In Sleep mode, the Bias and PLL blocks are</p>
                    <p>powered down.</p>
                    <p>0: In Suspend mode or Sleep mode, the REFCLK_LOGIC, Bias, and</p>
                    <p>PLL blocks remain powered. With this setting, the input</p>
                    <p>reference clock must remain on and valid during suspend or</p>
                    <p>sleep.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[22:22]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>PORTRESET0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Per-Port Reset</p>
                    <p>When asserted, this signal resets the corresponding port's</p>
                    <p>transmit and receive logic without disabling the clocks within</p>
                    <p>the USB 2.0 femtoPHY.</p>
                    <p>■ 1: The transmit and receive finite state machines (FSMs) are</p>
                    <p>reset, and the line_state logic combinatorially reflects the</p>
                    <p>state of the single-ended receivers.</p>
                    <p>■ 0: The transmit and receive FSMs are operational, and the</p>
                    <p>line_state logic becomes sequential after 11 PHYCLOCK0 cycles.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyE-Column1-Body1">
                    <p>[23:23]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-Body1">
                    <p>VBUSVLDEXT0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-Body1">
                    <p>External VBUS Valid indicator</p>
                    <p>This signal is valid in Device mode and only when the</p>
                    <p>VBUSVLDEXTSEL0 signal is set to 1'b1. VBUSVLDEXT0 indicates</p>
                    <p>whether the VBUS signal on the USB cable is valid. In addition,</p>
                    <p>VBUSVLDEXT0 enables the pull-up resistor on the D+ line.</p>
                    <p>VBUSVLDEXT0 does not change the OTGSESSVLD0 output.</p>
                    <p>1: The VBUS signal is valid, and the pull-up resistor on D+ is</p>
                    <p>enabled.</p>
                    <p>0: The VBUS signal is not valid, and the pull-up resistor on D+</p>
                    <p>is disabled. In Host Mode, this input is not used and can be</p>
                    <p>tie to 0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body2">
                <td class="TableStyle-register_table-BodyH-Column1-Body2">
                    <p>[24:24]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body2">
                    <p>HSXCVREXTCTL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body2">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body2">
                    <p>HS Transceiver Asynchronous Control</p>
                    <p>This signal asynchronously selects the HS transceiver Tx/Rx</p>
                    <p>path. This signal can be used with bypass signals in</p>
                    <p>“UART/Autoresume Signals”.The PHY must be in an HS state with</p>
                    <p>XCVRSEL0[1:0] = 2'b00 and TERMSEL0 = 1'b0.</p>
                    <p>1: HS Tx/Rx path is selected</p>
                    <p>0: FS Tx/Rx path is selected.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body2">
                <td class="TableStyle-register_table-BodyH-Column1-Body2">
                    <p>[25:25]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body2">
                    <p>EFUSESEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body2">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body2">
                    <p>This signal selects between resistor calibration with and without external resistor calibration.</p>
                    <p>■ 0: An external resistor (REXT) connected to TXRTUNE is needed. Internal digital calibration code is based on REXT. This internal code is used to tune the USB 2.0 femtoPHY's high-speed source impedance.</p>
                    <p>■ 1: Enables the internal 200ohm resistor option with 4 bits</p>
                    <p>(RCALCODE0[3:0]) resistance control up to +/-19% allowing the</p>
                    <p>removal of the REXT resistor. This internal digital calibration</p>
                    <p>code is based on REXT. This internal code is used to tune the</p>
                    <p>USB 2.0 femtoPHY's high-speed source impedance.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body2">
                <td class="TableStyle-register_table-BodyH-Column1-Body2">
                    <p>[29:26]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body2">
                    <p>RCALCODE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body2">
                    <p>0x8
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body2">
                    <p>This signal is used to tune the internal 200 ohm resistor or the</p>
                    <p>USB 2.0 femtoPHY's DP0 and DM0 high-speed source impedance.</p>
                    <p>■ When RTUNESEL0=1'b1 and EFUSESEL0=1'b1, REXT resistor should</p>
                    <p>be removed, RCALCODE0[3:0] is used to tune internal 200ohm resistor which is used as a reference resistor to calibrate the DP\ &gt;and\ DM\&lt; 45-Ω source impedance. For additional details, refer to "Internal Resistor Method Configuration".</p>
                    <p>	■ When RTUNESEL0=1'b0, RCALCODE0[3:0] is the tuning code for the high-speed DP0 and DM0 source impedance of the USB 2.0 femtoPHY. The input values for this bus could be driven by ATE</p>
                    <p>during characterization or production, and by an EFUSE block</p>
                    <p>during product operation. All values from 4'b1111 to 4'b0000</p>
                    <p>are valid. For additional details, refer to "RTUNE Settings and</p>
                    <p>Usage"</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body2">
                <td class="TableStyle-register_table-BodyH-Column1-Body2">
                    <p>[30:30]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body2">
                    <p>RTUNESEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body2">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body2">
                    <p>This signal selects the tuning method for the high-speed DP\ &gt;\</p>
                    <p>\ \ \ \ and\ DM\&lt; source impedance of the USB 2.0 femtoPHY.</p>
                    <p>■ 1: Internal digital calibration code is used for tuning the</p>
                    <p>highspeed source impedance. When EFUSESEL0=1'b0, external</p>
                    <p>resistor (REXT) connected to TXRTUNE is used to generate</p>
                    <p>internal digital calibration code; when EFUSESEL0=1'b1,</p>
                    <p>internal 200ohm resistor is used to generate internal digital</p>
                    <p>calibration code.</p>
                    <p>■ 0: The RCALCODE0[3:0] value is used for tuning the</p>
                    <p>high-speed source impedance.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL2
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000008
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>ATERESET
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[1:1]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>SIDDQ
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>IDDQ Test Enable/Retention Mode</p>
                    <p>This test signal enables you to perform IDDQ testing/retention</p>
                    <p>mode by powering down all analog blocks. Before asserting</p>
                    <p>SIDDQ, ensure that TESTBURNIN is set to 1'b0, and RETENABLEN is</p>
                    <p>set to 1'b1.</p>
                    <p>1: The analog blocks are powered down.</p>
                    <p>0: The analog blocks are powered up.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:2]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>VATESTENB
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Analog Test Pin Select</p>
                    <p>Enable analog test voltages to be placed on either the</p>
                    <p>ANALOGTEST or ID0 pin.</p>
                    <p>11: Reserved. Invalid setting.</p>
                    <p>10: Analog test voltage can be viewed or applied on ANALOGTEST.</p>
                    <p>01: Analog test voltages can be viewed or applied on ID0.</p>
                    <p>00: Analog test voltage cannot be viewed or applied on either</p>
                    <p>ANALOGTEST or ID0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[4:4]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LOOPBACKENB0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Loopback Test Enable</p>
                    <p>This signal places the USB 2.0 femtoPHY in Loopback mode, which</p>
                    <p>enables the receive and transmit logic concurrently.</p>
                    <p>1: During data transmission, the receive logic is enabled.</p>
                    <p>0: During data transmission, the receive logic is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[5:5]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTBURNIN
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Burn-in Test Enable</p>
                    <p>This iput enables the build-in, self-burn-in testing function of</p>
                    <p>the PHY. At assertion of this signal, the PHY performs a</p>
                    <p>power-on-reset sequence and then enters HS Loopback mode. In HS</p>
                    <p>Loopback mode, the PHY continues to transmit alternating 1's and</p>
                    <p>0's at the maximum bit rate until TETSBURNIN is deasserted.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[6:6]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>iTestPhy
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>1: enable LPBK_* control registers to USB PHY interface for</p>
                    <p>production test.</p>
                    <p>0: Normal operation. Connect controller with PHY.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL3
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000000C
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[1:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>ss_scaledown_mode
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>This is a USB Controller register.</p>
                    <p>Used to enable simulation acceleration features. Encoded as:</p>
                    <p>0x0: Normal operation</p>
                    <p>0x1: Scales down timers except suspend/resume.</p>
                    <p>0x2: Scales down suspend/resume timers only</p>
                    <p>0x3: Scales down all timers</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[2:2]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>M_HBigEndian
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>This is a USB Controller register.</p>
                    <p>AHB Master Big Endian Mode. Indicates the AHB Endian Mode:</p>
                    <p>0x0: Little Endian.</p>
                    <p>0x1: Big Endian.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:3]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>S_HBigEndian
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>This is a USB Controller register.</p>
                    <p>AHB Slaver Big Endian Mode. Indicates the AHB Endian Mode:</p>
                    <p>0x0: Little Endian.</p>
                    <p>0x1: Big Endian.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[4:4]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>sel_suspend
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>1: utmi_suspend_n &amp; utmi_l1_suspend_n</p>
                    <p>0: utmi_suspend_n</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[5:5]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>sel_debug_clk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>0: 1'b0</p>
                    <p>1: utmi_clk;</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[11:6]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>sel_debug_data
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>0: 16'b0;</p>
                    <p>1~31: debug signals of utmi interface.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[12:12]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>SYS_DMA_DONE
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>System DMA Done.</p>
                    <p>0 Data write not complete</p>
                    <p>1 Data write complete in the system memory for the current DMA</p>
                    <p>write-transfer from the controller.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[13:13]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>dbnce_fltr_bypass
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Bypass Debounce filters for avalid, bvalid, vbusvalid, sessend, iddig signals when enable.</p>
                    <p>1: Enabled.</p>
                    <p>0: Disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[16:14]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>addr_remap
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Address remapping of 128 KB debug space.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL4
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000010
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[17:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>dev_chirp_time_16b
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0xEA60
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>For VELOCE validation, this register is set to 45000</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL5
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000014
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[17:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>dev_chirp_time_8b
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1D4C0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>For VELOCE validation, this register is set to 90000</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL6
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000018
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_SUSPENDM0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Suspend Assertion</p>
                    <p>Asserting this signal suspends the USB 2.0 femtoPHY by</p>
                    <p>tri-stating</p>
                    <p>the transmitter and powering down the USB 2.0 femtoPHY circuits.</p>
                    <p>■ 1: Normal operating mode</p>
                    <p>■ 0: Suspend mode</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[1:1]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_FSXCVROWNER0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+/Serial Interface Select</p>
                    <p>This controller signal enables the UTMI+ or serial interface.</p>
                    <p>■ 1: The TXENABLEN0, FSDATAEXT0, and FSSE0EXT0 inputs drive</p>
                    <p>USB 2.0 femtoPHY data output onto the D+ and D- lines. Data</p>
                    <p>that the USB 2.0 femtoPHY receives from the D+ and D lines</p>
                    <p>appears on the FSVMINUS0 and FSVPLUS0 outputs.</p>
                    <p>■ 0: Data on the D+ and D- lines is transmitted and received</p>
                    <p>through the UTMI+. If FSXCVROWNER0 is not used, set it to 1'b0.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[2:2]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_WORDINTERFACE0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+ Data Bus Width and Clock Select</p>
                    <p>This controller signal selects the data bus width of the UTMI+</p>
                    <p>data buses.</p>
                    <p>■ 1: 16-bit data interface (PHYCLOCK0 frequency is 30 MHz)</p>
                    <p>■ 0: 8-bit data interface (PHYCLOCK0 frequency is 60 MHz)</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:3]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_DPPULLDOWN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>D+ Pull-Down Resistor Enable</p>
                    <p>This controller signal controls the pull-down resistance on the</p>
                    <p>D+ line.</p>
                    <p>■ 1: The pull-down resistance on D+ is enabled.</p>
                    <p>■ 0: The pull-down resistance on D+ is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[4:4]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_DMPULLDOWN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>D- Pull-Down Resistor Enable</p>
                    <p>This controller signal controls the pull-down resistance on the</p>
                    <p>D- line.</p>
                    <p>■ 1: The pull-down resistance on D- is enabled.</p>
                    <p>■ 0: The pull-down resistance on D- is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[5:5]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_DRVVBUS0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>DDrive VBUS</p>
                    <p>This controller signal controls the VBUS Valid comparator. This</p>
                    <p>signal drives 5 V on VBUS through an external charge pump. When</p>
                    <p>OTGDISABLE0 is set to 1'b0 and DRVVBUS0 is asserted, the Bandgap</p>
                    <p>circuitry and VBUS Valid comparator are powered, even in Suspend</p>
                    <p>or Sleep mode.</p>
                    <p>■ 1: The VBUS Valid comparator is enabled.</p>
                    <p>■ 0: The VBUS Valid comparator is disabled.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[6:6]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_IDPULLUP0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Analog ID Input Sample Enable</p>
                    <p>This controller signal controls ID line sampling.</p>
                    <p>■ 1: ID pin sampling is enabled, and the IDDIG0 output is</p>
                    <p>valid.</p>
                    <p>■ 0: ID pin sampling is disabled, and the IDDIG0 output is not</p>
                    <p>valid.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL7
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000001C
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[7:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_DATAIN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+ Data Input Bus, Low Byte</p>
                    <p>If WORDINTERFACE0 = 1'b1, this controller bus receives the low</p>
                    <p>byte of the 16-bit word of transmit data on the UTMI+. If</p>
                    <p>WORDINTERFACE0 = 1'b0, this bus receives the entire 8-bit word</p>
                    <p>of transmit data on the UTMI+. This data is sampled on the next</p>
                    <p>rising edge of PHYCLOCK0 after both TXREADY0 and TXVALID0 are</p>
                    <p>set to 1'b1.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[15:8]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_DATAINH0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+ Data Input Bus, High Byte</p>
                    <p>If WORDINTERFACE0 = 1'b1, this controller bus receives the high</p>
                    <p>byte of the 16-bit transmit data on the UTMI+. If</p>
                    <p>WORDINTERFACE0 = 1'b0, this bus is not valid and must be</p>
                    <p>ignored. This data is sampled on the next rising edge of</p>
                    <p>PHYCLOCK0 after both TXREADY0 and TXVALIDH0 are set to 1'b1.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[16:16]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_TXVALID0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+ Transmit Valid Indicator, Low Byte</p>
                    <p>This controller signal</p>
                    <p>indicates that data on the DATAIN0[7:0] bus is valid.</p>
                    <p>The assertion of TXVALID0 initiates a SYNC pattern on the USB.</p>
                    <p>The deassertion of TXVALID0 initiates an EOP on the USB. The</p>
                    <p>SYNC pattern must be initiated on the USB between one and two</p>
                    <p>PHYCLOCK0 cycles after the assertion of TXVALID0. To enable the</p>
                    <p>FSLSRCV0, FSVPLUS0, and FSVMINUS0 outputs, TXVALID0 must be set</p>
                    <p>to 1'b0</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[17:17]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_TXVALIDH0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>UTMI+ Transmit Valid Indicator, High Byte</p>
                    <p>This controller signal indicates that data on the DATAINH0[7:0]</p>
                    <p>bus (high byte) is valid.This signal is valid only in 16-bit</p>
                    <p>Data mode (WORDINTERFACE0 =</p>
                    <p>1'b1). If this signal is not used, tie it low.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[19:18]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_OPMODE
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Set OPMODE for USB PHY in BIST mode.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[21:20]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_XCVRSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Transceiver Select</p>
                    <p>This controller bus selects the HS, FS, or LS Transceiver.</p>
                    <p>■ 11: Sends an LS packet on an FS bus or receives an LS</p>
                    <p>packet.</p>
                    <p>■ 10: LS Transceiver</p>
                    <p>■ 01: FS Transceiver</p>
                    <p>■ 00: HS Transceiver</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[22:22]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_TERMSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>USB Termination Select</p>
                    <p>This controller signal sets the USB 2.0 femtoPHY's terminations</p>
                    <p>to FS or HS.</p>
                    <p>■ 1: Full-speed terminations are enabled.</p>
                    <p>■ 0: High-speed terminations are enabled.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_CTRL8
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000020
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>LPBK_update
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1"> </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_PHY_RB
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000024
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>CHGDET0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1"> </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Battery Charger Detection Output</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_TESTCLK0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000028
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTCLK0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Clocking Signal for TESTDATAIN0[7:0]</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_TESTDATAOUTSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000002C
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTDATAOUTSEL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Test Data Out Select</p>
                    <p>This test signal determines which signals appear on</p>
                    <p>TESTDATAOUT[3:0].</p>
                    <p>1: Mode-defined test register contents are output.</p>
                    <p>0: Mode-defined, internally generated signals are output.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_TESTDATAIN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000030
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[7:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTDATAIN0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Test Data Write Bus</p>
                    <p>This test bus holds test data to be written to the USB 2.0</p>
                    <p>femtoPHY. Test data is presented on bits[3:0], and the</p>
                    <p>corresponding write enable is presented on bits[7:4].</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_TESTADDR
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000034
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTADDR
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Test interface Register Address</p>
                    <p>This bus specifies the register address for writing to or</p>
                    <p>reading from test interface register.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_TESTDATAOUT0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000038
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>TESTDATAOUT0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>Test Data Read Bus.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(WOC-)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_IntStatus
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000003C
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>hird_vld
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>The interrupt status of dev_hird_vld_tgl.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_IntMask
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000040
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>IntMask
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>0: do not mask out interrupt bit</p>
                    <p>1: mask out interrupt bit, register can be updated by hardware,</p>
                    <p>but interrupt will not be generated.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_IntEnable
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000044
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[0:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>IntEnable
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>0: disable interrupt bit, register will not be updated by</p>
                    <p>hardware</p>
                    <p>1: enable interrupt bit</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>usbPHY_USB_RB
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000048
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body1">
                <td class="TableStyle-register_table-BodyH-Column1-Body1">
                    <p>[3:0]
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body1">
                    <p>dev_hird_rcvd
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body1">
                    <p>0x0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body1">
                    <p>This signal indicates the latest HIRD received from the host by the device core.</p>
                </td>
            </tr>
        </table>
    </body>
</html>