// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "Vtop__Syms.h"
#include "Vtop.h"
#include "Vtop___024root.h"
#include "Vtop___024unit.h"
#include "Vtop_sky130_sram_2kbyte_1rw1r_32x512_8.h"

// FUNCTIONS
Vtop__Syms::~Vtop__Syms()
{

    // Tear down scope hierarchy
    __Vhier.remove(0, &__Vscope_soc_sram);
    __Vhier.remove(&__Vscope_soc_sram, &__Vscope_soc_sram__i_core);
    __Vhier.remove(&__Vscope_soc_sram, &__Vscope_soc_sram__i_memory);
    __Vhier.remove(&__Vscope_soc_sram, &__Vscope_soc_sram__i_reg_file);
    __Vhier.remove(&__Vscope_soc_sram, &__Vscope_soc_sram__sram);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_csr);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_decode_stage);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_dmem_obi_driver);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_exec_stage);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_fetch_stage);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_fwd_unit);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_hazard_unit);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_imem_obi_driver);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_mem_slice_stage);
    __Vhier.remove(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_wb_stage);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_decode_stage, &__Vscope_soc_sram__i_core__i_decode_stage__i_decoder);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_decode_stage, &__Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_alu);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_fetch_stage, &__Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_fwd_unit, &__Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit);
    __Vhier.remove(&__Vscope_soc_sram__i_core__i_fwd_unit, &__Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1);
    __Vhier.remove(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1);

}

Vtop__Syms::Vtop__Syms(VerilatedContext* contextp, const char* namep, Vtop* modelp)
    : VerilatedSyms{contextp}
    // Setup internal state of the Syms class
    , __Vm_modelp{modelp}
    // Setup module instances
    , TOP{this, namep}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[0].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[10].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[11].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[12].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[13].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[14].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[15].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[16].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[17].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[18].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[19].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[1].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[20].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[21].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[22].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[23].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[2].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[3].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[4].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[5].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[6].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[7].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[8].sram1")}
    , TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1{this, Verilated::catName(namep, "soc_sram.sram.genblk1[9].sram1")}
{
    // Configure time unit / time precision
    _vm_contextp__->timeunit(-9);
    _vm_contextp__->timeprecision(-12);
    // Setup each module's pointers to their submodules
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1;
    TOP.__PVT__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1 = &TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1;
    // Setup each module's pointer back to symbol table (for public functions)
    TOP.__Vconfigure(true);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.__Vconfigure(true);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.__Vconfigure(false);
    TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.__Vconfigure(false);
    // Setup scopes
    __Vscope_TOP.configure(this, name(), "TOP", "TOP", 0, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram.configure(this, name(), "soc_sram", "soc_sram", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core.configure(this, name(), "soc_sram.i_core", "i_core", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_csr.configure(this, name(), "soc_sram.i_core.i_csr", "i_csr", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_decode_stage.configure(this, name(), "soc_sram.i_core.i_decode_stage", "i_decode_stage", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.configure(this, name(), "soc_sram.i_core.i_decode_stage.i_decoder", "i_decoder", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.configure(this, name(), "soc_sram.i_core.i_decode_stage.i_immed_gen", "i_immed_gen", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_dmem_obi_driver.configure(this, name(), "soc_sram.i_core.i_dmem_obi_driver", "i_dmem_obi_driver", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_exec_stage.configure(this, name(), "soc_sram.i_core.i_exec_stage", "i_exec_stage", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_exec_stage__i_alu.configure(this, name(), "soc_sram.i_core.i_exec_stage.i_alu", "i_alu", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.configure(this, name(), "soc_sram.i_core.i_exec_stage.i_branch_gen", "i_branch_gen", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.configure(this, name(), "soc_sram.i_core.i_exec_stage.i_mem_prep", "i_mem_prep", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_fetch_stage.configure(this, name(), "soc_sram.i_core.i_fetch_stage", "i_fetch_stage", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.configure(this, name(), "soc_sram.i_core.i_fetch_stage.i_prog_cntr", "i_prog_cntr", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_fwd_unit.configure(this, name(), "soc_sram.i_core.i_fwd_unit", "i_fwd_unit", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.configure(this, name(), "soc_sram.i_core.i_fwd_unit.rs1_fwd_unit", "rs1_fwd_unit", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.configure(this, name(), "soc_sram.i_core.i_fwd_unit.rs2_fwd_unit", "rs2_fwd_unit", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_hazard_unit.configure(this, name(), "soc_sram.i_core.i_hazard_unit", "i_hazard_unit", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_imem_obi_driver.configure(this, name(), "soc_sram.i_core.i_imem_obi_driver", "i_imem_obi_driver", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_mem_slice_stage.configure(this, name(), "soc_sram.i_core.i_mem_slice_stage", "i_mem_slice_stage", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_core__i_wb_stage.configure(this, name(), "soc_sram.i_core.i_wb_stage", "i_wb_stage", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_memory.configure(this, name(), "soc_sram.i_memory", "i_memory", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__i_reg_file.configure(this, name(), "soc_sram.i_reg_file", "i_reg_file", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram.configure(this, name(), "soc_sram.sram", "sram", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__0__KET__.configure(this, name(), "soc_sram.sram.genblk1[0]", "genblk1[0]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[0].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__10__KET__.configure(this, name(), "soc_sram.sram.genblk1[10]", "genblk1[10]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[10].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__11__KET__.configure(this, name(), "soc_sram.sram.genblk1[11]", "genblk1[11]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[11].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__12__KET__.configure(this, name(), "soc_sram.sram.genblk1[12]", "genblk1[12]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[12].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__13__KET__.configure(this, name(), "soc_sram.sram.genblk1[13]", "genblk1[13]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[13].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__14__KET__.configure(this, name(), "soc_sram.sram.genblk1[14]", "genblk1[14]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[14].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__15__KET__.configure(this, name(), "soc_sram.sram.genblk1[15]", "genblk1[15]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[15].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__16__KET__.configure(this, name(), "soc_sram.sram.genblk1[16]", "genblk1[16]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[16].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__17__KET__.configure(this, name(), "soc_sram.sram.genblk1[17]", "genblk1[17]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[17].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__18__KET__.configure(this, name(), "soc_sram.sram.genblk1[18]", "genblk1[18]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[18].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__19__KET__.configure(this, name(), "soc_sram.sram.genblk1[19]", "genblk1[19]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[19].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__1__KET__.configure(this, name(), "soc_sram.sram.genblk1[1]", "genblk1[1]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[1].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__20__KET__.configure(this, name(), "soc_sram.sram.genblk1[20]", "genblk1[20]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[20].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__21__KET__.configure(this, name(), "soc_sram.sram.genblk1[21]", "genblk1[21]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[21].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__22__KET__.configure(this, name(), "soc_sram.sram.genblk1[22]", "genblk1[22]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[22].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__23__KET__.configure(this, name(), "soc_sram.sram.genblk1[23]", "genblk1[23]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[23].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__2__KET__.configure(this, name(), "soc_sram.sram.genblk1[2]", "genblk1[2]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[2].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__3__KET__.configure(this, name(), "soc_sram.sram.genblk1[3]", "genblk1[3]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[3].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__4__KET__.configure(this, name(), "soc_sram.sram.genblk1[4]", "genblk1[4]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[4].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__5__KET__.configure(this, name(), "soc_sram.sram.genblk1[5]", "genblk1[5]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[5].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__6__KET__.configure(this, name(), "soc_sram.sram.genblk1[6]", "genblk1[6]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[6].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__7__KET__.configure(this, name(), "soc_sram.sram.genblk1[7]", "genblk1[7]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[7].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__8__KET__.configure(this, name(), "soc_sram.sram.genblk1[8]", "genblk1[8]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[8].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__genblk1__BRA__9__KET__.configure(this, name(), "soc_sram.sram.genblk1[9]", "genblk1[9]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.configure(this, name(), "soc_sram.sram.genblk1[9].sram1", "sram1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_soc_sram__sram__unnamedblk1.configure(this, name(), "soc_sram.sram.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);

    // Set up scope hierarchy
    __Vhier.add(0, &__Vscope_soc_sram);
    __Vhier.add(&__Vscope_soc_sram, &__Vscope_soc_sram__i_core);
    __Vhier.add(&__Vscope_soc_sram, &__Vscope_soc_sram__i_memory);
    __Vhier.add(&__Vscope_soc_sram, &__Vscope_soc_sram__i_reg_file);
    __Vhier.add(&__Vscope_soc_sram, &__Vscope_soc_sram__sram);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_csr);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_decode_stage);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_dmem_obi_driver);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_exec_stage);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_fetch_stage);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_fwd_unit);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_hazard_unit);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_imem_obi_driver);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_mem_slice_stage);
    __Vhier.add(&__Vscope_soc_sram__i_core, &__Vscope_soc_sram__i_core__i_wb_stage);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_decode_stage, &__Vscope_soc_sram__i_core__i_decode_stage__i_decoder);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_decode_stage, &__Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_alu);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_exec_stage, &__Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_fetch_stage, &__Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_fwd_unit, &__Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit);
    __Vhier.add(&__Vscope_soc_sram__i_core__i_fwd_unit, &__Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1);
    __Vhier.add(&__Vscope_soc_sram__sram, &__Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1);

    // Setup export functions
    for (int __Vfinal = 0; __Vfinal < 2; ++__Vfinal) {
        __Vscope_TOP.varInsert(__Vfinal,"boot_sel_soft_i", &(TOP.boot_sel_soft_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"boot_sel_src_i", &(TOP.boot_sel_src_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_interrupt_o", &(TOP.caravel_interrupt_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wb_rst_i", &(TOP.caravel_wb_rst_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_ack_o", &(TOP.caravel_wbs_ack_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_adr_i", &(TOP.caravel_wbs_adr_i), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_cyc_i", &(TOP.caravel_wbs_cyc_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_dat_i", &(TOP.caravel_wbs_dat_i), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_dat_o", &(TOP.caravel_wbs_dat_o), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_sel_i", &(TOP.caravel_wbs_sel_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_stb_i", &(TOP.caravel_wbs_stb_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"caravel_wbs_we_i", &(TOP.caravel_wbs_we_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"clk_i", &(TOP.clk_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"gpio_i", &(TOP.gpio_i), false, VLVT_UINT64,VLVD_IN|VLVF_PUB_RW,1 ,37,0);
        __Vscope_TOP.varInsert(__Vfinal,"gpio_o", &(TOP.gpio_o), false, VLVT_UINT64,VLVD_OUT|VLVF_PUB_RW,1 ,37,0);
        __Vscope_TOP.varInsert(__Vfinal,"gpio_oeb_no", &(TOP.gpio_oeb_no), false, VLVT_UINT64,VLVD_OUT|VLVF_PUB_RW,1 ,37,0);
        __Vscope_TOP.varInsert(__Vfinal,"la_data_i", &(TOP.la_data_i), false, VLVT_WDATA,VLVD_IN|VLVF_PUB_RW,1 ,127,0);
        __Vscope_TOP.varInsert(__Vfinal,"la_data_o", &(TOP.la_data_o), false, VLVT_WDATA,VLVD_OUT|VLVF_PUB_RW,1 ,127,0);
        __Vscope_TOP.varInsert(__Vfinal,"la_oe_no", &(TOP.la_oe_no), false, VLVT_WDATA,VLVD_IN|VLVF_PUB_RW,1 ,127,0);
        __Vscope_TOP.varInsert(__Vfinal,"rst_ni", &(TOP.rst_ni), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"sram_mux_sel_i", &(TOP.sram_mux_sel_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"_unused", &(TOP.soc_sram__DOT___unused), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"boot_sel_soft_i", &(TOP.soc_sram__DOT__boot_sel_soft_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"boot_sel_src_i", &(TOP.soc_sram__DOT__boot_sel_src_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_addr", &(TOP.soc_sram__DOT__caravel_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_be", &(TOP.soc_sram__DOT__caravel_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_gnt", &(TOP.soc_sram__DOT__caravel_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_interrupt_o", &(TOP.soc_sram__DOT__caravel_interrupt_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_rdata", &(TOP.soc_sram__DOT__caravel_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_req", &(TOP.soc_sram__DOT__caravel_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_rvalid", &(TOP.soc_sram__DOT__caravel_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wb_rst_i", &(TOP.soc_sram__DOT__caravel_wb_rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_ack_o", &(TOP.soc_sram__DOT__caravel_wbs_ack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_adr_i", &(TOP.soc_sram__DOT__caravel_wbs_adr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_cyc_i", &(TOP.soc_sram__DOT__caravel_wbs_cyc_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_dat_i", &(TOP.soc_sram__DOT__caravel_wbs_dat_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_dat_o", &(TOP.soc_sram__DOT__caravel_wbs_dat_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_sel_i", &(TOP.soc_sram__DOT__caravel_wbs_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_stb_i", &(TOP.soc_sram__DOT__caravel_wbs_stb_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wbs_we_i", &(TOP.soc_sram__DOT__caravel_wbs_we_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_wdata", &(TOP.soc_sram__DOT__caravel_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"caravel_we", &(TOP.soc_sram__DOT__caravel_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"csr_busy", &(TOP.soc_sram__DOT__csr_busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_addr", &(TOP.soc_sram__DOT__dmem_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_be", &(TOP.soc_sram__DOT__dmem_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_gnt", &(TOP.soc_sram__DOT__dmem_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_rdata", &(TOP.soc_sram__DOT__dmem_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_rdata_1", &(TOP.soc_sram__DOT__dmem_rdata_1), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_rdata_2", &(TOP.soc_sram__DOT__dmem_rdata_2), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_req", &(TOP.soc_sram__DOT__dmem_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_rvalid", &(TOP.soc_sram__DOT__dmem_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_rvalid_1", &(TOP.soc_sram__DOT__dmem_rvalid_1), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_wdata", &(TOP.soc_sram__DOT__dmem_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"dmem_we", &(TOP.soc_sram__DOT__dmem_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_addr", &(TOP.soc_sram__DOT__flash_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_be", &(TOP.soc_sram__DOT__flash_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_gnt", &(TOP.soc_sram__DOT__flash_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_rdata", &(TOP.soc_sram__DOT__flash_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_req", &(TOP.soc_sram__DOT__flash_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_rvalid", &(TOP.soc_sram__DOT__flash_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_wdata", &(TOP.soc_sram__DOT__flash_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"flash_we", &(TOP.soc_sram__DOT__flash_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"gpio_i", &(TOP.soc_sram__DOT__gpio_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,37,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"gpio_o", &(TOP.soc_sram__DOT__gpio_o), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,37,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"gpio_oeb_no", &(TOP.soc_sram__DOT__gpio_oeb_no), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,37,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_addr", &(TOP.soc_sram__DOT__imem_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_be", &(TOP.soc_sram__DOT__imem_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_gnt", &(TOP.soc_sram__DOT__imem_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_rdata", &(TOP.soc_sram__DOT__imem_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_req", &(TOP.soc_sram__DOT__imem_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_rvalid", &(TOP.soc_sram__DOT__imem_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_wdata", &(TOP.soc_sram__DOT__imem_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"imem_we", &(TOP.soc_sram__DOT__imem_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"is_sram_wrap", &(TOP.soc_sram__DOT__is_sram_wrap), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"is_sram_wrap_prev", &(TOP.soc_sram__DOT__is_sram_wrap_prev), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"la_data_i", &(TOP.soc_sram__DOT__la_data_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"la_data_o", &(TOP.soc_sram__DOT__la_data_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"la_oe_no", &(TOP.soc_sram__DOT__la_oe_no), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"m_ext_intr", &(TOP.soc_sram__DOT__m_ext_intr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"mcause", &(TOP.soc_sram__DOT__mcause), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,30,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"p_int_read", &(TOP.soc_sram__DOT__p_int_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_addr", &(TOP.soc_sram__DOT__peripheral_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_be", &(TOP.soc_sram__DOT__peripheral_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_gnt", &(TOP.soc_sram__DOT__peripheral_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_rdata", &(TOP.soc_sram__DOT__peripheral_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_req", &(TOP.soc_sram__DOT__peripheral_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_rvalid", &(TOP.soc_sram__DOT__peripheral_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_wdata", &(TOP.soc_sram__DOT__peripheral_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"peripheral_we", &(TOP.soc_sram__DOT__peripheral_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_port1_reg", &(TOP.soc_sram__DOT__rf_port1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_port2_reg", &(TOP.soc_sram__DOT__rf_port2_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_rs1", &(TOP.soc_sram__DOT__rf_rs1), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_rs2", &(TOP.soc_sram__DOT__rf_rs2), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_wr_data", &(TOP.soc_sram__DOT__rf_wr_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_wr_en", &(TOP.soc_sram__DOT__rf_wr_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rf_wr_reg", &(TOP.soc_sram__DOT__rf_wr_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_addr", &(TOP.soc_sram__DOT__sram_d_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_be", &(TOP.soc_sram__DOT__sram_d_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_gnt", &(TOP.soc_sram__DOT__sram_d_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_addr", &(TOP.soc_sram__DOT__sram_d_muxed_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_be", &(TOP.soc_sram__DOT__sram_d_muxed_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_gnt", &(TOP.soc_sram__DOT__sram_d_muxed_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_rdata", &(TOP.soc_sram__DOT__sram_d_muxed_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_req", &(TOP.soc_sram__DOT__sram_d_muxed_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_rvalid", &(TOP.soc_sram__DOT__sram_d_muxed_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_wdata", &(TOP.soc_sram__DOT__sram_d_muxed_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_muxed_we", &(TOP.soc_sram__DOT__sram_d_muxed_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_rdata", &(TOP.soc_sram__DOT__sram_d_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_req", &(TOP.soc_sram__DOT__sram_d_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_rvalid", &(TOP.soc_sram__DOT__sram_d_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_wdata", &(TOP.soc_sram__DOT__sram_d_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_d_we", &(TOP.soc_sram__DOT__sram_d_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_addr", &(TOP.soc_sram__DOT__sram_i_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_be", &(TOP.soc_sram__DOT__sram_i_be), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_gnt", &(TOP.soc_sram__DOT__sram_i_gnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_rdata", &(TOP.soc_sram__DOT__sram_i_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_req", &(TOP.soc_sram__DOT__sram_i_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_rvalid", &(TOP.soc_sram__DOT__sram_i_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_wdata", &(TOP.soc_sram__DOT__sram_i_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_i_we", &(TOP.soc_sram__DOT__sram_i_we), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"sram_mux_sel_i", &(TOP.soc_sram__DOT__sram_mux_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"timer_intr", &(TOP.soc_sram__DOT__timer_intr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"unused", &(TOP.soc_sram__DOT__unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_soc_sram.varInsert(__Vfinal,"unused2", &(TOP.soc_sram__DOT__unused2), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1, 127,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"boot_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__boot_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"branch_taken", &(TOP.soc_sram__DOT__i_core__DOT__branch_taken), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"csr_busy_o", &(TOP.soc_sram__DOT__i_core__DOT__csr_busy_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"csr_flush", &(TOP.soc_sram__DOT__i_core__DOT__csr_flush), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"csr_hold", &(TOP.soc_sram__DOT__i_core__DOT__csr_hold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"csr_out", &(TOP.soc_sram__DOT__i_core__DOT__csr_out), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"decode_ctrl", &(TOP.soc_sram__DOT__i_core__DOT__decode_ctrl), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"decode_reg_meta", &(TOP.soc_sram__DOT__i_core__DOT__decode_reg_meta), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"decode_reg_meta_updated", &(TOP.soc_sram__DOT__i_core__DOT__decode_reg_meta_updated), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"decode_state", &(TOP.soc_sram__DOT__i_core__DOT__decode_state), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,265,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"decode_valid", &(TOP.soc_sram__DOT__i_core__DOT__decode_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_addr_o", &(TOP.soc_sram__DOT__i_core__DOT__dmem_addr_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_be_o", &(TOP.soc_sram__DOT__i_core__DOT__dmem_be_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_gnt_i", &(TOP.soc_sram__DOT__i_core__DOT__dmem_gnt_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_rd", &(TOP.soc_sram__DOT__i_core__DOT__dmem_rd), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_rdata_i", &(TOP.soc_sram__DOT__i_core__DOT__dmem_rdata_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_req_o", &(TOP.soc_sram__DOT__i_core__DOT__dmem_req_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_rvalid_i", &(TOP.soc_sram__DOT__i_core__DOT__dmem_rvalid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_stall", &(TOP.soc_sram__DOT__i_core__DOT__dmem_stall), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_wdata_o", &(TOP.soc_sram__DOT__i_core__DOT__dmem_wdata_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_we_o", &(TOP.soc_sram__DOT__i_core__DOT__dmem_we_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"dmem_wr", &(TOP.soc_sram__DOT__i_core__DOT__dmem_wr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"exec_ctrl", &(TOP.soc_sram__DOT__i_core__DOT__exec_ctrl), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"exec_reg_meta", &(TOP.soc_sram__DOT__i_core__DOT__exec_reg_meta), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"exec_state", &(TOP.soc_sram__DOT__i_core__DOT__exec_state), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,102,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"exec_valid", &(TOP.soc_sram__DOT__i_core__DOT__exec_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"fetch_ctrl", &(TOP.soc_sram__DOT__i_core__DOT__fetch_ctrl), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"fetch_state", &(TOP.soc_sram__DOT__i_core__DOT__fetch_state), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"fetch_valid", &(TOP.soc_sram__DOT__i_core__DOT__fetch_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_addr_o", &(TOP.soc_sram__DOT__i_core__DOT__imem_addr_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_be_o", &(TOP.soc_sram__DOT__i_core__DOT__imem_be_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_gnt_i", &(TOP.soc_sram__DOT__i_core__DOT__imem_gnt_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_rdata_i", &(TOP.soc_sram__DOT__i_core__DOT__imem_rdata_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_req_o", &(TOP.soc_sram__DOT__i_core__DOT__imem_req_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_rvalid_i", &(TOP.soc_sram__DOT__i_core__DOT__imem_rvalid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_stall", &(TOP.soc_sram__DOT__i_core__DOT__imem_stall), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_wdata_o", &(TOP.soc_sram__DOT__i_core__DOT__imem_wdata_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"imem_we_o", &(TOP.soc_sram__DOT__i_core__DOT__imem_we_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"load_use_stall", &(TOP.soc_sram__DOT__i_core__DOT__load_use_stall), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"m_ext_intr_i", &(TOP.soc_sram__DOT__i_core__DOT__m_ext_intr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mcause_i", &(TOP.soc_sram__DOT__i_core__DOT__mcause_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,30,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mem_ctrl", &(TOP.soc_sram__DOT__i_core__DOT__mem_ctrl), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mem_fwd_data", &(TOP.soc_sram__DOT__i_core__DOT__mem_fwd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mem_reg_meta", &(TOP.soc_sram__DOT__i_core__DOT__mem_reg_meta), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mem_state", &(TOP.soc_sram__DOT__i_core__DOT__mem_state), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,134,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"mem_valid", &(TOP.soc_sram__DOT__i_core__DOT__mem_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"p_int_read_o", &(TOP.soc_sram__DOT__i_core__DOT__p_int_read_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"pc_intr_addr", &(TOP.soc_sram__DOT__i_core__DOT__pc_intr_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"pc_intr_sel", &(TOP.soc_sram__DOT__i_core__DOT__pc_intr_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"pc_target_addr", &(TOP.soc_sram__DOT__i_core__DOT__pc_target_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"pc_target_sel", &(TOP.soc_sram__DOT__i_core__DOT__pc_target_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"pre_intr_pc", &(TOP.soc_sram__DOT__i_core__DOT__pre_intr_pc), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_port1_reg_o", &(TOP.soc_sram__DOT__i_core__DOT__rf_port1_reg_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_port2_reg_o", &(TOP.soc_sram__DOT__i_core__DOT__rf_port2_reg_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_rs1_i", &(TOP.soc_sram__DOT__i_core__DOT__rf_rs1_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_rs2_i", &(TOP.soc_sram__DOT__i_core__DOT__rf_rs2_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_wr_data_o", &(TOP.soc_sram__DOT__i_core__DOT__rf_wr_data_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_wr_en_o", &(TOP.soc_sram__DOT__i_core__DOT__rf_wr_en_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rf_wr_reg_o", &(TOP.soc_sram__DOT__i_core__DOT__rf_wr_reg_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"timer_intr_i", &(TOP.soc_sram__DOT__i_core__DOT__timer_intr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"wb_ctrl", &(TOP.soc_sram__DOT__i_core__DOT__wb_ctrl), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core.varInsert(__Vfinal,"wb_fwd_data", &(TOP.soc_sram__DOT__i_core__DOT__wb_fwd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"addr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__addr_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"csr_busy_o", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_busy_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"csr_data_o", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"csr_flush_o", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"csr_hold_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_hold_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"csr_wr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_wr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"immed_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"immed_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"int_state", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"m_ext_intr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__m_ext_intr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mcause", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mcause_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,30,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mepc", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mie", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mie), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mode_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mode_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mret_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mret_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mstatus", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"mtvec", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"next_pc", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__next_pc), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"p_int_read_o", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__p_int_read_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"pcSource", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__pcSource), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"pc_intr_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"pc_intr_sel", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"rs1", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__rs1), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"stall_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"timer_intr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__timer_intr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_csr.varInsert(__Vfinal,"write_data", &(TOP.soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"alu_a_src", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_a_src), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"alu_b_src", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_b_src), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"alu_op", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_op), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"b_immed", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"branch_op", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__branch_op), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"csr_mret", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"csr_wr", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"decode_state_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,265,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"fetch_state_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__fetch_state_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"i_immed", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"inst_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"j_immed", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"mem_read", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"mem_sign", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"mem_width", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"mem_write", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"pc_src", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__pc_src), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rd_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rd_used", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_used), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"reg_meta_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_port1_reg_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port1_reg_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_port2_reg_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port2_reg_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_rs1_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_rs1_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_rs2_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_rs2_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_wr_en", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rf_wr_src", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_src), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rs1_used", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rs2_used", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"s_immed", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"stage_ctrl_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__stage_ctrl_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"u_immed", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"valid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage.varInsert(__Vfinal,"valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"alu_a_src_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"alu_b_src_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"alu_op_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"branch_op_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"csr_en", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"csr_mret_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_mret_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"csr_wr_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_wr_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"func3", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"func7", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,6,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"func7_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7_unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"inst_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__inst_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"inst_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__inst_unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"mem_read_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_read_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"mem_sign_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_sign_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"mem_width_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_width_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"mem_write_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_write_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"opcode", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,6,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"pc_src_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__pc_src_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"rd_valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rd_valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"rf_wr_en_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_en_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"rf_wr_src_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"rs1_valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs1_valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_decoder.varInsert(__Vfinal,"rs2_valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs2_valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"b_immed_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__b_immed_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"i_immed_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__i_immed_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"inst_i", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__inst_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"inst_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__inst_unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"j_immed_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__j_immed_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"s_immed_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__s_immed_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_decode_stage__i_immed_gen.varInsert(__Vfinal,"u_immed_o", &(TOP.soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__u_immed_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"NS", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__NS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"PS", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"gnt_buf", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_buf), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"gnt_i", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"outstanding_read", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__outstanding_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"rd_i", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rd_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"req_o", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__req_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"rvalid_buf", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_buf), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"rvalid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"stall_o", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_dmem_obi_driver.varInsert(__Vfinal,"wr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__wr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"__unused", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT_____05Funused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"alu_a_in", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"alu_b_in", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"alu_out", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_out), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"branch_taken", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__branch_taken), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"csr_read_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__csr_read_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"decode_state_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,265,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"exec_state_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,102,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"last_dmem_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__last_dmem_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_addr_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_data_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_data_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_illegal", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_illegal), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_read", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_read_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_strb", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_strb_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_wdata", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_wdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_write", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"mem_write_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"reg_meta_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"reg_meta_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"stage_ctrl_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__stage_ctrl_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"target_addr_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_addr_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"target_sel_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_sel_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"valid", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"valid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage.varInsert(__Vfinal,"valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_alu.varInsert(__Vfinal,"Width", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__Width))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_alu.varInsert(__Vfinal,"a_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__a_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_alu.varInsert(__Vfinal,"b_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__b_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_alu.varInsert(__Vfinal,"op_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__op_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_alu.varInsert(__Vfinal,"out_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"eq", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"lt", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"ltu", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"op_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__op_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"rs1_data_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs1_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"rs2_data_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs2_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_branch_gen.varInsert(__Vfinal,"taken_o", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"illegal_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_addr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_addr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_data_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_illegal_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_illegal_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_read_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_read_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_strobe_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_strobe_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_width_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_width_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_word_addr_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_word_addr_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_write_data_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_data_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"mem_write_i", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"pre_width", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_width), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"pre_write_data", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_write_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"req_byte_idx", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"req_strobe", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_core__i_exec_stage__i_mem_prep.varInsert(__Vfinal,"req_write_data", &(TOP.soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"boot_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__boot_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"branch_ctrl_saved", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"branch_desync_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_desync_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"branch_taken_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_taken_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"fetch_state_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__fetch_state_o), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"intr_addr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_addr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"intr_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"mem_addr_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__mem_addr_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"pc_next", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"pc_out", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_out), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"pc_plus_4", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_plus_4), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"pre_intr_pc_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"stage_ctrl_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__stage_ctrl_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_addr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_saved", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_saved), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_sel", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"target_sel_saved", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_saved), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage.varInsert(__Vfinal,"valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"BOOTLOADER_ADDR", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__BOOTLOADER_ADDR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"FAILSAFE_ADDR", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__FAILSAFE_ADDR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"boot_sel_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__boot_sel_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"last_pc", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__last_pc), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"next_pc_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__next_pc_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"pc_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"pc_raw", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_raw), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"reset_addr", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__reset_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fetch_stage__i_prog_cntr.varInsert(__Vfinal,"stall_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"dest_meta_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"dest_meta_o", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"ex_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"load_use_stall_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"mem_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"rs1_lus", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_lus), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"rs1_updated", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"rs2_lus", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_lus), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit.varInsert(__Vfinal,"rs2_updated", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"data_updated_mem", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__data_updated_mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"ex_conflict", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_conflict), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"ex_raw", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_raw), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"ex_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"load_use_hazard_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"mem_conflict", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_conflict), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"mem_raw", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_raw), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"mem_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"rs_data_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"rs_data_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"rs_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs1_fwd_unit.varInsert(__Vfinal,"rs_used_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_used_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT___unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"data_updated_mem", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__data_updated_mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"ex_conflict", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_conflict), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"ex_raw", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_raw), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"ex_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"load_use_hazard_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"mem_conflict", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_conflict), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"mem_raw", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_raw), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"mem_stage_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_stage_i), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"rs_data_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"rs_data_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"rs_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_fwd_unit__rs2_fwd_unit.varInsert(__Vfinal,"rs_used_i", &(TOP.soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_used_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"NS", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"PS", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"branch", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"branch_taken_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch_taken_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"csr_flush_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_flush_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"csr_hold_o", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_hold_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"csr_mret_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_mret_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"decode_ctrl_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__decode_ctrl_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"dmem_stall_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__dmem_stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"execute_ctrl_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__execute_ctrl_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"fetch_ctrl_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__fetch_ctrl_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"flush_in_progess", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"imem_stall_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__imem_stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"load_use_stall_i", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__load_use_stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"memory_ctrl_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__memory_ctrl_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_hazard_unit.varInsert(__Vfinal,"writeback_ctrl_ao", &(TOP.soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__writeback_ctrl_ao), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"NS", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__NS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"PS", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"gnt_buf", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_buf), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"gnt_i", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"outstanding_read", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__outstanding_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"rd_i", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rd_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"req_o", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__req_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"rvalid_buf", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_buf), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"rvalid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"stall_o", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_imem_obi_driver.varInsert(__Vfinal,"wr_i", &(TOP.soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__wr_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"byte_offset", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"bytes", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,7,0 ,0,3);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"data_fwd_oa", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"dmem_rdata_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__dmem_rdata_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"exec_state_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,102,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"halfs", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__halfs), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,2 ,15,0 ,0,1);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"mem_state_o", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,134,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"pre_data", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"reg_meta_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"reg_meta_o", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"sign", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"sign_ext", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"stage_ctrl_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__stage_ctrl_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"valid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_mem_slice_stage.varInsert(__Vfinal,"valid_o", &(TOP.soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"_unused", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT___unused), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"data_fwd_oa", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__data_fwd_oa), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"mem_state_i", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,134,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"reg_meta_i", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,81,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"rf_wr_data", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"rf_wr_data_oa", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data_oa), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"rf_wr_en_oa", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_en_oa), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"rf_wr_reg_oa", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_reg_oa), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"stage_ctrl_i", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__stage_ctrl_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_soc_sram__i_core__i_wb_stage.varInsert(__Vfinal,"valid_i", &(TOP.soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_memory__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"COL_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_memory__DOT__COL_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_memory__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"NUM_COL", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__i_memory__DOT__NUM_COL))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_memory__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"i", &(TOP.soc_sram__DOT__i_memory__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pA_addr_i", &(TOP.soc_sram__DOT__i_memory__DOT__pA_addr_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pA_data_i", &(TOP.soc_sram__DOT__i_memory__DOT__pA_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pA_data_o", &(TOP.soc_sram__DOT__i_memory__DOT__pA_data_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pA_en_i", &(TOP.soc_sram__DOT__i_memory__DOT__pA_en_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pA_strobe_i", &(TOP.soc_sram__DOT__i_memory__DOT__pA_strobe_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pB_addr_i", &(TOP.soc_sram__DOT__i_memory__DOT__pB_addr_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pB_data_i", &(TOP.soc_sram__DOT__i_memory__DOT__pB_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pB_data_o", &(TOP.soc_sram__DOT__i_memory__DOT__pB_data_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pB_en_i", &(TOP.soc_sram__DOT__i_memory__DOT__pB_en_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"pB_strobe_i", &(TOP.soc_sram__DOT__i_memory__DOT__pB_strobe_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__i_memory.varInsert(__Vfinal,"ram_block", &(TOP.soc_sram__DOT__i_memory__DOT__ram_block), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,65535);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"RF", &(TOP.soc_sram__DOT__i_reg_file__DOT__RF), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,31,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"data1_ao", &(TOP.soc_sram__DOT__i_reg_file__DOT__data1_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"data2_ao", &(TOP.soc_sram__DOT__i_reg_file__DOT__data2_ao), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"read1_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__read1_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"read2_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__read2_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"wr_data_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__wr_data_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"wr_en_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__wr_en_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__i_reg_file.varInsert(__Vfinal,"wr_reg_i", &(TOP.soc_sram__DOT__i_reg_file__DOT__wr_reg_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"SRAM_BASE_ADDR", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__sram__DOT__SRAM_BASE_ADDR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"SRAM_END_ADDR", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__sram__DOT__SRAM_END_ADDR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"SRAM_LOG_BLOCKS", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__sram__DOT__SRAM_LOG_BLOCKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"SRAM_LOG_BLOCK_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__sram__DOT__SRAM_LOG_BLOCK_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"SRAM_NUM_BLOCKS", const_cast<void*>(static_cast<const void*>(&(TOP.soc_sram__DOT__sram__DOT__SRAM_NUM_BLOCKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"clk_i", &(TOP.soc_sram__DOT__sram__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"cs_data", &(TOP.soc_sram__DOT__sram__DOT__cs_data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"cs_data_prev", &(TOP.soc_sram__DOT__sram__DOT__cs_data_prev), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"cs_inst", &(TOP.soc_sram__DOT__sram__DOT__cs_inst), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"cs_inst_prev", &(TOP.soc_sram__DOT__sram__DOT__cs_inst_prev), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"illegal_memory_o", &(TOP.soc_sram__DOT__sram__DOT__illegal_memory_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"rst_ni", &(TOP.soc_sram__DOT__sram__DOT__rst_ni), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_addr_i", &(TOP.soc_sram__DOT__sram__DOT__sram_d_addr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_be_i", &(TOP.soc_sram__DOT__sram__DOT__sram_d_be_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_cs_addr", &(TOP.soc_sram__DOT__sram__DOT__sram_d_cs_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_gnt_o", &(TOP.soc_sram__DOT__sram__DOT__sram_d_gnt_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_rdata_o", &(TOP.soc_sram__DOT__sram__DOT__sram_d_rdata_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_read_vec", &(TOP.soc_sram__DOT__sram__DOT__sram_d_read_vec), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_req_i", &(TOP.soc_sram__DOT__sram__DOT__sram_d_req_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_rvalid_o", &(TOP.soc_sram__DOT__sram__DOT__sram_d_rvalid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_wdata_i", &(TOP.soc_sram__DOT__sram__DOT__sram_d_wdata_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_d_we_i", &(TOP.soc_sram__DOT__sram__DOT__sram_d_we_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_addr_i", &(TOP.soc_sram__DOT__sram__DOT__sram_i_addr_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_be_i", &(TOP.soc_sram__DOT__sram__DOT__sram_i_be_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_cs_addr", &(TOP.soc_sram__DOT__sram__DOT__sram_i_cs_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_gnt_o", &(TOP.soc_sram__DOT__sram__DOT__sram_i_gnt_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_rdata_o", &(TOP.soc_sram__DOT__sram__DOT__sram_i_rdata_o), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_read_vec", &(TOP.soc_sram__DOT__sram__DOT__sram_i_read_vec), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,23,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_req_i", &(TOP.soc_sram__DOT__sram__DOT__sram_i_req_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_rvalid_o", &(TOP.soc_sram__DOT__sram__DOT__sram_i_rvalid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_wdata_i", &(TOP.soc_sram__DOT__sram__DOT__sram_i_wdata_i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram.varInsert(__Vfinal,"sram_i_we_i", &(TOP.soc_sram__DOT__sram__DOT__sram_i_we_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__0__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__10__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__11__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__12__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__13__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__14__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__15__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__16__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__17__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__18__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__19__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__1__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__20__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__21__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__22__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__23__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__2__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__3__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__4__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__5__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__6__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__7__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__8__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"DELAY", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.DELAY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"NUM_WMASKS", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.NUM_WMASKS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"RAM_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.RAM_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"T_HOLD", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.T_HOLD))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"VERBOSE", const_cast<void*>(static_cast<const void*>(&(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.VERBOSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"addr0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.addr0), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"addr0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.addr0_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"addr1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.addr1), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"addr1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.addr1_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"clk0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"clk1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"csb0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"csb0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"csb1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb1), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"csb1_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb1_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"din0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.din0), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"din0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.din0_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"dout0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout0), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"dout1", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout1), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"mem", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.mem), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,511);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"web0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.web0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"web0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.web0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"wmask0", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.wmask0), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__genblk1__BRA__9__KET____sram1.varInsert(__Vfinal,"wmask0_reg", &(TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.wmask0_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_soc_sram__sram__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.soc_sram__DOT__sram__DOT__unnamedblk1__DOT__i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
    }
}
