\doxysection{C\+:/\+Users/\+Manuel/\+Desktop/\+Avanzada/2\+P\+A\+\_\+\+T\+A\+\_\+alcazarlo/sql-\/visor/deps/sdl2/include/\+S\+D\+L\+\_\+cpuinfo.h File Reference}
\label{_s_d_l__cpuinfo_8h}\index{C:/Users/Manuel/Desktop/Avanzada/2PA\_TA\_alcazarlo/sql-\/visor/deps/sdl2/include/SDL\_cpuinfo.h@{C:/Users/Manuel/Desktop/Avanzada/2PA\_TA\_alcazarlo/sql-\/visor/deps/sdl2/include/SDL\_cpuinfo.h}}
{\ttfamily \#include \char`\"{}S\+D\+L\+\_\+stdinc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}begin\+\_\+code.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}close\+\_\+code.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}} 
\#define {\bfseries S\+D\+L\+\_\+\+C\+A\+C\+H\+E\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}~128
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Get\+C\+P\+U\+Count} (void)
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Get\+C\+P\+U\+Cache\+Line\+Size} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+Alti\+Vec} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+M\+MX} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has3\+D\+Now} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+S\+SE} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+S\+S\+E2} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+S\+S\+E3} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+S\+S\+E41} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+S\+S\+E42} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+A\+VX} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+A\+V\+X2} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+A\+V\+X512F} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+A\+R\+M\+S\+I\+MD} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Has\+N\+E\+ON} (void)
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+Get\+System\+R\+AM} (void)
\item 
D\+E\+C\+L\+S\+P\+EC size\+\_\+t S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+S\+I\+M\+D\+Get\+Alignment} (void)
\item 
D\+E\+C\+L\+S\+P\+EC void $\ast$S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc} (const size\+\_\+t len)
\item 
D\+E\+C\+L\+S\+P\+EC void $\ast$S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc} (void $\ast$mem, const size\+\_\+t len)
\item 
D\+E\+C\+L\+S\+P\+EC void S\+D\+L\+C\+A\+LL \textbf{ S\+D\+L\+\_\+\+S\+I\+M\+D\+Free} (void $\ast$ptr)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C\+PU feature detection for S\+DL. 

\doxysubsection{Function Documentation}
\mbox{\label{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}}
\index{SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_GetCPUCacheLineSize()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+C\+P\+U\+Cache\+Line\+Size (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine the L1 cache line size of the C\+PU.

This is useful for determining multi-\/threaded structure padding or S\+I\+MD prefetch sizes.

\begin{DoxyReturn}{Returns}
the L1 cache line size of the C\+PU, in bytes.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since S\+DL 2.\+0.\+0. 
\end{DoxySince}
\mbox{\label{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCount@{SDL\_GetCPUCount}}
\index{SDL\_GetCPUCount@{SDL\_GetCPUCount}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_GetCPUCount()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+C\+P\+U\+Count (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Get the number of C\+PU cores available.

\begin{DoxyReturn}{Returns}
the total number of logical C\+PU cores. On C\+P\+Us that include technologies such as hyperthreading, the number of logical cores may be more than the number of physical cores.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since S\+DL 2.\+0.\+0. 
\end{DoxySince}
\mbox{\label{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetSystemRAM@{SDL\_GetSystemRAM}}
\index{SDL\_GetSystemRAM@{SDL\_GetSystemRAM}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_GetSystemRAM()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+System\+R\+AM (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Get the amount of R\+AM configured in the system.

\begin{DoxyReturn}{Returns}
the amount of R\+AM configured in the system in MB.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since S\+DL 2.\+0.\+1. 
\end{DoxySince}
\mbox{\label{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_Has3DNow@{SDL\_Has3DNow}}
\index{SDL\_Has3DNow@{SDL\_Has3DNow}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_Has3DNow()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has3\+D\+Now (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has 3D\+Now! features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using A\+MD instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has 3D\+Now! features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAltiVec@{SDL\_HasAltiVec}}
\index{SDL\_HasAltiVec@{SDL\_HasAltiVec}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasAltiVec()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+Alti\+Vec (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has Alti\+Vec features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Power\+PC instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has Alti\+Vec features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_aa5356bc82108c60c3bee504ee63fda7e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasARMSIMD@{SDL\_HasARMSIMD}}
\index{SDL\_HasARMSIMD@{SDL\_HasARMSIMD}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasARMSIMD()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+R\+M\+S\+I\+MD (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has A\+RM S\+I\+MD (A\+R\+Mv6) features.

This is different from A\+RM N\+E\+ON, which is a different instruction set.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using A\+RM instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has A\+RM S\+I\+MD features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has\+N\+E\+ON}{p.}{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX@{SDL\_HasAVX}}
\index{SDL\_HasAVX@{SDL\_HasAVX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasAVX()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+VX (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has A\+VX features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has A\+VX features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since S\+DL 2.\+0.\+2.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX2@{SDL\_HasAVX2}}
\index{SDL\_HasAVX2@{SDL\_HasAVX2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasAVX2()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+V\+X2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has A\+V\+X2 features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has A\+V\+X2 features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySince}{Since}
This function is available since S\+DL 2.\+0.\+4.
\end{DoxySince}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX512F@{SDL\_HasAVX512F}}
\index{SDL\_HasAVX512F@{SDL\_HasAVX512F}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasAVX512F()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+V\+X512F (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has A\+V\+X-\/512F (foundation) features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has A\+V\+X-\/512F features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasMMX@{SDL\_HasMMX}}
\index{SDL\_HasMMX@{SDL\_HasMMX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasMMX()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+M\+MX (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has M\+MX features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has M\+MX features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasNEON@{SDL\_HasNEON}}
\index{SDL\_HasNEON@{SDL\_HasNEON}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasNEON()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+N\+E\+ON (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has N\+E\+ON (A\+RM S\+I\+MD) features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using A\+RM instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has A\+RM N\+E\+ON features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not. 
\end{DoxyReturn}
\mbox{\label{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasRDTSC@{SDL\_HasRDTSC}}
\index{SDL\_HasRDTSC@{SDL\_HasRDTSC}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasRDTSC()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has the R\+D\+T\+SC instruction.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has the R\+D\+T\+SC instruction or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE@{SDL\_HasSSE}}
\index{SDL\_HasSSE@{SDL\_HasSSE}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasSSE()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+SE (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has S\+SE features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has S\+SE features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE2@{SDL\_HasSSE2}}
\index{SDL\_HasSSE2@{SDL\_HasSSE2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasSSE2()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has S\+S\+E2 features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has S\+S\+E2 features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE3@{SDL\_HasSSE3}}
\index{SDL\_HasSSE3@{SDL\_HasSSE3}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasSSE3()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E3 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has S\+S\+E3 features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has S\+S\+E3 features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE41@{SDL\_HasSSE41}}
\index{SDL\_HasSSE41@{SDL\_HasSSE41}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasSSE41()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E41 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has S\+S\+E4.\+1 features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has S\+S\+E4.\+1 features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E42}{p.}{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE42@{SDL\_HasSSE42}}
\index{SDL\_HasSSE42@{SDL\_HasSSE42}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_HasSSE42()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E42 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Determine whether the C\+PU has S\+S\+E4.\+2 features.

This always returns false on C\+P\+Us that aren\textquotesingle{}t using Intel instruction sets.

\begin{DoxyReturn}{Returns}
S\+D\+L\+\_\+\+T\+R\+UE if the C\+PU has S\+S\+E4.\+2 features or S\+D\+L\+\_\+\+F\+A\+L\+SE if not.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+Has3\+D\+Now}{p.}{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305} 

\doxyref{S\+D\+L\+\_\+\+Has\+Alti\+Vec}{p.}{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+VX}{p.}{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673} 

\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4} 

\doxyref{S\+D\+L\+\_\+\+Has\+M\+MX}{p.}{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f} 

\doxyref{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}{p.}{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+SE}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E2}{p.}{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E3}{p.}{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e} 

\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E41}{p.}{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDAlloc@{SDL\_SIMDAlloc}}
\index{SDL\_SIMDAlloc@{SDL\_SIMDAlloc}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_SIMDAlloc()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC void$\ast$ S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc (\begin{DoxyParamCaption}\item[{const size\+\_\+t}]{len }\end{DoxyParamCaption})}

Allocate memory in a S\+I\+M\+D-\/friendly way.

This will allocate a block of memory that is suitable for use with S\+I\+MD instructions. Specifically, it will be properly aligned and padded for the system\textquotesingle{}s supported vector instructions.

The memory returned will be padded such that it is safe to read or write an incomplete vector at the end of the memory block. This can be useful so you don\textquotesingle{}t have to drop back to a scalar fallback at the end of your S\+I\+MD processing loop to deal with the final elements without overflowing the allocated buffer.

You must free this memory with S\+D\+L\+\_\+\+Free\+S\+I\+M\+D(), not free() or S\+D\+L\+\_\+free() or delete[], etc.

Note that S\+DL will only deal with S\+I\+MD instruction sets it is aware of; for example, S\+DL 2.\+0.\+8 knows that S\+SE wants 16-\/byte vectors (\doxyref{S\+D\+L\+\_\+\+Has\+S\+S\+E()}{p.}{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}), and A\+V\+X2 wants 32 bytes (\doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X2()}{p.}{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}), but doesn\textquotesingle{}t know that A\+V\+X-\/512 wants
\begin{DoxyEnumerate}
\item To be clear\+: if you can\textquotesingle{}t decide to use an instruction set with an S\+D\+L\+\_\+\+Has$\ast$() function, don\textquotesingle{}t use that instruction set with memory allocated through here.
\end{DoxyEnumerate}

S\+D\+L\+\_\+\+Alloc\+S\+I\+M\+D(0) will return a non-\/\+N\+U\+LL pointer, assuming the system isn\textquotesingle{}t out of memory, but you are not allowed to dereference it (because you only own zero bytes of that buffer).


\begin{DoxyParams}{Parameters}
{\em len} & The length, in bytes, of the block to allocate. The actual allocated block might be larger due to padding, etc. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a pointer to the newly-\/allocated block, N\+U\+LL if out of memory.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
S\+D\+L\+\_\+\+S\+I\+M\+D\+Alignment 

\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc}{p.}{_s_d_l__cpuinfo_8h_af533acf5c60f71bcefef0d8cea9dae99} 

\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Free}{p.}{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDFree@{SDL\_SIMDFree}}
\index{SDL\_SIMDFree@{SDL\_SIMDFree}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_SIMDFree()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC void S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Free (\begin{DoxyParamCaption}\item[{void $\ast$}]{ptr }\end{DoxyParamCaption})}

Deallocate memory obtained from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc

It is not valid to use this function on a pointer from anything but \doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc()}{p.}{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b} or \doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc()}{p.}{_s_d_l__cpuinfo_8h_af533acf5c60f71bcefef0d8cea9dae99}. It can\textquotesingle{}t be used on pointers from malloc, realloc, S\+D\+L\+\_\+malloc, memalign, new[], etc.

However, S\+D\+L\+\_\+\+S\+I\+M\+D\+Free(\+N\+U\+L\+L) is a legal no-\/op.

The memory pointed to by {\ttfamily ptr} is no longer valid for access upon return, and may be returned to the system or reused by a future allocation. The pointer passed to this function is no longer safe to dereference once this function returns, and should be discarded.


\begin{DoxyParams}{Parameters}
{\em ptr} & The pointer, returned from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc or S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc, to deallocate. N\+U\+LL is a legal no-\/op.\\
\hline
\end{DoxyParams}
\begin{DoxySeeAlso}{See also}
\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc}{p.}{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b} 

\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc}{p.}{_s_d_l__cpuinfo_8h_af533acf5c60f71bcefef0d8cea9dae99} 
\end{DoxySeeAlso}
\mbox{\label{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}}
\index{SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_SIMDGetAlignment()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC size\+\_\+t S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Get\+Alignment (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Report the alignment this system needs for S\+I\+MD allocations.

This will return the minimum number of bytes to which a pointer must be aligned to be compatible with S\+I\+MD instructions on the current machine. For example, if the machine supports S\+SE only, it will return 16, but if it supports A\+V\+X-\/512F, it\textquotesingle{}ll return 64 (etc). This only reports values for instruction sets S\+DL knows about, so if your S\+DL build doesn\textquotesingle{}t have \doxyref{S\+D\+L\+\_\+\+Has\+A\+V\+X512\+F()}{p.}{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}, then it might return 16 for the S\+SE support it sees and not 64 for the A\+V\+X-\/512 instructions that exist but S\+DL doesn\textquotesingle{}t know about. Plan accordingly.

\begin{DoxyReturn}{Returns}
the alignment in bytes needed for available, known S\+I\+MD instructions. 
\end{DoxyReturn}
\mbox{\label{_s_d_l__cpuinfo_8h_af533acf5c60f71bcefef0d8cea9dae99}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDRealloc@{SDL\_SIMDRealloc}}
\index{SDL\_SIMDRealloc@{SDL\_SIMDRealloc}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{SDL\_SIMDRealloc()}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC void$\ast$ S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Realloc (\begin{DoxyParamCaption}\item[{void $\ast$}]{mem,  }\item[{const size\+\_\+t}]{len }\end{DoxyParamCaption})}

Reallocate memory obtained from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc

It is not valid to use this function on a pointer from anything but \doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc()}{p.}{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}. It can\textquotesingle{}t be used on pointers from malloc, realloc, S\+D\+L\+\_\+malloc, memalign, new[], etc.


\begin{DoxyParams}{Parameters}
{\em mem} & The pointer obtained from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc. This function also accepts N\+U\+LL, at which point this function is the same as calling S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc with a N\+U\+LL pointer. \\
\hline
{\em len} & The length, in bytes, of the block to allocated. The actual allocated block might be larger due to padding, etc. Passing 0 will return a non-\/\+N\+U\+LL pointer, assuming the system isn\textquotesingle{}t out of memory. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a pointer to the newly-\/reallocated block, N\+U\+LL if out of memory.
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
S\+D\+L\+\_\+\+S\+I\+M\+D\+Alignment 

\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc}{p.}{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b} 

\doxyref{S\+D\+L\+\_\+\+S\+I\+M\+D\+Free}{p.}{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4} 
\end{DoxySeeAlso}
