#
#Copyright (C) 1994-2021 Synopsys, Inc.
#This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
#and may only be used pursuant to the terms and conditions of a written license agreement
#with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
#Synopsys software or the associated documentation is strictly prohibited.
#Tool: HAPS (R) ProtoCompiler 100
#Build: R-2020.12-SP1-1
#Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: CentOS release 6.10 (Final)
#Hostname: ws32

#Database state : /home/m110/m110063541/synos/kai/Lab1_PCflow/UC_LED_DEMO/|pa0
#Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327



@S1 AP337 |Connection Model
connection_model DIRECT -modules { \
}
connection_model HSTDM_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model ACPM -modules { \
   ACPM_2 2
   ACPM_3 3
   ACPM_4 4
   ACPM_5 5
   ACPM_6 6
   ACPM_7 7
   ACPM_8 8
   ACPM_9 9
   ACPM_10 10
   ACPM_11 11
   ACPM_12 12
   ACPM_13 13
   ACPM_14 14
   ACPM_15 15
   ACPM_16 16
   ACPM_17 17
   ACPM_18 18
   ACPM_19 19
   ACPM_20 20
   ACPM_24 24
   ACPM_28 28
   ACPM_32 32
}
connection_model HSTDM -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model MGTDM_Y -modules { \
   HSTDM_MGT_64 64
   HSTDM_MGT_128 128
   HSTDM_MGT_256 256
   HSTDM_MGT_512 512
   HSTDM_MGT_1024 1024
}
connection_model MGTDM -modules { \
   HSTDM_ERD_MGT_256 256
   HSTDM_ERD_MGT_512 512
   HSTDM_ERD_MGT_1024 1024
}

@S2 AP336 |Implied Constraints
assign_cell remainder_reg[7:0] {FB1.uB}
# from assign_port clk1
assign_cell quotient_reg[7:0] {FB1.uB}
# from assign_port clk1
assign_cell count[3:0] {FB1.uA}
# from assign_port clk1
assign_cell remainder[7:0] {FB1.uB}
# from assign_port clk1
assign_cell quotient[7:0] {FB1.uB}
# from assign_port clk1
assign_cell out_valid {FB1.uB}
# from assign_port clk1
assign_cell c_state[2:0] {FB1.uA}
# from assign_port clk1
assign_cell input_B[7:0] {FB1.uA}
# from assign_port clk1
assign_cell input_A[7:0] {FB1.uA}
# from assign_port clk1

@S3 AP339 |Dissolve

@S4 AP341 |Assignments

@S4.1 AP342 |Port Assignments
assign_port {A[0]} {TOP_IO_HT3_FB1_B5}
assign_port {A[1]} {TOP_IO_HT3_FB1_B5}
assign_port {A[2]} {TOP_IO_HT3_FB1_B5}
assign_port {A[3]} {TOP_IO_HT3_FB1_B5}
assign_port {A[4]} {TOP_IO_HT3_FB1_B5}
assign_port {A[5]} {TOP_IO_HT3_FB1_B5}
assign_port {A[6]} {TOP_IO_HT3_FB1_B5}
assign_port {A[7]} {TOP_IO_HT3_FB1_B5}
assign_port {B[0]} {TOP_IO_HT3_FB1_B5}
assign_port {B[1]} {TOP_IO_HT3_FB1_B5}
assign_port {B[2]} {TOP_IO_HT3_FB1_B5}
assign_port {B[3]} {TOP_IO_HT3_FB1_B5}
assign_port {B[4]} {TOP_IO_HT3_FB1_B5}
assign_port {B[5]} {TOP_IO_HT3_FB1_B5}
assign_port {B[6]} {TOP_IO_HT3_FB1_B5}
assign_port {B[7]} {TOP_IO_HT3_FB1_B5}
assign_port {clk1} {FB1.PLL1}
assign_port {in_valid} {TOP_IO_HT3_FB1_B5}
assign_port {out_valid} -trace {FB1_B5_A[8]}
assign_port {quotient[0]} -trace {FB1_B5_B[0]}
assign_port {quotient[1]} -trace {FB1_B5_B[1]}
assign_port {quotient[2]} -trace {FB1_B5_B[2]}
assign_port {quotient[3]} -trace {FB1_B5_B[3]}
assign_port {quotient[4]} -trace {FB1_B5_B[4]}
assign_port {quotient[5]} -trace {FB1_B5_B[5]}
assign_port {quotient[6]} -trace {FB1_B5_B[6]}
assign_port {quotient[7]} -trace {FB1_B5_B[7]}
assign_port {remainder[0]} -trace {FB1_B5_A[0]}
assign_port {remainder[1]} -trace {FB1_B5_A[1]}
assign_port {remainder[2]} -trace {FB1_B5_A[2]}
assign_port {remainder[3]} -trace {FB1_B5_A[3]}
assign_port {remainder[4]} -trace {FB1_B5_A[4]}
assign_port {remainder[5]} -trace {FB1_B5_A[5]}
assign_port {remainder[6]} -trace {FB1_B5_A[6]}
assign_port {remainder[7]} -trace {FB1_B5_A[7]}

@S4.2 AP343 |Hierarchical Cell Assignments

@S4.3 AP344 |Random Logic Assignments
assign_cell {hyper_connect_USR_LOCAL_RESET} {FB1.uA}
assign_cell {un1_quotient_reg[7:0]} {FB1.uA}
   # LUT 2 
assign_cell {un1_count_8[3:0]} {FB1.uB}
replicate_cell {un1_in_valid_2_i} {FB1.uA FB1.uB}
assign_cell {un1_count_7[4:0]} {FB1.uA}
   # LUT 3 
assign_cell {un1_in_valid[6]} {FB1.uA}
assign_cell {un1_in_valid[5]} {FB1.uA}
assign_cell {un1_in_valid[4]} {FB1.uA}
assign_cell {un1_in_valid_17[2]} {FB1.uA}
assign_cell {un1_in_valid_17[1]} {FB1.uA}
assign_cell {remainder_reg[7:0]} {FB1.uB}
   # DFF 8 
assign_cell {un1_remainder_reg_3[7]} {FB1.uA}
assign_cell {un1_remainder_reg_3[6]} {FB1.uA}
assign_cell {un1_remainder_reg_3[4]} {FB1.uA}
assign_cell {un1_remainder_reg_3[2]} {FB1.uA}
assign_cell {un1_remainder_reg_3[1]} {FB1.uA}
assign_cell {un1_remainder_reg_3[0]} {FB1.uA}
assign_cell {un1_quotient_reg_1[5]} {FB1.uA}
replicate_cell {clk1} {FB1.uA FB1.uB}
assign_cell {un1_quotient_reg_1[4]} {FB1.uA}
assign_cell {un1_quotient_reg_1[3]} {FB1.uA}
assign_cell {input_A_pmux} {FB1.uB}
assign_cell {un1_in_valid_19} {FB1.uA}
assign_cell {un1_count_9} {FB1.uA}
assign_cell {quotient_reg[7:0]} {FB1.uB}
   # DFF 8 
assign_cell {un1_in_valid_15} {FB1.uA}
assign_cell {remainder[7:0]} {FB1.uB}
   # DFF 8 
assign_cell {un1_in_valid[7]} {FB1.uA}
assign_cell {input_A_dec[7:0]} {FB1.uA}
   # LUT 33 
assign_cell {un1_in_valid_14} {FB1.uA}
assign_cell {un1_in_valid_13} {FB1.uA}
assign_cell {quotient[7:0]} {FB1.uB}
   # DFF 8 
assign_cell {un1_in_valid_11} {FB1.uA}
assign_cell {un1_in_valid_9} {FB1.uA}
assign_cell {un1_in_valid_16} {FB1.uA}
assign_cell {un1_quotient_reg_1[1]} {FB1.uA}
assign_cell {un1_in_valid_8} {FB1.uA}
assign_cell {un1_in_valid_22} {FB1.uA}
assign_cell {un1_in_valid_7} {FB1.uA}
assign_cell {un1_in_valid_12} {FB1.uB}
assign_cell {un1_in_valid_6} {FB1.uA}
assign_cell {un1_in_valid_5} {FB1.uA}
assign_cell {un5[7:0]} {FB1.uA}
   # LUT 4 
assign_cell {un1_in_valid_2} {FB1.uA}
assign_cell {un1_remainder_reg_3[5]} {FB1.uA}
assign_cell {un1_count_10[7:0]} {FB1.uA}
   # LUT 2 
assign_cell {un1_remainder_reg_3[3]} {FB1.uA}
assign_cell {un1_in_valid_1[2:0]} {FB1.uA}
assign_cell {un1_quotient_reg_1[7]} {FB1.uA}
assign_cell {un1_remainder_reg_1[7:0]} {FB1.uB}
   # LUT 5 
assign_cell {un1_count_4} {FB1.uA}
assign_cell {count[3:0]} {FB1.uA}
   # DFF 4 
assign_cell {un1_c_state_1} {FB1.uA}
assign_cell {un1_count_2} {FB1.uA}
assign_cell {un1_c_state[7:0]} {FB1.uA}
   # LUT 4 
assign_cell {un1_count_3} {FB1.uA}
assign_cell {un1_in_valid_20} {FB1.uA}
assign_cell {un1_in_valid_18[7:0]} {FB1.uA}
   # LUT 2 
assign_cell {un1_in_valid[2:0]} {FB1.uA}
   # LUT 2 
assign_cell {un1_in_valid[3]} {FB1.uA}
assign_cell {input_A[7:0]} {FB1.uA}
   # DFF 8 
assign_cell {input_B[7:0]} {FB1.uA}
   # DFF 8 
assign_cell {out_valid} {FB1.uB}
assign_cell {un1_count_6[3:0]} {FB1.uB}
   # LUT 2 
assign_cell {un1_remainder_reg} {FB1.uA}
   # LUT 5 
assign_cell {un1_c_state_2} {FB1.uA}
assign_cell {un1_quotient_reg_1[6]} {FB1.uA}
assign_cell {un1_count_5} {FB1.uA}
assign_cell {un1_in_valid_24} {FB1.uA}
assign_cell {un1_in_valid_4} {FB1.uA}
assign_cell {un1_input_B[7:0]} {FB1.uB}
assign_cell {un1_in_valid_3} {FB1.uA}
assign_cell {un1_quotient_reg_1[2]} {FB1.uA}
assign_cell {un1_rst_n} {FB1.uB}
assign_cell {un1_in_valid_21} {FB1.uA}
replicate_cell {rst_n} {FB1.uA FB1.uB}
assign_cell {un1_in_valid_23} {FB1.uA}
assign_cell {un1_in_valid_25} {FB1.uA}
assign_cell {un1_in_valid_10} {FB1.uA}
assign_cell {un1_in_valid_17[0]} {FB1.uA}
assign_cell {un1_count_1[3:1]} {FB1.uB}
assign_cell {un1_remainder_reg_2[7:0]} {FB1.uA}
   # LUT 2 
assign_cell {c_state[2:0]} {FB1.uA}
   # DFF 3 
assign_cell {un1_quotient_reg_1[0]} {FB1.uA}
assign_cell {un1_count[3:0]} {FB1.uA}

@S5 AP381 |Cell Connections
cell_connections un5[7:0] \
   -total_connections 28 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 12 \
   -bins {FB1.uA FB1.uB} -count 16 \
   -bins {FB1.uA} -count 12 \
   -usage {LUT 4 }

cell_connections un1_remainder_reg_1[7:0] \
   -total_connections 25 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 8 \
   -bins {FB1.uA FB1.uB} -count 17 \
   -bins {FB1.uB} -count 8 \
   -usage {LUT 5 }

cell_connections remainder[7:0] \
   -total_connections 19 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 9 \
   -bins {FB1.uB} -count 1 \
   -bins {FB1.uB TOP_IO_HT3_FB1_B5} -count 8 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections quotient[7:0] \
   -total_connections 19 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 9 \
   -bins {FB1.uB} -count 1 \
   -bins {FB1.uB TOP_IO_HT3_FB1_B5} -count 8 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections input_A[7:0] \
   -total_connections 19 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 9 \
   -bins {FB1.uA TOP_IO_HT3_FB1_B5} -count 9 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections input_B[7:0] \
   -total_connections 19 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 9 \
   -bins {FB1.uA TOP_IO_HT3_FB1_B5} -count 9 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections quotient_reg[7:0] \
   -total_connections 18 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 17 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections remainder_reg[7:0] \
   -total_connections 18 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 17 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 8 }

cell_connections un1_in_valid[2:0] \
   -total_connections 17 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 14 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 14 \
   -bins {FB1.uA TOP_IO_HT3_FB1_B5} -count 1 \
   -bins {FB1.uA FB1.uB TOP_IO_HT3_FB1_B5} -count 1 \
   -usage {LUT 2 }

cell_connections input_A_pmux \
   -total_connections 17 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 17 \
   -usage {LUT 1 }

cell_connections un1_count_10[7:0] \
   -total_connections 17 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 16 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 16 \
   -usage {LUT 2 }

cell_connections un1_remainder_reg \
   -total_connections 17 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 16 \
   -bins {FB1.uA} -count 1 \
   -usage {LUT 5 }

cell_connections un1_remainder_reg_2[7:0] \
   -total_connections 17 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 16 \
   -bins {} -count 1 \
   -usage {LUT 2 }

cell_connections un1_quotient_reg[7:0] \
   -total_connections 17 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 16 \
   -bins {} -count 1 \
   -usage {LUT 2 }

cell_connections un1_input_B[7:0] \
   -total_connections 16 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 8 \
   -bins {FB1.uA FB1.uB} -count 8 \
   -bins {FB1.uB} -count 8 \
   -usage {}

cell_connections input_A_dec[7:0] \
   -total_connections 13 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 5 \
   -bins {FB1.uA FB1.uB} -count 8 \
   -bins {FB1.uA} -count 5 \
   -usage {LUT 33 }

cell_connections un1_in_valid_18[7:0] \
   -total_connections 11 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 10 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 10 \
   -usage {LUT 2 }

cell_connections count[3:0] \
   -total_connections 11 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 9 \
   -bins {FB1.uA} -count 1 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 4 }

cell_connections un1_count_7[4:0] \
   -total_connections 11 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 9 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 9 \
   -usage {LUT 3 }

cell_connections un1_c_state[7:0] \
   -total_connections 10 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 10 \
   -bins {FB1.uA} -count 10 \
   -usage {LUT 4 }

cell_connections un1_count_6[3:0] \
   -total_connections 9 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 3 \
   -bins {FB1.uA FB1.uB} -count 6 \
   -bins {FB1.uB} -count 3 \
   -usage {LUT 2 }

cell_connections un1_count_8[3:0] \
   -total_connections 9 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 3 \
   -bins {FB1.uA FB1.uB} -count 5 \
   -bins {FB1.uB} -count 3 \
   -bins {} -count 1 \
   -usage {LUT 1 }

cell_connections un1_count[3:0] \
   -total_connections 8 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 4 \
   -bins {FB1.uA FB1.uB} -count 4 \
   -bins {FB1.uA} -count 4 \
   -usage {}

cell_connections c_state[2:0] \
   -total_connections 8 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 6 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 6 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 3 }

cell_connections un1_count_1[3:1] \
   -total_connections 6 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 6 \
   -usage {}

cell_connections un1_in_valid_1[2:0] \
   -total_connections 6 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 6 \
   -bins {FB1.uA} -count 6 \
   -usage {}

cell_connections un1_count_3 \
   -total_connections 5 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 3 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_count_2 \
   -total_connections 5 \
   -assigned_bin FB1.uA -unconstrained -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 4 \
   -bins {FB1.uA} -count 1 \
   -usage {LUT 0 }

cell_connections un1_c_state_2 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 4 \
   -bins {FB1.uA} -count 4 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[5] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[5] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[3] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[7] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[0] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[6] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[1] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_2 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[2] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[4] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[6] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_remainder_reg_3[7] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections out_valid \
   -total_connections 4 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA FB1.uB TOP_IO_HT3_FB1_B5} -count 1 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {DFF 1 }

cell_connections un1_quotient_reg_1[0] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_5 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 4 \
   -bins {FB1.uA} -count 4 \
   -usage {LUT 0 }

cell_connections un1_in_valid_6 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_4 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 4 \
   -bins {FB1.uA} -count 4 \
   -usage {LUT 0 }

cell_connections un1_in_valid_3 \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 4 \
   -bins {FB1.uA} -count 4 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[2] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[1] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[3] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_quotient_reg_1[4] \
   -total_connections 4 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_23 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid[6] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_17[2] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_17[0] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid[4] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_10 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_25 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_24 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_21 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid[5] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_15 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_22 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_19 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid[7] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_13 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid_11 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_9 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_16 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_12 \
   -total_connections 3 \
   -assigned_bin FB1.uB -unconstrained -local_connections 1 \
   -bins {FB1.uA FB1.uB} -count 2 \
   -bins {FB1.uB} -count 1 \
   -usage {LUT 0 }

cell_connections un1_c_state_1 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_20 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA} -count 2 \
   -usage {LUT 0 }

cell_connections un1_in_valid[3] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_count_9 \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

cell_connections un1_in_valid_17[1] \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 3 \
   -bins {FB1.uA} -count 3 \
   -usage {LUT 0 }

# Skipping cell_connections for replicated cell un1_in_valid_2_i {FB1.uA FB1.uB}
cell_connections un1_count_5 \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {}

cell_connections un1_in_valid_7 \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {}

cell_connections un1_in_valid_8 \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {}

cell_connections un1_rst_n \
   -total_connections 2 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {} -count 1 \
   -usage {}

cell_connections un1_count_4 \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {}

# Skipping cell_connections for replicated cell rst_n {FB1.uA FB1.uB}
cell_connections un1_in_valid_14 \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 2 \
   -bins {FB1.uA} -count 2 \
   -usage {}

cell_connections hyper_connect_USR_LOCAL_RESET \
   -total_connections 1 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -usage {}

# Skipping cell_connections for replicated cell clk1 {FB1.uA FB1.uB}
cell_connections true \
   -total_connections 1 \
   -assigned_bin FB1.uB -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -usage {}

cell_connections false \
   -total_connections 1 \
   -assigned_bin FB1.uA -unconstrained -local_connections 1 \
   -bins {FB1.uA} -count 1 \
   -usage {}


@S6 AP345 |Net and Global Routing Information
@N: AP305 |This section contains information only for nets that are external to FPGAs
@N: AP305 |The 'net_connections' reports in this section report only one cell or port per bin


@S6.1 AP346 |Routed Nets

net_connections -num_pins 2 un1_remainder_reg_3[6] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[6] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[0] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[0] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[7] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[7] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[4] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[4] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[7] \
   -sink_cell {FB1.uA un1_quotient_reg_1[7]}
global_route quotient_reg[7] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[6] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[6] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[5] \
   -sink_cell {FB1.uA un1_quotient_reg_1[5]}
global_route quotient_reg[5] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[5] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[5] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[4] \
   -sink_cell {FB1.uA un1_quotient_reg_1[4]}
global_route quotient_reg[4] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[0] \
   -sink_cell {FB1.uA un1_quotient_reg_1[0]}
global_route quotient_reg[0] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[0] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[0] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[2] \
   -sink_cell {FB1.uA un1_quotient_reg_1[2]}
global_route quotient_reg[2] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[2] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[2] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[6] \
   -sink_cell {FB1.uA un1_in_valid_25} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[6] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[5] \
   -sink_cell {FB1.uA un1_in_valid_24} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[5] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[3] \
   -sink_cell {FB1.uA un1_in_valid_22} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[3] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[2] \
   -sink_cell {FB1.uA un1_in_valid_21} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[2] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[1] \
   -sink_cell {FB1.uA un1_in_valid_20} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[1] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[6] \
   -sink_cell {FB1.uA un1_quotient_reg_1[6]}
global_route quotient_reg[6] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[4] \
   -sink_cell {FB1.uA un1_in_valid_23} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[4] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_count_8[2] \
   -sink_cell {FB1.uA count[3:0]}
global_route un1_count_8[2] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[7] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[7] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[6] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[6] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[5] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[5] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[0] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[0] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[7]
net_connections -num_pins 2 remainder[7] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[7]}
global_route remainder[7] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[4] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[4] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[5]
net_connections -num_pins 2 remainder[5] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[5]}
global_route remainder[5] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[4]
net_connections -num_pins 2 remainder[4] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[4]}
global_route remainder[4] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[2]
net_connections -num_pins 2 remainder[2] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[2]}
global_route remainder[2] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[1]
net_connections -num_pins 2 remainder[1] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[1]}
global_route remainder[1] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[7] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[7] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[6]
net_connections -num_pins 2 remainder[6] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[6]}
global_route remainder[6] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[6] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[6] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[6]
net_connections -num_pins 2 quotient[6] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[6]}
global_route quotient[6] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[5]
net_connections -num_pins 2 quotient[5] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[5]}
global_route quotient[5] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 input_A_dec[7] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[7] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[4]
net_connections -num_pins 2 quotient[4] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[4]}
global_route quotient[4] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[0]
net_connections -num_pins 2 quotient[0] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[0]}
global_route quotient[0] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[0] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[0] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 un1_in_valid_6 \
   -sink_cell {FB1.uB out_valid}
global_route un1_in_valid_6 -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[3] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[3] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_count_8[1] \
   -sink_cell {FB1.uA count[3:0]}
global_route un1_count_8[1] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 6 un1_in_valid_2 \
   -sink_cell {FB1.uB un1_in_valid_12} \
   -sink_cell {FB1.uA un1_in_valid_13}
global_route un1_in_valid_2 -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[7]
net_connections -num_pins 2 quotient[7] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[7]}
global_route quotient[7] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[2] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[2] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_count_8[3] \
   -sink_cell {FB1.uA count[3:0]}
global_route un1_count_8[3] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[5] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[5] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 5 remainder_reg[7] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg_3[7]}
global_route remainder_reg[7] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 input_A_dec[0] \
   -sink_cell {FB1.uA un1_in_valid_19} \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A_dec[0] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[4] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[4] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 remainder[0]
net_connections -num_pins 2 remainder[0] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[0]}
global_route remainder[0] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[2] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[2] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[1] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[1] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[3] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[3] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[1] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[1] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[1] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[1] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[7] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[7] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[2] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[2] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 un1_count_6[0] \
   -sink_cell {FB1.uA un1_count_7[4:0]} \
   -sink_cell {FB1.uB un1_count_8[3:0]}
global_route un1_count_6[0] -multi_hop 5 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[3]
net_connections -num_pins 2 quotient[3] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[3]}
global_route quotient[3] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 un1_count_8[0] \
   -sink_cell {FB1.uA count[3:0]}
global_route un1_count_8[0] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[2]
net_connections -num_pins 2 quotient[2] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[2]}
global_route quotient[2] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[0] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[0] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 B[7]
net_connections -num_pins 2 B[7] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[7]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route B[7] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 B[4]
net_connections -num_pins 2 B[4] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[4]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 2)
global_route B[4] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 T_FB1.uA_FB1.uB_2}

net_attribute -tdm_qualified 0 B[3]
net_connections -num_pins 2 B[3] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[3]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route B[3] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_connections -num_pins 6 remainder_reg[6] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[6] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 B[2]
net_connections -num_pins 2 B[2] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[2]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route B[2] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 B[0]
net_connections -num_pins 2 B[0] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[0]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route B[0] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 in_valid
net_connections -num_pins 4 in_valid \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for in_valid
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route in_valid -multi_hop 2 \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 remainder[3]
net_connections -num_pins 2 remainder[3] \
   -sink_port {TOP_IO_HT3_FB1_B5 remainder[3]}
global_route remainder[3] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 A[7]
net_connections -num_pins 2 A[7] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[7]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route A[7] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_attribute -tdm_qualified 0 A[5]
net_connections -num_pins 2 A[5] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[5]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route A[5] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_attribute -tdm_qualified 0 A[2]
net_connections -num_pins 2 A[2] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[2]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route A[2] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_connections -num_pins 2 input_A[7] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[7] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[1] \
   -sink_cell {FB1.uA un1_quotient_reg_1[1]}
global_route quotient_reg[1] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 input_A[6] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[6] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 input_A[5] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[5] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[1] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[1] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 input_A[1] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[1] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 quotient[1]
net_connections -num_pins 2 quotient[1] \
   -sink_port {TOP_IO_HT3_FB1_B5 quotient[1]}
global_route quotient[1] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 3 quotient_reg[3] \
   -sink_cell {FB1.uA un1_quotient_reg_1[3]}
global_route quotient_reg[3] -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 out_valid
net_connections -num_pins 3 out_valid \
   -sink_cell {FB1.uA un1_in_valid[2:0]} \
   -sink_port {TOP_IO_HT3_FB1_B5 out_valid}
# route tree for out_valid
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route out_valid -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 3 input_B[7] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[7] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 A[3]
net_connections -num_pins 2 A[3] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[3]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route A[3] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_connections -num_pins 2 un1_remainder_reg_3[2] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[2] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 input_B[6] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[6] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_2[4] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[4] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[4] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[4] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 input_B[3] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[3] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 input_A[3] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[3] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 input_B[2] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[2] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 input_B[1] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[1] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 A[6]
net_connections -num_pins 2 A[6] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[6]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route A[6] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_connections -num_pins 3 input_B[0] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[0] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[1] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[1] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 input_A[4] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[4] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 A[1]
net_connections -num_pins 2 A[1] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[1]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route A[1] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_connections -num_pins 2 un1_remainder_reg_1[6] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[6] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 input_A_pmux \
   -sink_cell {FB1.uA un5[7:0]}
global_route input_A_pmux -multi_hop 5 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 -is_async 1 -feedthrough_allowed 0 un1_rst_n
net_connections -num_pins 10 un1_rst_n \
   -sink_cell {FB1.uA input_A[7:0]} \
   -sink_cell {FB1.uB out_valid}
global_route un1_rst_n \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[5] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[5] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_count_1[3] \
   -sink_cell {FB1.uA un1_count_3}
global_route un1_count_1[3] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 A[4]
net_connections -num_pins 2 A[4] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[4]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19)->FB1.uA (L 2)
global_route A[4] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19}

net_connections -num_pins 5 count[3] \
   -sink_cell {FB1.uB un1_count_1[3:1]} \
   -sink_cell {FB1.uA un1_count_2}
global_route count[3] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[4] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[4] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 3 input_B[5] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[5] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[1] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[1] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 3 input_B[4] \
   -sink_cell {FB1.uB un1_input_B[7:0]} \
   -sink_cell {FB1.uA un1_remainder_reg}
global_route input_B[4] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 6 remainder_reg[3] \
   -sink_cell {FB1.uB un1_remainder_reg_1[7:0]} \
   -sink_cell {FB1.uA un5[7:0]}
global_route remainder_reg[3] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 B[1]
net_connections -num_pins 2 B[1] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[1]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route B[1] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_connections -num_pins 2 input_A[2] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[2] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 4 count[2] \
   -sink_cell {FB1.uB un1_count_1[3:1]} \
   -sink_cell {FB1.uA un1_count[3:0]}
global_route count[2] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_connections -num_pins 2 rst_n \
   -sink_cell {FB1.uA rst_n} \
   -sink_cell {FB1.uB rst_n}
global_route rst_n \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT

net_connections -num_pins 4 count[1] \
   -sink_cell {FB1.uB un1_count_1[3:1]} \
   -sink_cell {FB1.uA un1_count[3:0]}
global_route count[1] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[3] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[3] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 4 count[0] \
   -sink_cell {FB1.uA un1_count_2} \
   -sink_cell {FB1.uB un1_count_6[3:0]}
global_route count[0] -multi_hop 5 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[0] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[0] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_1[7] \
   -sink_cell {FB1.uA un5[7:0]}
global_route un1_remainder_reg_1[7] -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -function GCLK -tdm_qualified 0 -is_clock 1 -feedthrough_allowed 0 clk1
net_connections -num_pins 11 clk1 \
   -sink_cell {FB1.uA input_A[7:0]} \
   -sink_cell {FB1.uB out_valid}
global_route clk1 \
   -from FB1.PLL1 -to {FB1.uA FB1.uB} -using T_FB1.PLL1_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg_1[3] \
   -sink_cell {FB1.uB quotient_reg[7:0]}
global_route un1_quotient_reg_1[3] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 B[6]
net_connections -num_pins 2 B[6] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[6]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(FB1_A1_B19_1)->FB1.uA (L 2)
global_route B[6] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 FB1_A1_B19_1}

net_connections -num_pins 2 un1_quotient_reg[2] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[2] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 B[5]
net_connections -num_pins 2 B[5] \
   -sink_cell {FB1.uA input_B[7:0]}
# route tree for B[5]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 2)
global_route B[5] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 T_FB1.uA_FB1.uB_2}

net_connections -num_pins 2 un1_remainder_reg_2[3] \
   -sink_cell {FB1.uB remainder[7:0]}
global_route un1_remainder_reg_2[3] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_quotient_reg[5] \
   -sink_cell {FB1.uB quotient[7:0]}
global_route un1_quotient_reg[5] -multi_hop 4 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm DIRECT

net_connections -num_pins 2 un1_remainder_reg_3[5] \
   -sink_cell {FB1.uB remainder_reg[7:0]}
global_route un1_remainder_reg_3[5] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 input_A[0] \
   -sink_cell {FB1.uB input_A_pmux}
global_route input_A[0] -multi_hop 3 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 un1_count_1[2] \
   -sink_cell {FB1.uA un1_count_2}
global_route un1_count_1[2] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 A[0]
net_connections -num_pins 2 A[0] \
   -sink_cell {FB1.uA input_A[7:0]}
# route tree for A[0]
# TOP_IO_HT3_FB1_B5 (R) (L 0)->(TOP_IO_HT3_FB1_B5)->FB1.uB (L 1)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 2)
global_route A[0] \
   -feedthrough -from TOP_IO_HT3_FB1_B5 -to FB1.uA -through {FB1.uB} -using {TOP_IO_HT3_FB1_B5 T_FB1.uA_FB1.uB_2}

net_connections -num_pins 3 un1_count_1[1] \
   -sink_cell {FB1.uA un1_count_2}
global_route un1_count_1[1] -multi_hop 4 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

