
---------- Begin Simulation Statistics ----------
final_tick                                 7231900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134922                       # Simulator instruction rate (inst/s)
host_mem_usage                                8820008                       # Number of bytes of host memory used
host_op_rate                                   252399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.53                       # Real time elapsed on the host
host_tick_rate                               75820066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006182                       # Number of seconds simulated
sim_ticks                                  6181537000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          12317964                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7759740                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.236307                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.236307                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            223132                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           121213                       # number of floating regfile writes
system.switch_cpus.idleCycles                  508352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       299818                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2507201                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.941899                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4888624                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1434388                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1690047                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3942406                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1038                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        24301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1625290                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     27588871                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3454236                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       506587                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24007835                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        178051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         236100                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        193201                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          704                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       159293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       140525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28458136                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23703122                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603385                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17171207                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.917251                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23837051                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36148101                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19788502                       # number of integer regfile writes
system.switch_cpus.ipc                       0.808860                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.808860                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       417976      1.71%      1.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18701571     76.29%     77.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        69838      0.28%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        165046      0.67%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        11492      0.05%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1174      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            3      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4725      0.02%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        29454      0.12%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           70      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        13071      0.05%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        18337      0.07%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3722      0.02%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          526      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          239      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3538838     14.44%     93.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1407648      5.74%     99.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        53076      0.22%     99.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        77600      0.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24514423                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          229180                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       452302                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       197656                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       343096                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              361016                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014727                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          309927     85.85%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            565      0.16%     86.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            391      0.11%     86.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           371      0.10%     86.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           64      0.02%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          26466      7.33%     93.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13888      3.85%     97.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3764      1.04%     98.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5579      1.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24228283                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60872950                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23505466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     36017849                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           27587108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24514423                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1763                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8771406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        80669                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1058                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13378451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     11854722                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.067904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.411867                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5484909     46.27%     46.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       947062      7.99%     54.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       951088      8.02%     62.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1059096      8.93%     71.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1030185      8.69%     79.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       865635      7.30%     87.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       799786      6.75%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       495422      4.18%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       221539      1.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     11854722                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.982874                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        53969                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        60297                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3942406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1625290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10203096                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 12363074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          965                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       114158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228882                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1918                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4213458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4213458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4213664                       # number of overall hits
system.cpu.dcache.overall_hits::total         4213664                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       121787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         121787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       121811                       # number of overall misses
system.cpu.dcache.overall_misses::total        121811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7182460999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7182460999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7182460999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7182460999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4335245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4335245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4335475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4335475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58975.596730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58975.596730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58963.976973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58963.976973                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       210952                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2806                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3014                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.990710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.171429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21997                       # number of writebacks
system.cpu.dcache.writebacks::total             21997                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        78287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        78287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43506                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2565940499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2565940499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2566298999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2566298999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010035                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010035                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58987.137908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58987.137908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58987.243116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58987.243116                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3005744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3005744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       106077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        106077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6055354500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6055354500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3111821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3111821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57084.518793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57084.518793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        78253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        27824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1455740000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1455740000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52319.580219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52319.580219                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1127106499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1127106499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71744.525716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71744.525716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1110200499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1110200499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70821.670005                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70821.670005                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          206                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           206                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.104348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.104348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.026087                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026087                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        59750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        59750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4459422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44335                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.584685                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.395337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.604663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8714261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8714261                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2341277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2341277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2341277                       # number of overall hits
system.cpu.icache.overall_hits::total         2341277                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        81461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          81461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        81461                       # number of overall misses
system.cpu.icache.overall_misses::total         81461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1635836500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1635836500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1635836500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1635836500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2422738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2422738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2422738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2422738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.033624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.033624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033624                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20081.222916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20081.222916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20081.222916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20081.222916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1958                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          350                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.588235                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          350                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        70768                       # number of writebacks
system.cpu.icache.writebacks::total             70768                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        10169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        10169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10169                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        71292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        71292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1340822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1340822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1340822000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1340822000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.029426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029426                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.029426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029426                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18807.467879                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18807.467879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18807.467879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18807.467879                       # average overall mshr miss latency
system.cpu.icache.replacements                  70768                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2341277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2341277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        81461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         81461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1635836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1635836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2422738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2422738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.033624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20081.222916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20081.222916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        10169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        71292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1340822000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1340822000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.029426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18807.467879                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18807.467879                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           963.738407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3747342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             71962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.073900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.905696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   836.832711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.123931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.817219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.941151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4916768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4916768                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6181537000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        64380                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14316                       # number of demand (read+write) hits
system.l2.demand_hits::total                    78696                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        64380                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14316                       # number of overall hits
system.l2.overall_hits::total                   78696                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6613                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28995                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35608                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6613                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28995                       # number of overall misses
system.l2.overall_misses::total                 35608                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    553983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2345629500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2899612500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    553983000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2345629500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2899612500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        70993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114304                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        70993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114304                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.093150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.093150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83771.813095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80897.723745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81431.490115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83771.813095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80897.723745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81431.490115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11666                       # number of writebacks
system.l2.writebacks::total                     11666                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35603                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35603                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    487459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2055679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2543138500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    487459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2055679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2543138500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.093080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.093080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311476                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73768.008475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70897.723745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71430.455299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73768.008475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70897.723745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71430.455299                       # average overall mshr miss latency
system.l2.replacements                          35453                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        70494                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70494                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        70494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70494                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  174                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.130000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.130000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       515000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       515000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.130000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.130000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1063088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1063088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.876889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78306.459929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78306.459929                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    927328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    927328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.876889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68306.459929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68306.459929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        64380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              64380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    553983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    553983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        70993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          70993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.093150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.093150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83771.813095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83771.813095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    487459000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    487459000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.093080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.093080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73768.008475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73768.008475                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1282541000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1282541000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.554062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.554062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83179.259355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83179.259355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1128351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1128351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.554062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.554062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73179.259355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73179.259355                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8108.914679                       # Cycle average of tags in use
system.l2.tags.total_refs                      242395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43645                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.553786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     282.704372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.364387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       506.979524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1646.971133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5624.895263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.201046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.686633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989858                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5556                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1862188                       # Number of tag accesses
system.l2.tags.data_accesses                  1862188                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000516958500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11666                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35603                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11666                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35603                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.256484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.092456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.456734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            316     45.53%     45.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           204     29.39%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            93     13.40%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           37      5.33%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           26      3.75%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.01%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.29%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.14%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.29%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.768012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.735655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              440     63.40%     63.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      2.31%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              204     29.39%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      4.03%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.72%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2278592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               746624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    368.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6180353500                       # Total gap between requests
system.mem_ctrls.avgGap                     130748.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       422912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1855104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       744768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 68415347.186306580901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 300104003.260030627251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 120482656.659662470222                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28995                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11666                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    215400250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    863967250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 145853650250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32596.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29797.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12502455.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       422912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1855680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2278592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       422912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       422912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       746624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       746624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6608                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28995                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35603                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11666                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11666                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     68415347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    300197184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        368612531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     68415347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     68415347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    120782906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       120782906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    120782906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     68415347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    300197184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489395437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35594                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11637                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          714                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               411980000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             177970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1079367500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11574.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30324.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27839                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8449                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   276.249017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   166.940895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   301.077212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4285     39.17%     39.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2842     25.98%     65.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1076      9.84%     74.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          653      5.97%     80.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          445      4.07%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          289      2.64%     87.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          239      2.18%     89.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          188      1.72%     91.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          922      8.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2278016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             744768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              368.519350                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              120.482657                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        37799160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20086935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127377600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26935200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 487409520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2036492580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    658747200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3394848195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.191600                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1691688250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4283668750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40333860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21426570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      126763560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33809940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 487409520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1889115090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    782424960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3381283500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.997211                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2013944750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3961412250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22027                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11666                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21939                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13576                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22027                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       104837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       104837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 104837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3025216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3025216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3025216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35629                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           123476000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          188994000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3787932                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2827287                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       252652                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2283475                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1825112                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     79.926953                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          315847                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1144                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       243116                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       101926                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       141190                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        14942                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8762750                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       235071                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     10628895                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.770404                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.576063                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5603357     52.72%     52.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1349459     12.70%     65.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       552638      5.20%     70.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1145436     10.78%     81.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       393008      3.70%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       310162      2.92%     88.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       137594      1.29%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       119937      1.13%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1017304      9.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     10628895                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1017304                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          3606805                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3367723                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4247346                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        396746                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         236100                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1696293                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         19615                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       30431460                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         88262                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3451042                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1435342                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  5230                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1356                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3947665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               16377260                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3787932                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2242885                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7636504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          510464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1709                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        13353                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2422739                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         88821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     11854722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.730672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.452521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          6614991     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           380558      3.21%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           250292      2.11%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           309664      2.61%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           406682      3.43%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           391572      3.30%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           321080      2.71%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           388910      3.28%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2790973     23.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     11854722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.306391                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.324692                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2424772                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 30282                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              335569                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1325013                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          704                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         402734                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          220                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2398                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7231900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         236100                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3845392                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2210884                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        11016                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4360623                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1190685                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       29389844                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         24368                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         354753                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          39722                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         753772                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           94                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     34939405                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            76194191                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         47132846                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            308932                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061479                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         12877892                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             680                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          673                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1351148                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37185827                       # The number of ROB reads
system.switch_cpus.rob.writes                56391685                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             99121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        70768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27829                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       213053                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       130333                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                343386                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9072704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4179712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13252416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35752                       # Total snoops (count)
system.tol2bus.snoopTraffic                    765760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138974                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 147308     98.04%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2944      1.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150256                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7231900000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          207206499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106961453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65087458                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
