{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480342627173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480342627189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 09:17:06 2016 " "Processing started: Mon Nov 28 09:17:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480342627189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342627189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342627189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480342628776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480342628776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Final.v(17) " "Verilog HDL Declaration information at Final.v(17): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480342654410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Final.v(18) " "Verilog HDL Declaration information at Final.v(18): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480342654410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Final.v(19) " "Verilog HDL Declaration information at Final.v(19): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480342654410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Final.v(21) " "Verilog HDL Declaration information at Final.v(21): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480342654410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 7 7 " "Found 7 design units, including 7 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 servoOut " "Found entity 1: servoOut" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "2 servos " "Found entity 2: servos" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "3 servoControl " "Found entity 3: servoControl" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "4 PWM_trans " "Found entity 4: PWM_trans" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "5 PWMRead " "Found entity 5: PWMRead" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "6 Final " "Found entity 6: Final" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex_decoder " "Found entity 7: hex_decoder" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480342654425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480342654726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Final.v(24) " "Verilog HDL assignment warning at Final.v(24): truncated value with size 5 to match size of target (4)" {  } { { "Final.v" "" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480342654741 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_trans PWM_trans:trans " "Elaborating entity \"PWM_trans\" for hierarchy \"PWM_trans:trans\"" {  } { { "Final.v" "trans" { Text "C:/Dev/FPGA/Project/Final/Final.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342654810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMRead PWM_trans:trans\|PWMRead:readP " "Elaborating entity \"PWMRead\" for hierarchy \"PWM_trans:trans\|PWMRead:readP\"" {  } { { "PWM_trans.v" "readP" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342654926 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear PWM_trans.v(88) " "Verilog HDL Always Construct warning at PWM_trans.v(88): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480342654926 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clkwidth PWM_trans.v(88) " "Verilog HDL Always Construct warning at PWM_trans.v(88): inferring latch(es) for variable \"clkwidth\", which holds its previous value in one or more paths through the always construct" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480342654926 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PWM_trans.v(100) " "Verilog HDL assignment warning at PWM_trans.v(100): truncated value with size 32 to match size of target (12)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[0\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[0\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[1\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[1\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[2\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[2\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[3\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[3\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[4\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[4\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[5\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[5\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[6\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[6\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[7\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[7\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[8\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[8\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[9\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[9\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[10\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[10\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[11\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[11\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[12\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[12\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[13\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[13\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[14\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[14\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[15\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[15\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[16\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[16\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[17\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[17\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkwidth\[18\] PWM_trans.v(88) " "Inferred latch for \"clkwidth\[18\]\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear PWM_trans.v(88) " "Inferred latch for \"clear\" at PWM_trans.v(88)" {  } { { "PWM_trans.v" "" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342654941 "|Final|PWM_trans:trans|PWMRead:readP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoOut servoOut:outa " "Elaborating entity \"servoOut\" for hierarchy \"servoOut:outa\"" {  } { { "Final.v" "outa" { Text "C:/Dev/FPGA/Project/Final/Final.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342654978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servos servoOut:outa\|servos:sev " "Elaborating entity \"servos\" for hierarchy \"servoOut:outa\|servos:sev\"" {  } { { "servoOut.v" "sev" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342655010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoControl servoOut:outa\|servos:sev\|servoControl:sevP " "Elaborating entity \"servoControl\" for hierarchy \"servoOut:outa\|servos:sev\|servoControl:sevP\"" {  } { { "servoOut.v" "sevP" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig servoOut.v(148) " "Verilog HDL Always Construct warning at servoOut.v(148): inferring latch(es) for variable \"sig\", which holds its previous value in one or more paths through the always construct" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulseWidth servoOut.v(160) " "Verilog HDL Always Construct warning at servoOut.v(160): inferring latch(es) for variable \"pulseWidth\", which holds its previous value in one or more paths through the always construct" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[0\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[0\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[1\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[1\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[2\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[2\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[3\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[3\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[4\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[4\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[5\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[5\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[6\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[6\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[7\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[7\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[8\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[8\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[9\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[9\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[10\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[10\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[11\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[11\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[12\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[12\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[13\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[13\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[14\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[14\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[15\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[15\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[16\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[16\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[17\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[17\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[18\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[18\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[19\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[19\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseWidth\[20\] servoOut.v(160) " "Inferred latch for \"pulseWidth\[20\]\" at servoOut.v(160)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig servoOut.v(148) " "Inferred latch for \"sig\" at servoOut.v(148)" {  } { { "servoOut.v" "" { Text "C:/Dev/FPGA/Project/Final/servoOut.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655057 "|Final|servoOut:outa|servos:sev|servoControl:sevP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "Final.v" "hex0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480342655110 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[15\] Add0 " "Net \"out\[15\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[15\] " "Net is fed by \"PWM_trans:trans\|outb\[15\]\"" {  } { { "PWM_trans.v" "outb\[15\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[15\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[14\] Add0 " "Net \"out\[14\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[14\] " "Net is fed by \"PWM_trans:trans\|outb\[14\]\"" {  } { { "PWM_trans.v" "outb\[14\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[14\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[13\] Add0 " "Net \"out\[13\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[13\] " "Net is fed by \"PWM_trans:trans\|outb\[13\]\"" {  } { { "PWM_trans.v" "outb\[13\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[13\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[12\] Add0 " "Net \"out\[12\]\", which fans out to \"Add0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[12\] " "Net is fed by \"PWM_trans:trans\|outb\[12\]\"" {  } { { "PWM_trans.v" "outb\[12\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[12\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add0" { Text "C:/Dev/FPGA/Project/Final/Final.v" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[7\] Add1 " "Net \"out\[7\]\", which fans out to \"Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[7\] " "Net is fed by \"PWM_trans:trans\|outb\[7\]\"" {  } { { "PWM_trans.v" "outb\[7\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add1 " "Net is fed by \"Add1\"" {  } { { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[7\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[6\] Add1 " "Net \"out\[6\]\", which fans out to \"Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[6\] " "Net is fed by \"PWM_trans:trans\|outb\[6\]\"" {  } { { "PWM_trans.v" "outb\[6\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add1 " "Net is fed by \"Add1\"" {  } { { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[6\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[5\] Add1 " "Net \"out\[5\]\", which fans out to \"Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[5\] " "Net is fed by \"PWM_trans:trans\|outb\[5\]\"" {  } { { "PWM_trans.v" "outb\[5\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add1 " "Net is fed by \"Add1\"" {  } { { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[5\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out\[4\] Add1 " "Net \"out\[4\]\", which fans out to \"Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PWM_trans:trans\|outb\[4\] " "Net is fed by \"PWM_trans:trans\|outb\[4\]\"" {  } { { "PWM_trans.v" "outb\[4\]" { Text "C:/Dev/FPGA/Project/Final/PWM_trans.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add1 " "Net is fed by \"Add1\"" {  } { { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480342655425 ""}  } { { "Final.v" "out\[4\]" { Text "C:/Dev/FPGA/Project/Final/Final.v" 23 -1 0 } } { "Final.v" "Add1" { Text "C:/Dev/FPGA/Project/Final/Final.v" 25 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480342655425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/FPGA/Project/Final/output_files/Final.map.smsg " "Generated suppressed messages file C:/Dev/FPGA/Project/Final/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480342655810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 09:17:35 2016 " "Processing ended: Mon Nov 28 09:17:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480342655810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480342655810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480342655810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342655810 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 26 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480342656672 ""}
