0.6
2016.4
Jan 23 2017
19:37:30
D:/ECE 440/project6/project6/project6.sim/sim_1/impl/func/tb_func_impl.v,1583185038,verilog,,,,ALC;dbg_hub_CV;dbg_hub_CVclk_x_pntrs;dbg_hub_CVclk_x_pntrs_3;dbg_hub_CVdmem;dbg_hub_CVdmem_9;dbg_hub_CVfifo_generator_ramfifo;dbg_hub_CVfifo_generator_ramfifo__parameterized0;dbg_hub_CVfifo_generator_top;dbg_hub_CVfifo_generator_top__parameterized0;dbg_hub_CVfifo_generator_v13_1_3;dbg_hub_CVfifo_generator_v13_1_3__parameterized0;dbg_hub_CVfifo_generator_v13_1_3_synth;dbg_hub_CVfifo_generator_v13_1_3_synth__parameterized0;dbg_hub_CVltlib_v1_0_0_bscan;dbg_hub_CVmemory;dbg_hub_CVmemory__parameterized0;dbg_hub_CVrd_bin_cntr;dbg_hub_CVrd_bin_cntr_13;dbg_hub_CVrd_fwft;dbg_hub_CVrd_logic;dbg_hub_CVrd_logic__parameterized0;dbg_hub_CVrd_status_flags_as;dbg_hub_CVrd_status_flags_as_12;dbg_hub_CVreset_blk_ramfifo;dbg_hub_CVreset_blk_ramfifo_4;dbg_hub_CVsynchronizer_ff;dbg_hub_CVsynchronizer_ff_0;dbg_hub_CVsynchronizer_ff_1;dbg_hub_CVsynchronizer_ff_2;dbg_hub_CVsynchronizer_ff_5;dbg_hub_CVsynchronizer_ff_6;dbg_hub_CVsynchronizer_ff_7;dbg_hub_CVsynchronizer_ff_8;dbg_hub_CVsynchronizer_ff__parameterized0;dbg_hub_CVsynchronizer_ff__parameterized0_14;dbg_hub_CVsynchronizer_ff__parameterized1;dbg_hub_CVsynchronizer_ff__parameterized1_15;dbg_hub_CVsynchronizer_ff__parameterized2;dbg_hub_CVsynchronizer_ff__parameterized2_16;dbg_hub_CVsynchronizer_ff__parameterized3;dbg_hub_CVsynchronizer_ff__parameterized3_17;dbg_hub_CVwr_bin_cntr;dbg_hub_CVwr_bin_cntr_11;dbg_hub_CVwr_logic;dbg_hub_CVwr_logic__parameterized0;dbg_hub_CVwr_status_flags_as;dbg_hub_CVwr_status_flags_as_10;dbg_hub_CVxsdbm_v2_0_2_addr_ctl;dbg_hub_CVxsdbm_v2_0_2_bscan_switch;dbg_hub_CVxsdbm_v2_0_2_burst_wdlen_ctl;dbg_hub_CVxsdbm_v2_0_2_bus_ctl;dbg_hub_CVxsdbm_v2_0_2_bus_ctl_cnt;dbg_hub_CVxsdbm_v2_0_2_bus_ctl_flg;dbg_hub_CVxsdbm_v2_0_2_bus_ctl_flg__parameterized0;dbg_hub_CVxsdbm_v2_0_2_bus_mstr2sl_if;dbg_hub_CVxsdbm_v2_0_2_cmd_decode;dbg_hub_CVxsdbm_v2_0_2_ctl_reg;dbg_hub_CVxsdbm_v2_0_2_ctl_reg__parameterized0;dbg_hub_CVxsdbm_v2_0_2_ctl_reg__parameterized1;dbg_hub_CVxsdbm_v2_0_2_ctl_reg__parameterized2;dbg_hub_CVxsdbm_v2_0_2_icon;dbg_hub_CVxsdbm_v2_0_2_icon2xsdb;dbg_hub_CVxsdbm_v2_0_2_if;dbg_hub_CVxsdbm_v2_0_2_if_static_status;dbg_hub_CVxsdbm_v2_0_2_rdfifo;dbg_hub_CVxsdbm_v2_0_2_rdreg;dbg_hub_CVxsdbm_v2_0_2_stat;dbg_hub_CVxsdbm_v2_0_2_stat_reg;dbg_hub_CVxsdbm_v2_0_2_stat_reg__parameterized0;dbg_hub_CVxsdbm_v2_0_2_stat_reg__parameterized1;dbg_hub_CVxsdbm_v2_0_2_sync;dbg_hub_CVxsdbm_v2_0_2_wrfifo;dbg_hub_CVxsdbm_v2_0_2_wrreg;dbg_hub_CVxsdbm_v2_0_2_xsdbm;dist_mem_gen_0;dist_mem_gen_0_dist_mem_gen_v8_0_11;dist_mem_gen_0_dist_mem_gen_v8_0_11_synth;dist_mem_gen_0_spram;glbl;u_ila_0_CV;u_ila_0_CVblk_mem_gen_generic_cstr;u_ila_0_CVblk_mem_gen_prim_width;u_ila_0_CVblk_mem_gen_prim_wrapper;u_ila_0_CVblk_mem_gen_top;u_ila_0_CVblk_mem_gen_v8_3_5;u_ila_0_CVblk_mem_gen_v8_3_5_synth;u_ila_0_CVila_v6_2_1_ila;u_ila_0_CVila_v6_2_1_ila_cap_addrgen;u_ila_0_CVila_v6_2_1_ila_cap_ctrl_legacy;u_ila_0_CVila_v6_2_1_ila_cap_sample_counter;u_ila_0_CVila_v6_2_1_ila_cap_window_counter;u_ila_0_CVila_v6_2_1_ila_core;u_ila_0_CVila_v6_2_1_ila_register;u_ila_0_CVila_v6_2_1_ila_reset_ctrl;u_ila_0_CVila_v6_2_1_ila_trace_memory;u_ila_0_CVila_v6_2_1_ila_trig_match;u_ila_0_CVila_v6_2_1_ila_trigger;u_ila_0_CVltlib_v1_0_0_all_typeA;u_ila_0_CVltlib_v1_0_0_all_typeA_0;u_ila_0_CVltlib_v1_0_0_all_typeA_2;u_ila_0_CVltlib_v1_0_0_all_typeA_4;u_ila_0_CVltlib_v1_0_0_all_typeA_6;u_ila_0_CVltlib_v1_0_0_all_typeA_8;u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0;u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_33;u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_41;u_ila_0_CVltlib_v1_0_0_all_typeA_slice;u_ila_0_CVltlib_v1_0_0_all_typeA_slice_1;u_ila_0_CVltlib_v1_0_0_all_typeA_slice_3;u_ila_0_CVltlib_v1_0_0_all_typeA_slice_5;u_ila_0_CVltlib_v1_0_0_all_typeA_slice_7;u_ila_0_CVltlib_v1_0_0_all_typeA_slice_9;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_34;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_42;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_35;u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_43;u_ila_0_CVltlib_v1_0_0_allx_typeA;u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0;u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized1;u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized2;u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized3;u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized4;u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay;u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_32;u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_40;u_ila_0_CVltlib_v1_0_0_async_edge_xfer;u_ila_0_CVltlib_v1_0_0_async_edge_xfer_10;u_ila_0_CVltlib_v1_0_0_async_edge_xfer_11;u_ila_0_CVltlib_v1_0_0_async_edge_xfer_12;u_ila_0_CVltlib_v1_0_0_cfglut4;u_ila_0_CVltlib_v1_0_0_cfglut4_36;u_ila_0_CVltlib_v1_0_0_cfglut5;u_ila_0_CVltlib_v1_0_0_cfglut5_30;u_ila_0_CVltlib_v1_0_0_cfglut5_37;u_ila_0_CVltlib_v1_0_0_cfglut6;u_ila_0_CVltlib_v1_0_0_cfglut6_38;u_ila_0_CVltlib_v1_0_0_cfglut6__parameterized0;u_ila_0_CVltlib_v1_0_0_cfglut7;u_ila_0_CVltlib_v1_0_0_cfglut7_29;u_ila_0_CVltlib_v1_0_0_generic_memrd;u_ila_0_CVltlib_v1_0_0_match;u_ila_0_CVltlib_v1_0_0_match__parameterized0;u_ila_0_CVltlib_v1_0_0_match__parameterized1;u_ila_0_CVltlib_v1_0_0_match__parameterized2;u_ila_0_CVltlib_v1_0_0_match__parameterized3;u_ila_0_CVltlib_v1_0_0_match__parameterized4;u_ila_0_CVltlib_v1_0_0_match_nodelay;u_ila_0_CVltlib_v1_0_0_match_nodelay_31;u_ila_0_CVltlib_v1_0_0_match_nodelay_39;u_ila_0_CVltlib_v1_0_0_rising_edge_detection;u_ila_0_CVltlib_v1_0_0_rising_edge_detection_13;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized19;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized20;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized21;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized22;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized34;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized35;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized36;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized37;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized38;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized39;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized40;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized41;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized42;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized43;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized44;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized45;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized47;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized49;u_ila_0_CVxsdbs_v1_0_2_reg__parameterized52;u_ila_0_CVxsdbs_v1_0_2_reg_ctl;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_17;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_18;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_19;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_20;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_22;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_23;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_24;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_25;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_26;u_ila_0_CVxsdbs_v1_0_2_reg_ctl_27;u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized0;u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1;u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized2;u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized3;u_ila_0_CVxsdbs_v1_0_2_reg_p2s;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized0;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized1;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized2;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized3;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized4;u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized5;u_ila_0_CVxsdbs_v1_0_2_reg_stat;u_ila_0_CVxsdbs_v1_0_2_reg_stat_14;u_ila_0_CVxsdbs_v1_0_2_reg_stat_15;u_ila_0_CVxsdbs_v1_0_2_reg_stat_16;u_ila_0_CVxsdbs_v1_0_2_reg_stat_21;u_ila_0_CVxsdbs_v1_0_2_reg_stat_28;u_ila_0_CVxsdbs_v1_0_2_reg_stream;u_ila_0_CVxsdbs_v1_0_2_reg_stream__parameterized0;u_ila_0_CVxsdbs_v1_0_2_xsdbs,,,,,,,,
D:/ECE 440/project6/project6/project6.srcs/sim_1/new/tb.sv,1583184886,systemVerilog,,,,tb,,,,,,,,
