
20. Printing statistics.

=== smart_fifo ===

   Number of wires:               2730
   Number of wire bits:           2811
   Number of public wires:         573
   Number of public wire bits:     654
   Number of ports:                 18
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2187
     AND2_X1                        27
     AND3_X1                         1
     AND4_X1                         1
     AOI21_X1                       46
     AOI21_X2                        1
     AOI21_X4                        1
     AOI22_X1                       65
     BUF_X1                        104
     BUF_X2                         55
     BUF_X4                          9
     BUF_X8                          1
     CLKBUF_X1                      56
     CLKBUF_X2                       2
     DFF_X1                        576
     FA_X1                           1
     HA_X1                          10
     INV_X1                         21
     INV_X2                          1
     MUX2_X1                       909
     NAND2_X1                      116
     NAND3_X1                       75
     NAND4_X1                        8
     NAND4_X2                        2
     NOR2_X1                        20
     NOR3_X1                         4
     NOR3_X4                         1
     NOR4_X1                         1
     NOR4_X2                         1
     NOR4_X4                         2
     OAI211_X2                       2
     OAI21_X1                       50
     OAI21_X2                        2
     OR2_X1                          2
     OR3_X1                          9
     XNOR2_X2                        1
     XOR2_X1                         3
     XOR2_X2                         1

   Chip area for module '\smart_fifo': 5031.656000
     of which used for sequential elements: 2604.672000 (51.77%)

