<stg><name>relu<8, 32></name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i4 [ 0, %0 ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln114 = icmp eq i4 %m_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %m = add i4 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln114, label %1, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader1.preheader:0  %tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %m_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="9">
<![CDATA[
.preheader1.preheader:1  %zext_ln115 = zext i9 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0  %r_0 = phi i6 [ 0, %.preheader1.preheader ], [ %r, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:1  %icmp_ln115 = icmp eq i6 %r_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3  %r = add i6 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln115, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %zext_ln117 = zext i6 %r_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %add_ln117 = add i10 %zext_ln117, %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln117, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %c_0 = phi i6 [ %c, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln116 = icmp eq i6 %c_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %c = add i6 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln116, label %.preheader1.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:0  %zext_ln117_1 = zext i6 %c_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:1  %add_ln117_1 = add i15 %tmp_8_cast, %zext_ln117_1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge:2  %zext_ln117_2 = zext i15 %add_ln117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %in_addr = getelementptr [8192 x half]* %in_r, i64 0, i64 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:5  %in_load = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:5  %in_load = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:6  %tmp = fcmp ogt half %in_load, 0x0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:7  %select_ln117 = select i1 %tmp, half %in_load, half 0x0

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %out_addr = getelementptr [8192 x half]* %out_r, i64 0, i64 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
._crit_edge:8  store half %select_ln117, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="m_0" fromId="57" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln114" to="m_0" fromId="8" toId="9">
</dataflow>
<dataflow id="60" from="m" to="m_0" fromId="12" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="br_ln0" to="m_0" fromId="27" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="62" from="m_0" to="icmp_ln114" fromId="9" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="icmp_ln114" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="11">
</dataflow>
<dataflow id="71" from="m_0" to="m" fromId="9" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="m" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="icmp_ln114" to="br_ln114" fromId="10" toId="13">
</dataflow>
<dataflow id="76" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="tmp_6" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="m_0" to="tmp_6" fromId="9" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_78" to="tmp_6" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="tmp_6" to="zext_ln115" fromId="14" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="r_0" fromId="81" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln115" to="r_0" fromId="16" toId="18">
</dataflow>
<dataflow id="84" from="r" to="r_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln0" to="r_0" fromId="38" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="86" from="r_0" to="icmp_ln115" fromId="18" toId="19">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln115" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty_41" fromId="65" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty_41" fromId="90" toId="20">
</dataflow>
<dataflow id="92" from="StgValue_90" to="empty_41" fromId="90" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_90" to="empty_41" fromId="90" toId="20">
</dataflow>
<dataflow id="94" from="r_0" to="r" fromId="18" toId="21">
</dataflow>
<dataflow id="96" from="StgValue_95" to="r" fromId="95" toId="21">
</dataflow>
<dataflow id="97" from="icmp_ln115" to="br_ln115" fromId="19" toId="22">
</dataflow>
<dataflow id="98" from="r_0" to="zext_ln117" fromId="18" toId="23">
</dataflow>
<dataflow id="99" from="zext_ln117" to="add_ln117" fromId="23" toId="24">
</dataflow>
<dataflow id="100" from="zext_ln115" to="add_ln117" fromId="15" toId="24">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i15.i10.i5" to="tmp_8_cast" fromId="101" toId="25">
</dataflow>
<dataflow id="103" from="add_ln117" to="tmp_8_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_78" to="tmp_8_cast" fromId="78" toId="25">
</dataflow>
<dataflow id="105" from="c" to="c_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln116" to="c_0" fromId="44" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="107" from="StgValue_81" to="c_0" fromId="81" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln116" to="c_0" fromId="26" toId="28">
</dataflow>
<dataflow id="109" from="c_0" to="icmp_ln116" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_87" to="icmp_ln116" fromId="87" toId="29">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="65" toId="30">
</dataflow>
<dataflow id="112" from="StgValue_90" to="empty_42" fromId="90" toId="30">
</dataflow>
<dataflow id="113" from="StgValue_90" to="empty_42" fromId="90" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_90" to="empty_42" fromId="90" toId="30">
</dataflow>
<dataflow id="115" from="c_0" to="c" fromId="28" toId="31">
</dataflow>
<dataflow id="116" from="StgValue_95" to="c" fromId="95" toId="31">
</dataflow>
<dataflow id="117" from="icmp_ln116" to="br_ln116" fromId="29" toId="32">
</dataflow>
<dataflow id="118" from="c_0" to="zext_ln117_1" fromId="28" toId="33">
</dataflow>
<dataflow id="119" from="tmp_8_cast" to="add_ln117_1" fromId="25" toId="34">
</dataflow>
<dataflow id="120" from="zext_ln117_1" to="add_ln117_1" fromId="33" toId="34">
</dataflow>
<dataflow id="121" from="add_ln117_1" to="zext_ln117_2" fromId="34" toId="35">
</dataflow>
<dataflow id="122" from="in_r" to="in_addr" fromId="55" toId="36">
</dataflow>
<dataflow id="124" from="StgValue_123" to="in_addr" fromId="123" toId="36">
</dataflow>
<dataflow id="125" from="zext_ln117_2" to="in_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="126" from="in_addr" to="in_load" fromId="36" toId="37">
</dataflow>
<dataflow id="127" from="in_addr" to="in_load" fromId="36" toId="39">
</dataflow>
<dataflow id="128" from="in_load" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp" fromId="129" toId="40">
</dataflow>
<dataflow id="131" from="tmp" to="select_ln117" fromId="40" toId="41">
</dataflow>
<dataflow id="132" from="in_load" to="select_ln117" fromId="39" toId="41">
</dataflow>
<dataflow id="133" from="StgValue_129" to="select_ln117" fromId="129" toId="41">
</dataflow>
<dataflow id="134" from="out_r" to="out_addr" fromId="56" toId="42">
</dataflow>
<dataflow id="135" from="StgValue_123" to="out_addr" fromId="123" toId="42">
</dataflow>
<dataflow id="136" from="zext_ln117_2" to="out_addr" fromId="35" toId="42">
</dataflow>
<dataflow id="137" from="select_ln117" to="store_ln117" fromId="41" toId="43">
</dataflow>
<dataflow id="138" from="out_addr" to="store_ln117" fromId="42" toId="43">
</dataflow>
<dataflow id="139" from="icmp_ln114" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="140" from="icmp_ln115" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="141" from="icmp_ln116" to="StgValue_4" fromId="29" toId="4">
</dataflow>
</dataflows>


</stg>
