INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:55:01 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.783ns (17.563%)  route 3.675ns (82.437%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 7.149 - 6.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=692, unset)          1.458     1.458    oehb3/clk
    SLICE_X9Y96          FDCE                                         r  oehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.223     1.681 f  oehb3/data_reg_reg[3]/Q
                         net (fo=6, routed)           0.621     2.302    tehb6/data_reg_reg[8]_0[3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I2_O)        0.043     2.345 r  tehb6/dataOutArray[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.345    cmpi2/S[0]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.604 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, routed)          0.628     3.232    tehb6/O107[0]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.043     3.275 f  tehb6/Memory_reg_0_15_0_0_i_3/O
                         net (fo=4, routed)           0.265     3.540    control_merge5/oehb1/data_reg_reg[0]_5
    SLICE_X6Y105         LUT6 (Prop_lut6_I2_O)        0.043     3.583 r  control_merge5/oehb1/Memory_reg_0_15_0_0_i_1/O
                         net (fo=21, routed)          0.281     3.864    tehb5/fifo/control_merge5_dataOutArray_1
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.043     3.907 r  tehb5/fifo/Tail[3]_i_5__0/O
                         net (fo=4, routed)           0.613     4.520    tehb5/fifo/Tail[3]_i_5__0_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.043     4.563 r  tehb5/fifo/q0_reg_i_36/O
                         net (fo=3, routed)           0.301     4.863    tehb2/fifo/validArray_reg[0]_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I4_O)        0.043     4.906 r  tehb2/fifo/full_reg_i_2__2/O
                         net (fo=6, routed)           0.290     5.196    mc_load0/Buffer_2/data_reg_reg[0]_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.043     5.239 r  mc_load0/Buffer_2/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.677     5.916    mc_load0/Buffer_2/reg_en
    SLICE_X20Y111        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=692, unset)          1.149     7.149    mc_load0/Buffer_2/clk
    SLICE_X20Y111        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[24]/C
                         clock pessimism              0.013     7.162    
                         clock uncertainty           -0.035     7.127    
    SLICE_X20Y111        FDCE (Setup_fdce_C_CE)      -0.178     6.949    mc_load0/Buffer_2/data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.032    




