{"sha": "6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmQ3ZTE2OWViZDUwZmY1YzJiYThmMjUxODc3ZWQ1YTJmYjQ4OWEyZA==", "commit": {"author": {"name": "Jan Hubicka", "email": "hubicka@ucw.cz", "date": "2017-11-02T13:49:31Z"}, "committer": {"name": "Jan Hubicka", "email": "hubicka@gcc.gnu.org", "date": "2017-11-02T13:49:31Z"}, "message": "* x86-tune.def (X86_TUNE_USE_INCDEC): Enable for Haswell+.\n\nFrom-SVN: r254343", "tree": {"sha": "346c4bc4a24fc9f6b97513a142e440fa8c515426", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/346c4bc4a24fc9f6b97513a142e440fa8c515426"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d/comments", "author": null, "committer": null, "parents": [{"sha": "1e8fc1ce6e1747ffffa46f7e796640feb782572a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1e8fc1ce6e1747ffffa46f7e796640feb782572a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1e8fc1ce6e1747ffffa46f7e796640feb782572a"}], "stats": {"total": 15, "additions": 12, "deletions": 3}, "files": [{"sha": "067164afb7170bf34c3556f9840890f1f1be1c0d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "patch": "@@ -1,3 +1,7 @@\n+2017-11-02  Jan Hubicka  <hubicka@ucw.cz>\n+\n+\t* x86-tune.def (X86_TUNE_USE_INCDEC): Enable for Haswell+.\n+\n 2017-11-02  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/82795"}, {"sha": "99282c883410a9085fdbc6a75b44c18e7655128b", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 8, "deletions": 3, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=6d7e169ebd50ff5c2ba8f251877ed5a2fb489a2d", "patch": "@@ -220,10 +220,15 @@ DEF_TUNE (X86_TUNE_LCP_STALL, \"lcp_stall\", m_CORE_ALL | m_GENERIC)\n    as \"add mem, reg\".  */\n DEF_TUNE (X86_TUNE_READ_MODIFY, \"read_modify\", ~(m_PENT | m_LAKEMONT | m_PPRO))\n \n-/* X86_TUNE_USE_INCDEC: Enable use of inc/dec instructions.   */\n+/* X86_TUNE_USE_INCDEC: Enable use of inc/dec instructions.\n+\n+   Core2 and nehalem has stall of 7 cycles for partial flag register stalls.\n+   Sandy bridge and Ivy bridge generate extra uop.  On Haswell this extra uop\n+   is output only when the values needs to be really merged, which is not\n+   done by GCC generated code.  */\n DEF_TUNE (X86_TUNE_USE_INCDEC, \"use_incdec\",\n-          ~(m_P4_NOCONA | m_CORE_ALL | m_BONNELL | m_SILVERMONT | m_INTEL\n-\t   |  m_KNL | m_KNM | m_GENERIC))\n+          ~(m_P4_NOCONA | m_CORE2 | m_NEHALEM  | m_SANDYBRIDGE\n+\t    | m_BONNELL | m_SILVERMONT | m_INTEL |  m_KNL | m_KNM | m_GENERIC))\n \n /* X86_TUNE_INTEGER_DFMODE_MOVES: Enable if integer moves are preferred\n    for DFmode copies */"}]}