{
    "Function": "bit_via_setscl",
    "astEdges": [
        [
            8,
            9
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            16
        ],
        [
            0,
            2
        ],
        [
            5,
            7
        ],
        [
            5,
            11
        ],
        [
            5,
            6
        ],
        [
            7,
            10
        ],
        [
            7,
            8
        ],
        [
            11,
            14
        ],
        [
            11,
            12
        ],
        [
            3,
            4
        ],
        [
            4,
            15
        ],
        [
            4,
            5
        ],
        [
            12,
            13
        ]
    ],
    "candidateNodeList": [
        6,
        9,
        10,
        13,
        14,
        15
    ],
    "cfgEdges": [
        [
            8,
            7
        ],
        [
            0,
            8
        ],
        [
            0,
            12
        ],
        [
            5,
            4
        ],
        [
            7,
            5
        ],
        [
            11,
            5
        ],
        [
            4,
            16
        ],
        [
            12,
            11
        ]
    ],
    "ddgEdges": [
        [
            8,
            7
        ],
        [
            8,
            4
        ],
        [
            0,
            7
        ],
        [
            0,
            5
        ],
        [
            0,
            8
        ],
        [
            0,
            11
        ],
        [
            0,
            4
        ],
        [
            0,
            12
        ],
        [
            5,
            16
        ],
        [
            5,
            16
        ],
        [
            5,
            16
        ],
        [
            7,
            5
        ],
        [
            7,
            5
        ],
        [
            7,
            16
        ],
        [
            7,
            16
        ],
        [
            7,
            4
        ],
        [
            7,
            4
        ],
        [
            11,
            5
        ],
        [
            11,
            5
        ],
        [
            11,
            4
        ],
        [
            11,
            4
        ],
        [
            11,
            16
        ],
        [
            11,
            16
        ],
        [
            4,
            16
        ],
        [
            4,
            16
        ],
        [
            4,
            16
        ],
        [
            12,
            11
        ],
        [
            12,
            4
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            6
        ],
        [
            6,
            9
        ],
        [
            9,
            10
        ],
        [
            10,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            15
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "outb",
        "5": "<operator>.conditional",
        "6": "state",
        "7": "<operator>.and",
        "8": "inb",
        "9": "I2C_DIR",
        "10": "~I2C_SCL",
        "11": "<operator>.or",
        "12": "inb",
        "13": "I2C_DIR",
        "14": "I2C_SCL",
        "15": "I2C_DIR",
        "16": "METHOD_RETURN"
    }
}