{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -120 -y 640 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -120 -y 220 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -120 -y 240 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -120 -y 360 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -120 -y 380 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 10 -x 3700 -y 600 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -120 -y 260 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -120 -y 280 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 10 -x 3700 -y 660 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 10 -x 3700 -y 680 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 10 -x 3700 -y 780 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 10 -x 3700 -y 800 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 1 -x 100 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 15 14 13 16 17 18 19 20 21 22 23 24 25} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 0R -pinY wirein00.wi00_ep_dataout 20R -pinY wirein01 40R -pinY wirein01.wi01_ep_dataout 60R -pinY wirein02 80R -pinY wirein02.wi02_ep_dataout 100R -pinY wirein03 120R -pinY wirein03.wi03_ep_dataout 140R -pinY wireout20 180R -pinY btpipein80 160R -pinY btpipeouta0 200R -pinY btpipeouta0.btpoa0_ep_read 220R -pinY btpipeouta0.btpoa0_ep_blockstrobe 240R -pinY btpipeouta0.btpoa0_ep_ready 260R -pinY btpipeouta0.btpoa0_ep_datain 280R -pinY okClk 300R
preplace inst jesd204_0 -pg 1 -lvl 3 -x 970 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 33 27 28 35 24 25 34 36 23 31 29 30 26 32} -defaultsOSRD -pinY s_axi 0L -pinY m_axis_rx 100R -pinY refclk_p 20L -pinY refclk_n 40L -pinY rx_core_clk_out 220R -pinY s_axi_aclk 300L -pinY s_axi_aresetn 320L -pinY rx_reset 420L -pinBusY rxp 60L -pinBusY rxn 80L -pinY rx_aresetn 240R -pinBusY rx_start_of_frame 260R -pinBusY rx_end_of_frame 120R -pinBusY rx_start_of_multiframe 180R -pinBusY rx_end_of_multiframe 140R -pinBusY rx_frame_error 160R -pinY rx_sysref 180L -pinY rx_sync 200R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 600 -y 480 -defaultsOSRD -pinY btpipein_DATA 20L -pinY wireout_READDATA 40L -pinY m_axi 0R -pinY okClkIn 60L -pinY m_axi_aclk 20R -pinY m_axi_aresetn 40R -pinY activity_mon 60R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 600 -y 340 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 40R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 600 -y 640 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 9 -x 3500 -y 660 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 9 -x 3500 -y 780 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst ila_0 -pg 1 -lvl 9 -x 3500 -y 60 -swap {9 11 10 5 2 13 4 3 0 6 1 12 14 8 7} -defaultsOSRD -pinY clk 220L -pinBusY probe0 260L -pinBusY probe1 240L -pinBusY probe2 100L -pinBusY probe3 40L -pinBusY probe4 460L -pinBusY probe5 80L -pinBusY probe6 60L -pinBusY probe7 0L -pinBusY probe8 120L -pinBusY probe9 20L -pinBusY probe10 280L -pinBusY probe11 480L -pinBusY probe12 200L -pinBusY probe13 140L
preplace inst jesd204_0_transport_0 -pg 1 -lvl 4 -x 1470 -y 300 -swap {0 1 2 3 4 6 5 7 12 19 10 16 18 21 8 17 13 11 9 20 14 15} -defaultsOSRD -pinY rx 0L -pinY clk 20L -pinY rst_n 40L -pinBusY signalA_sampl0 20R -pinBusY signalA_sampl1 0R -pinY signalA_cntrl0 40R -pinY signalA_cntrl1 140R -pinBusY signalB_sampl0 280R -pinBusY signalB_sampl1 100R -pinY signalB_cntrl0 220R -pinY signalB_cntrl1 260R -pinBusY signalC_sampl0 320R -pinBusY signalC_sampl1 60R -pinY signalC_cntrl0 240R -pinY signalC_cntrl1 160R -pinBusY signalD_sampl0 120R -pinBusY signalD_sampl1 80R -pinY signalD_cntrl0 300R -pinY signalD_cntrl1 180R -pinY ready_out 200R
preplace inst data_processing_unit_0 -pg 1 -lvl 6 -x 2320 -y 220 -swap {1 2 0 3 4 6 5 11 8 9 7 10} -defaultsOSRD -pinBusY V_threshold 20L -pinBusY time_min 60L -pinBusY time_max 0L -pinY clk 140L -pinY RESET_N 160L -pinBusY sample0 200L -pinBusY sample1 180L -pinY valid 80R -pinBusY V_peak 20R -pinBusY AUC 40R -pinBusY dt 0R -pinBusY IPI 60R
preplace inst fifo_generator_0 -pg 1 -lvl 9 -x 3500 -y 920 -swap {0 1 2 3 4 5 6 7 10 8 9 11 12 13} -defaultsOSRD -pinY FIFO_WRITE 0L -pinY FIFO_WRITE.full 20L -pinY FIFO_WRITE.din 40L -pinY FIFO_WRITE.wr_en 60L -pinY FIFO_READ 80L -pinY FIFO_READ.empty 100L -pinY FIFO_READ.dout 120L -pinY FIFO_READ.rd_en 140L -pinY rst 200L -pinY wr_clk 160L -pinY rd_clk 180L -pinY valid 0R -pinY wr_rst_busy 20R -pinY rd_rst_busy 40R
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2320 -y 580 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY dout 240R
preplace inst negate_0 -pg 1 -lvl 5 -x 1860 -y 1240 -defaultsOSRD -pinY a 0L -pinY nota 0R
preplace inst half_rate_0 -pg 1 -lvl 8 -x 2990 -y 800 -swap {2 1 0} -defaultsOSRD -pinBusY data_in 20L -pinBusY data_out 0R -pinY clk 0L
preplace inst enable_read_0 -pg 1 -lvl 6 -x 2320 -y 1120 -swap {1 0 2} -defaultsOSRD -pinY read 20L -pinY empty 0L -pinY read_en 0R
preplace inst enable_write_0 -pg 1 -lvl 7 -x 2700 -y 1200 -swap {2 4 0 3 1} -defaultsOSRD -pinY blockstrobe 40L -pinY read 60L -pinY full 0L -pinY wr_en 0R -pinY fast_clk 20L
preplace netloc frontpanel_0_okClk 1 1 8 420 1000 NJ 1000 NJ 1000 NJ 1000 N 1000 N 1000 N 1000 3160
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 N 520
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 N 500
preplace netloc rxp_1 1 0 3 NJ 260 NJ 260 NJ
preplace netloc rxn_1 1 0 3 NJ 280 NJ 280 NJ
preplace netloc FPGA_JESD_CLKP_1 1 0 3 NJ 220 NJ 220 NJ
preplace netloc FPGA_JESD_CLKM_1 1 0 3 NJ 240 NJ 240 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 7 800 140 NJ 140 NJ 140 1980 0 N 0 N 0 3300
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 360 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 380 NJ
preplace netloc jesd204_0_rx_sync 1 1 9 380 120 N 120 1160 220 NJ 220 1940 520 N 520 N 520 3140 600 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 6 1300 200 N 200 2020 140 2560 840 2820 740 3240
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 800 620n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 9 1 NJ 660
preplace netloc util_ds_buf_1_OBUF_DS_N 1 9 1 NJ 680
preplace netloc util_ds_buf_2_OBUF_DS_P 1 9 1 NJ 780
preplace netloc util_ds_buf_2_OBUF_DS_N 1 9 1 NJ 800
preplace netloc jesd204_0_rx_start_of_frame 1 3 6 1280 80 NJ 80 N 80 2580J 140 N 140 3180
preplace netloc jesd204_0_rx_end_of_frame 1 3 6 1140 20 NJ 20 N 20 NJ 20 N 20 3260
preplace netloc jesd204_0_rx_end_of_multiframe 1 3 6 1180 40 NJ 40 N 40 NJ 40 N 40 3280
preplace netloc jesd204_0_rx_start_of_multiframe 1 3 6 1240 120 NJ 120 N 120 NJ 120 N 120 N
preplace netloc jesd204_0_rx_frame_error 1 3 6 1200 60 NJ 60 N 60 NJ 60 N 60 N
preplace netloc jesd204_0_rx_aresetn 1 3 6 1320 240 1620 250 2040 160 NJ 160 N 160 3160
preplace netloc jesd204_0_transport_0_signalA_sampl1 1 4 5 1640 100 N 100 NJ 100 N 100 N
preplace netloc jesd204_0_transport_0_ready_out 1 4 5 N 500 N 500 NJ 500 N 500 3220
preplace netloc data_processing_unit_0_valid 1 6 3 N 300 N 300 3160
preplace netloc data_processing_unit_0_dt 1 6 3 N 220 N 220 3180
preplace netloc data_processing_unit_0_IPI 1 6 3 N 280 N 280 3200
preplace netloc frontpanel_0_wi01_ep_dataout 1 1 5 300J 80 NJ 80 1260J 160 N 160 2000
preplace netloc frontpanel_0_wi02_ep_dataout 1 1 5 340J 100 NJ 100 1220J 180 N 180 1980
preplace netloc frontpanel_0_wi03_ep_dataout 1 1 5 320J 0 NJ 0 NJ 0 N 0 1960
preplace netloc data_processing_unit_0_AUC 1 6 3 N 260 N 260 N
preplace netloc data_processing_unit_0_V_peak 1 6 3 N 240 N 240 3160
preplace netloc jesd204_0_transport_0_signalB_sampl0 1 4 2 N 580 2000
preplace netloc jesd204_0_transport_0_signalB_sampl1 1 4 2 N 400 N
preplace netloc jesd204_0_transport_0_signalD_cntrl0 1 4 2 N 600 N
preplace netloc fifo_generator_0_dout 1 1 8 NJ 920 NJ 920 NJ 920 NJ 920 N 920 N 920 N 920 3180
preplace netloc negate_0_nota 1 5 4 2000 1060 2520 1120 N 1120 N
preplace netloc xlconcat_0_dout 1 6 2 N 820 N
preplace netloc half_rate_0_data_out 1 8 1 3200 800n
preplace netloc enable_read_0_read_en 1 6 3 2500J 1100 N 1100 3140
preplace netloc fifo_generator_0_empty 1 5 4 2040 1020 NJ 1020 N 1020 N
preplace netloc frontpanel_0_btpoa0_ep_read 1 1 6 NJ 860 NJ 860 NJ 860 NJ 860 1960 1040 2480
preplace netloc frontpanel_0_btpoa0_ep_blockstrobe 1 1 6 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 2540
preplace netloc fifo_generator_0_full 1 6 3 2580 940 NJ 940 N
preplace netloc frontpanel_0_wireout20 1 1 1 400 520n
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 780 200n
preplace netloc host_interface_1 1 0 1 NJ 640
preplace netloc frontpanel_0_btpipein80 1 1 1 360 500n
preplace netloc jesd204_0_m_axis_rx 1 3 1 N 300
preplace netloc frontpanel_0_wirein00 1 1 1 NJ 640
levelinfo -pg 1 -120 100 600 970 1470 1860 2320 2700 2990 3500 3700
pagesize -pg 1 -db -bbox -sgen -330 -10 3870 1320
",
   "Reduced Jogs_ScaleFactor":"0.534596",
   "Reduced Jogs_TopLeft":"-322,378",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
