$date
	Tue Aug 27 22:49:51 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_memoria $end
$var wire 32 ! out2 [31:0] $end
$var wire 32 " out1 [31:0] $end
$var reg 1 # beta $end
$var reg 1 $ clock $end
$var reg 10 % ind1 [9:0] $end
$var reg 10 & ind2 [9:0] $end
$var reg 32 ' x [31:0] $end
$scope module memoria $end
$var wire 1 # beta $end
$var wire 1 $ clock $end
$var wire 32 ( in [31:0] $end
$var wire 10 ) ind1 [9:0] $end
$var wire 10 * ind2 [9:0] $end
$var wire 32 + out1 [31:0] $end
$var wire 32 , out2 [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 -
bx ,
bx +
b0 *
b0 )
b101010 (
b101010 '
b0 &
b0 %
1$
1#
bx "
bx !
$end
#1
0$
#9
b101010 "
b101010 +
b101010 !
b101010 ,
#16
b1111111111 &
b1111111111 *
b10000000 '
b10000000 (
1$
#17
0$
#24
b0 !
b0 ,
#25
b10000000 "
b10000000 +
#32
b100000000 '
b100000000 (
b1111111111 %
b1111111111 )
1$
#33
0$
#41
b100000000 "
b100000000 +
b100000000 !
b100000000 ,
#48
1$
#49
0$
#64
1$
#65
0$
#80
1$
#81
0$
#96
1$
#97
0$
#112
1$
#113
0$
#128
1$
#129
0$
#132
