

================================================================
== Vivado HLS Report for 'xFDuplicate645'
================================================================
* Date:           Wed Mar 18 11:35:25 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43741|    43741| 2.187 ms | 2.187 ms |  43741|  43741|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |    43740|    43740|       243|          -|          -|   180|    no    |
        | + Col_Loop  |      240|      240|         2|          1|          1|   240|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     68|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      52|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      52|    173|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln887_fu_131_p2               |     +    |      0|  0|  19|          14|           1|
    |row_V_fu_120_p2                   |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln57_fu_126_p2               |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln887_fu_114_p2              |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  68|          50|          30|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |dst1_V_V_blk_n               |   9|          2|    1|          2|
    |dst_V_V_blk_n                |   9|          2|    1|          2|
    |p_src_cols_load10_loc_blk_n  |   9|          2|    1|          2|
    |src_V_V_blk_n                |   9|          2|    1|          2|
    |t_V_8_reg_88                 |   9|          2|    8|         16|
    |t_V_reg_99                   |   9|          2|   14|         28|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 105|         22|   29|         62|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_reg_137            |  14|   0|   14|          0|
    |icmp_ln57_reg_151        |   1|   0|    1|          0|
    |row_V_reg_146            |   8|   0|    8|          0|
    |t_V_8_reg_88             |   8|   0|    8|          0|
    |t_V_reg_99               |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     xFDuplicate645    | return value |
|src_V_V_dout                   |  in |   24|   ap_fifo  |        src_V_V        |    pointer   |
|src_V_V_empty_n                |  in |    1|   ap_fifo  |        src_V_V        |    pointer   |
|src_V_V_read                   | out |    1|   ap_fifo  |        src_V_V        |    pointer   |
|dst_V_V_din                    | out |   24|   ap_fifo  |        dst_V_V        |    pointer   |
|dst_V_V_full_n                 |  in |    1|   ap_fifo  |        dst_V_V        |    pointer   |
|dst_V_V_write                  | out |    1|   ap_fifo  |        dst_V_V        |    pointer   |
|dst1_V_V_din                   | out |   24|   ap_fifo  |        dst1_V_V       |    pointer   |
|dst1_V_V_full_n                |  in |    1|   ap_fifo  |        dst1_V_V       |    pointer   |
|dst1_V_V_write                 | out |    1|   ap_fifo  |        dst1_V_V       |    pointer   |
|p_src_cols_load10_loc_dout     |  in |   10|   ap_fifo  | p_src_cols_load10_loc |    pointer   |
|p_src_cols_load10_loc_empty_n  |  in |    1|   ap_fifo  | p_src_cols_load10_loc |    pointer   |
|p_src_cols_load10_loc_read     | out |    1|   ap_fifo  | p_src_cols_load10_loc |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_load10_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_src_cols_load10_loc_1 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src_cols_load10_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 10 'read' 'p_src_cols_load10_loc_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = sext i10 %p_src_cols_load10_loc_1 to i14" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 11 'sext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%t_V_8 = phi i8 [ 0, %entry ], [ %row_V, %Row_Loop_end ]"   --->   Operation 13 'phi' 't_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_8, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 14 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%row_V = add i8 %t_V_8, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 15 'add' 'row_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %Row_Loop_begin, label %.exit" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str116) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:53->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 17 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str116)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:53->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 18 'specregionbegin' 'tmp_i_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:54->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 19 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 20 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V = phi i14 [ 0, %Row_Loop_begin ], [ %add_ln887, %Col_Loop ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 22 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.20ns)   --->   "%icmp_ln57 = icmp eq i14 %t_V, %empty" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 23 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.81ns)   --->   "%add_ln887 = add i14 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 24 'add' 'add_ln887' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %Row_Loop_end, label %Col_Loop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str117) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:58->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_22_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str117)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:58->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 27 'specregionbegin' 'tmp_22_i_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 240, i32 240, i32 240, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:59->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 28 'speclooptripcount' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:60->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %src_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:62->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %dst_V_V, i24 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:63->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 31 'write' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %dst1_V_V, i24 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:64->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 32 'write' <Predicate = (!icmp_ln57)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str117, i32 %tmp_22_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:65->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 33 'specregionend' 'empty_104' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:57->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 34 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str116, i32 %tmp_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:66->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 35 'specregionend' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:52->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:104]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_load10_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
p_src_cols_load10_loc_1 (read             ) [ 000000]
empty                   (sext             ) [ 001111]
br_ln52                 (br               ) [ 011111]
t_V_8                   (phi              ) [ 001000]
icmp_ln887              (icmp             ) [ 001111]
row_V                   (add              ) [ 011111]
br_ln52                 (br               ) [ 000000]
specloopname_ln53       (specloopname     ) [ 000000]
tmp_i_i                 (specregionbegin  ) [ 000111]
speclooptripcount_ln54  (speclooptripcount) [ 000000]
br_ln57                 (br               ) [ 001111]
ret_ln0                 (ret              ) [ 000000]
t_V                     (phi              ) [ 000100]
icmp_ln57               (icmp             ) [ 001111]
add_ln887               (add              ) [ 001111]
br_ln57                 (br               ) [ 000000]
specloopname_ln58       (specloopname     ) [ 000000]
tmp_22_i_i              (specregionbegin  ) [ 000000]
speclooptripcount_ln59  (speclooptripcount) [ 000000]
specpipeline_ln60       (specpipeline     ) [ 000000]
tmp_V                   (read             ) [ 000000]
write_ln63              (write            ) [ 000000]
write_ln64              (write            ) [ 000000]
empty_104               (specregionend    ) [ 000000]
br_ln57                 (br               ) [ 001111]
empty_105               (specregionend    ) [ 000000]
br_ln52                 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_cols_load10_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_load10_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_src_cols_load10_loc_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_load10_loc_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln63_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="0" index="2" bw="24" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln64_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="t_V_8_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_8 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="t_V_8_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_8/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="t_V_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="1"/>
<pin id="101" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_V_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln887_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="row_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln57_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="2"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln887_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="empty_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="2"/>
<pin id="139" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln887_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="146" class="1005" name="row_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln57_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="155" class="1005" name="add_ln887_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="66" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="60" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="92" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="92" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="103" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="103" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="110" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="145"><net_src comp="114" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="120" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="154"><net_src comp="126" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="131" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_V | {4 }
	Port: dst1_V_V | {4 }
 - Input state : 
	Port: xFDuplicate645 : src_V_V | {4 }
	Port: xFDuplicate645 : p_src_cols_load10_loc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		row_V : 1
		br_ln52 : 2
	State 3
		icmp_ln57 : 1
		add_ln887 : 1
		br_ln57 : 2
	State 4
		empty_104 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |            row_V_fu_120            |    0    |    15   |
|          |          add_ln887_fu_131          |    0    |    19   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln887_fu_114         |    0    |    11   |
|          |          icmp_ln57_fu_126          |    0    |    13   |
|----------|------------------------------------|---------|---------|
|   read   | p_src_cols_load10_loc_1_read_fu_60 |    0    |    0    |
|          |          tmp_V_read_fu_66          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln63_write_fu_72       |    0    |    0    |
|          |       write_ln64_write_fu_80       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |            empty_fu_110            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    58   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln887_reg_155|   14   |
|   empty_reg_137  |   14   |
| icmp_ln57_reg_151|    1   |
|icmp_ln887_reg_142|    1   |
|   row_V_reg_146  |    8   |
|   t_V_8_reg_88   |    8   |
|    t_V_reg_99    |   14   |
+------------------+--------+
|       Total      |   60   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   60   |    -   |
+-----------+--------+--------+
|   Total   |   60   |   58   |
+-----------+--------+--------+
