TimeQuest Timing Analyzer report for uart_control
Sun Mar 25 15:57:16 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; uart_control                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; in_Clock                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { in_Clock }                                          ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; mypll|altpll_component|auto_generated|pll1|inclk[0] ; { mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 72.98 MHz ; 72.98 MHz       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 86.297 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.361 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.894  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.701 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 86.297 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.276      ; 14.017     ;
; 86.687 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.293      ; 13.644     ;
; 87.270 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.295      ; 13.063     ;
; 87.419 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.325      ; 12.944     ;
; 87.750 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.270      ; 12.558     ;
; 87.812 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.273      ; 12.499     ;
; 87.856 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.322      ; 12.504     ;
; 88.020 ; mux_out[17] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 11.945     ;
; 88.032 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.291      ; 12.297     ;
; 88.096 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.282      ; 12.224     ;
; 88.164 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.256      ; 12.130     ;
; 88.220 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.341      ; 12.159     ;
; 88.224 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.265      ; 12.079     ;
; 88.229 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 12.098     ;
; 88.239 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 12.093     ;
; 88.350 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.308      ; 11.996     ;
; 88.364 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.282      ; 11.956     ;
; 88.370 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.337      ; 12.005     ;
; 88.398 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.293      ; 11.933     ;
; 88.413 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 11.913     ;
; 88.420 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.297      ; 11.915     ;
; 88.466 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.307      ; 11.879     ;
; 88.505 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.335      ; 11.868     ;
; 88.510 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 11.772     ;
; 88.533 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.270      ; 11.775     ;
; 88.544 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.304      ; 11.798     ;
; 88.549 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.277      ; 11.766     ;
; 88.551 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.276      ; 11.763     ;
; 88.558 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.277      ; 11.757     ;
; 88.571 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.328      ; 11.795     ;
; 88.634 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.292      ; 11.696     ;
; 88.635 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.324      ; 11.727     ;
; 88.651 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.309      ; 11.696     ;
; 88.663 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 11.663     ;
; 88.678 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.287      ; 11.647     ;
; 88.699 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 11.613     ;
; 88.723 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.279      ; 11.594     ;
; 88.724 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 11.615     ;
; 88.725 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.325      ; 11.638     ;
; 88.725 ; mux_out[8]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.328      ; 11.641     ;
; 88.730 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.330      ; 11.638     ;
; 88.736 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.330      ; 11.632     ;
; 88.759 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.291      ; 11.570     ;
; 88.765 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 11.562     ;
; 88.771 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.299      ; 11.566     ;
; 88.775 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.307      ; 11.570     ;
; 88.781 ; mux_out[7]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.312      ; 11.569     ;
; 88.802 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.291      ; 11.527     ;
; 88.813 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.310      ; 11.535     ;
; 88.841 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 11.491     ;
; 88.862 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.325      ; 11.501     ;
; 88.864 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 11.462     ;
; 88.872 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.309      ; 11.475     ;
; 88.880 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.319      ; 11.477     ;
; 88.889 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.306      ; 11.455     ;
; 88.909 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.231      ; 11.360     ;
; 88.924 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.300      ; 11.414     ;
; 88.935 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 11.387     ;
; 88.949 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 11.383     ;
; 88.963 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 11.376     ;
; 88.972 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.309      ; 11.375     ;
; 88.975 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.311      ; 11.374     ;
; 88.986 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.275      ; 11.327     ;
; 89.001 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 11.326     ;
; 89.006 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 11.333     ;
; 89.009 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.300      ; 11.329     ;
; 89.017 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.334      ; 11.355     ;
; 89.033 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 11.249     ;
; 89.034 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.314      ; 11.318     ;
; 89.041 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.307      ; 11.304     ;
; 89.045 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.321      ; 11.314     ;
; 89.054 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.308      ; 11.292     ;
; 89.078 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.333      ; 11.293     ;
; 89.093 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.272      ; 11.217     ;
; 89.095 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.266      ; 11.209     ;
; 89.097 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.315      ; 11.256     ;
; 89.098 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.277      ; 11.217     ;
; 89.099 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 11.233     ;
; 89.123 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.284      ; 11.199     ;
; 89.123 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.296      ; 11.211     ;
; 89.128 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.260      ; 11.170     ;
; 89.132 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.328      ; 11.234     ;
; 89.154 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 11.158     ;
; 89.160 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.312      ; 11.190     ;
; 89.176 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.280      ; 11.142     ;
; 89.179 ; mux_out[7]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.330      ; 11.189     ;
; 89.181 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 11.146     ;
; 89.181 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.300      ; 11.157     ;
; 89.190 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.287      ; 11.135     ;
; 89.193 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.277      ; 11.122     ;
; 89.225 ; mux_out[13] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.336      ; 11.149     ;
; 89.236 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 11.083     ;
; 89.265 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.297      ; 11.070     ;
; 89.270 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.279      ; 11.047     ;
; 89.283 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 11.044     ;
; 89.284 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.286      ; 11.040     ;
; 89.289 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.296      ; 11.045     ;
; 89.300 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.338      ; 11.076     ;
; 89.313 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.277      ; 11.002     ;
; 89.317 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.337      ; 11.058     ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.361 ; Data_Writer:writer|Dout[0]                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.387 ; mux_out[1]                                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.055      ;
; 0.401 ; uart_tx:transmitter|o_Tx_Serial                                                                           ; uart_tx:transmitter|o_Tx_Serial                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_Bit_Index[2]                                                                        ; uart_tx:transmitter|r_Bit_Index[2]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[0]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_Tx_Active                                                                           ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_SM_Main.000                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[1]                                                                             ; uart_rx:reciever|r_Rx_Byte[1]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_Byte[0]                                                                             ; uart_rx:reciever|r_Rx_Byte[0]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Rx_DV                                                                                  ; uart_rx:reciever|r_Rx_DV                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[2]                                                                           ; uart_rx:reciever|r_Bit_Index[2]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[0]                                                                           ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_Bit_Index[1]                                                                           ; uart_rx:reciever|r_Bit_Index[1]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.000                                                                            ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; uart_rx:reciever|r_Rx_Byte[7]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; uart_rx:reciever|r_Rx_Byte[6]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; uart_rx:reciever|r_Rx_Byte[5]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; uart_rx:reciever|r_Rx_Byte[4]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; uart_rx:reciever|r_Rx_Byte[3]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; uart_rx:reciever|r_Rx_Byte[2]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[4]                                                                                ; Data_Writer:writer|Addr[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[5]                                                                                ; Data_Writer:writer|Addr[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[6]                                                                                ; Data_Writer:writer|Addr[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[8]                                                                                ; Data_Writer:writer|Addr[8]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[9]                                                                                ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[10]                                                                               ; Data_Writer:writer|Addr[10]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[2]                                                                                ; Data_Writer:writer|Addr[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[1]                                                                                ; Data_Writer:writer|Addr[1]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[3]                                                                                ; Data_Writer:writer|Addr[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|Addr[0]                                                                                ; Data_Writer:writer|Addr[0]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.STORING                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|STATE.DONE                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|STATE.TRANSMITTING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_retriever:retriever|flag                                                                             ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_retriever:retriever|STATE.00                                                                         ; Data_retriever:retriever|STATE.00                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_retriever:retriever|wen                                                                              ; Data_retriever:retriever|wen                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; STATE.TX_MODE                                                                                             ; STATE.TX_MODE                                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; STATE.IDLE                                                                                                ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; STATE.00                                                                                                  ; STATE.00                                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[17]                                                                               ; Data_Writer:writer|Addr[17]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[7]                                                                                ; Data_Writer:writer|Addr[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[11]                                                                               ; Data_Writer:writer|Addr[11]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[14]                                                                               ; Data_Writer:writer|Addr[14]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[13]                                                                               ; Data_Writer:writer|Addr[13]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[12]                                                                               ; Data_Writer:writer|Addr[12]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[15]                                                                               ; Data_Writer:writer|Addr[15]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|Addr[16]                                                                               ; Data_Writer:writer|Addr[16]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Data_Writer:writer|flag                                                                                   ; Data_Writer:writer|flag                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.423 ; STATE.00                                                                                                  ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.687      ;
; 0.429 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; Data_Writer:writer|Dout[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; Data_Writer:writer|Dout[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; Data_Writer:writer|Dout[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; Data_Writer:writer|Dout[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; Data_Writer:writer|Dout[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; Data_Writer:writer|Dout[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.437 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.442 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.453 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_Tx_Done                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.721      ;
; 0.459 ; Data_Writer:writer|Addr[6]                                                                                ; mux_out[6]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.724      ;
; 0.465 ; uart_rx:reciever|r_Rx_Data                                                                                ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.467 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[13]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.731      ;
; 0.468 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[14]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.732      ;
; 0.468 ; Data_Writer:writer|Addr[5]                                                                                ; mux_out[5]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.469 ; Data_Writer:writer|Addr[2]                                                                                ; mux_out[2]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.734      ;
; 0.471 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[1]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.484 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.752      ;
; 0.487 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.751      ;
; 0.494 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.00                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.759      ;
; 0.495 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|fin                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.759      ;
; 0.505 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.770      ;
; 0.601 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.605 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.615 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|Wen                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.880      ;
; 0.627 ; Data_retriever:retriever|addr[7]                                                                          ; mux_out[7]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.891      ;
; 0.631 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|fin                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.896      ;
; 0.632 ; Data_retriever:retriever|addr[12]                                                                         ; mux_out[12]                                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.896      ;
; 0.632 ; Data_retriever:retriever|addr[8]                                                                          ; mux_out[8]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.896      ;
; 0.638 ; Data_Writer:writer|Dout[1]                                                                                ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.360      ;
; 0.638 ; Data_Writer:writer|Dout[0]                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.349      ;
; 0.641 ; uart_tx:transmitter|r_Clock_Count[1]                                                                      ; uart_tx:transmitter|r_Clock_Count[1]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; uart_tx:transmitter|r_Clock_Count[2]                                                                      ; uart_tx:transmitter|r_Clock_Count[2]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.645 ; uart_tx:transmitter|r_Clock_Count[3]                                                                      ; uart_tx:transmitter|r_Clock_Count[3]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; uart_tx:transmitter|r_Clock_Count[4]                                                                      ; uart_tx:transmitter|r_Clock_Count[4]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; uart_rx:reciever|r_Clock_Count[3]                                                                         ; uart_rx:reciever|r_Clock_Count[3]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; uart_rx:reciever|r_Clock_Count[1]                                                                         ; uart_rx:reciever|r_Clock_Count[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.916      ;
; 0.651 ; uart_tx:transmitter|r_Clock_Count[7]                                                                      ; uart_tx:transmitter|r_Clock_Count[7]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; uart_rx:reciever|r_Clock_Count[6]                                                                         ; uart_rx:reciever|r_Clock_Count[6]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; uart_rx:reciever|r_Clock_Count[2]                                                                         ; uart_rx:reciever|r_Clock_Count[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; uart_rx:reciever|r_Clock_Count[4]                                                                         ; uart_rx:reciever|r_Clock_Count[4]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; uart_tx:transmitter|r_Clock_Count[6]                                                                      ; uart_tx:transmitter|r_Clock_Count[6]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.657 ; uart_rx:reciever|r_Clock_Count[5]                                                                         ; uart_rx:reciever|r_Clock_Count[5]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; uart_tx:transmitter|r_Clock_Count[5]                                                                      ; uart_tx:transmitter|r_Clock_Count[5]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; uart_tx:transmitter|r_Clock_Count[0]                                                                      ; uart_tx:transmitter|r_Clock_Count[0]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.664 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[11]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[5]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[6]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[7]                                                                          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000                                                                             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP                                                                       ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active                                                                               ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]                                                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]                                                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]                                                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]                                                                             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[5]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                                                                                      ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                                                                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000                                                                                ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[7]                                                                              ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                                                                                    ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                                                                                       ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE                                                                           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]                                                                             ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]                                                                              ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]                                                                              ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]                                                                              ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                                                                                  ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                                                                                 ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                                                                                  ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.00                                                                                                      ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.IDLE                                                                                                    ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                                                                                 ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[10]                                                                                                   ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[11]                                                                                                   ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[12]                                                                                                   ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[7]                                                                                                    ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[8]                                                                                                    ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[9]                                                                                                    ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                                                                                   ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                                                                                    ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                                                                                    ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                                                                                    ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                                                                                   ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Wen                                                                                        ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                                                                                        ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]                                                                             ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]                                                                             ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]                                                                             ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[13]                                                                                                   ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[15]                                                                                                   ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[0]                                                                              ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 5.664 ; 6.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.314 ; 5.737 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.664 ; 6.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.184 ; 5.636 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 5.289 ; 5.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 5.192 ; 5.554 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 5.482 ; 5.916 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 5.250 ; 5.688 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.529 ; 5.955 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 5.388 ; 5.789 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 5.425 ; 5.852 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 5.198 ; 5.606 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 5.531 ; 5.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 5.161 ; 5.586 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 5.501 ; 5.963 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 5.327 ; 5.751 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 5.591 ; 6.049 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 5.283 ; 5.708 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 5.189 ; 5.600 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.744 ; 7.185 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.395 ; 5.849 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -4.285 ; -4.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -4.466 ; -4.864 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -4.803 ; -5.217 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -4.285 ; -4.698 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -4.442 ; -4.816 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -4.349 ; -4.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -4.571 ; -4.967 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -4.347 ; -4.744 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.654 ; -5.046 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -4.518 ; -4.886 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -4.516 ; -4.907 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -4.355 ; -4.738 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -4.675 ; -5.013 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -4.300 ; -4.689 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -4.589 ; -5.013 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -4.478 ; -4.875 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -4.674 ; -5.091 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -4.437 ; -4.836 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -4.345 ; -4.731 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.860 ; -5.284 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -4.522 ; -4.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 19.458 ; 19.246 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 15.070 ; 14.904 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 16.460 ; 16.304 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 14.714 ; 14.812 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 17.314 ; 17.106 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 14.692 ; 14.680 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 15.115 ; 14.938 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 19.458 ; 19.246 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 17.005 ; 16.978 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 6.808  ; 6.860  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.943  ; 6.864  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.887  ; 5.996  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 8.546  ; 8.416  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 7.611  ; 7.514  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 7.611  ; 7.514  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 8.721  ; 8.640  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 7.874  ; 7.944  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 11.004 ; 10.904 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 8.433  ; 8.299  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 10.402 ; 10.210 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 11.290 ; 11.063 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 8.930  ; 8.895  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 6.100  ; 6.148  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.227  ; 6.150  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.214  ; 5.316  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 7.766  ; 7.640  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 78.25 MHz ; 78.25 MHz       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 87.220 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.890  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.703 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 87.220 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.241      ; 13.051     ;
; 87.590 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.258      ; 12.698     ;
; 88.147 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.262      ; 12.145     ;
; 88.444 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.290      ; 11.876     ;
; 88.510 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 11.756     ;
; 88.833 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.288      ; 11.485     ;
; 88.837 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.249      ; 11.442     ;
; 88.857 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.240      ; 11.413     ;
; 88.910 ; mux_out[17] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.023     ; 11.066     ;
; 88.924 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.255      ; 11.361     ;
; 89.053 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.266      ; 11.243     ;
; 89.072 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.308      ; 11.266     ;
; 89.074 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.247      ; 11.203     ;
; 89.139 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.258      ; 11.149     ;
; 89.152 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.256      ; 11.134     ;
; 89.163 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 11.096     ;
; 89.163 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.262      ; 11.129     ;
; 89.184 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.222      ; 11.068     ;
; 89.227 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.276      ; 11.079     ;
; 89.276 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.273      ; 11.027     ;
; 89.284 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.300      ; 11.046     ;
; 89.294 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.236      ; 10.972     ;
; 89.300 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.243      ; 10.973     ;
; 89.311 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.243      ; 10.962     ;
; 89.331 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.260      ; 10.959     ;
; 89.339 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 10.992     ;
; 89.341 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 10.933     ;
; 89.359 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.252      ; 10.923     ;
; 89.379 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.252      ; 10.903     ;
; 89.387 ; mux_out[7]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.280      ; 10.923     ;
; 89.445 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.270      ; 10.855     ;
; 89.448 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.261      ; 10.843     ;
; 89.449 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.255      ; 10.836     ;
; 89.457 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.278      ; 10.851     ;
; 89.461 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 10.843     ;
; 89.485 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.294      ; 10.839     ;
; 89.492 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.278      ; 10.816     ;
; 89.494 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 10.782     ;
; 89.503 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.211      ; 10.738     ;
; 89.511 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.265      ; 10.784     ;
; 89.514 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.262      ; 10.778     ;
; 89.553 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.290      ; 10.767     ;
; 89.576 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.290      ; 10.744     ;
; 89.580 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.296      ; 10.746     ;
; 89.592 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 10.677     ;
; 89.596 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 10.687     ;
; 89.615 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.299      ; 10.714     ;
; 89.616 ; mux_out[8]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.295      ; 10.709     ;
; 89.637 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 10.667     ;
; 89.642 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.266      ; 10.654     ;
; 89.643 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.292      ; 10.679     ;
; 89.648 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.264      ; 10.646     ;
; 89.658 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.242      ; 10.614     ;
; 89.665 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.276      ; 10.641     ;
; 89.667 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.252      ; 10.615     ;
; 89.677 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.254      ; 10.607     ;
; 89.709 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.295      ; 10.616     ;
; 89.711 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.261      ; 10.580     ;
; 89.716 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.273      ; 10.587     ;
; 89.735 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 10.552     ;
; 89.736 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 10.575     ;
; 89.741 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.267      ; 10.556     ;
; 89.754 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.239      ; 10.515     ;
; 89.755 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 10.508     ;
; 89.759 ; mux_out[7]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.299      ; 10.570     ;
; 89.760 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.245      ; 10.515     ;
; 89.779 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.251      ; 10.502     ;
; 89.782 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.287      ; 10.535     ;
; 89.797 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.274      ; 10.507     ;
; 89.798 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.275      ; 10.507     ;
; 89.801 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.250      ; 10.479     ;
; 89.826 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.267      ; 10.471     ;
; 89.841 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.278      ; 10.467     ;
; 89.841 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 10.433     ;
; 89.842 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.256      ; 10.444     ;
; 89.854 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.281      ; 10.457     ;
; 89.861 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.262      ; 10.431     ;
; 89.864 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 10.429     ;
; 89.866 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.301      ; 10.465     ;
; 89.870 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.197      ; 10.357     ;
; 89.877 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.289      ; 10.442     ;
; 89.892 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.276      ; 10.414     ;
; 89.923 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.266      ; 10.373     ;
; 89.934 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.267      ; 10.363     ;
; 89.944 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 10.315     ;
; 89.945 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.247      ; 10.332     ;
; 89.947 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.302      ; 10.385     ;
; 89.948 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.262      ; 10.344     ;
; 89.949 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.254      ; 10.335     ;
; 89.955 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.253      ; 10.328     ;
; 89.971 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.211      ; 10.270     ;
; 89.977 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.231      ; 10.284     ;
; 90.000 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.257      ; 10.287     ;
; 90.001 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.263      ; 10.292     ;
; 90.024 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.280      ; 10.286     ;
; 90.031 ; mux_out[13] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.303      ; 10.302     ;
; 90.044 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.210      ; 10.196     ;
; 90.044 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.256      ; 10.242     ;
; 90.046 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.244      ; 10.228     ;
; 90.052 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.218      ; 10.196     ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.353 ; uart_tx:transmitter|r_Tx_Active                                                                           ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|o_Tx_Serial                                                                           ; uart_tx:transmitter|o_Tx_Serial                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_Bit_Index[2]                                                                        ; uart_tx:transmitter|r_Bit_Index[2]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[0]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_SM_Main.000                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Rx_Byte[1]                                                                             ; uart_rx:reciever|r_Rx_Byte[1]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Rx_Byte[0]                                                                             ; uart_rx:reciever|r_Rx_Byte[0]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Rx_DV                                                                                  ; uart_rx:reciever|r_Rx_DV                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Bit_Index[2]                                                                           ; uart_rx:reciever|r_Bit_Index[2]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Bit_Index[0]                                                                           ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Bit_Index[1]                                                                           ; uart_rx:reciever|r_Bit_Index[1]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.000                                                                            ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; uart_rx:reciever|r_Rx_Byte[7]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; uart_rx:reciever|r_Rx_Byte[6]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; uart_rx:reciever|r_Rx_Byte[5]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; uart_rx:reciever|r_Rx_Byte[4]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; uart_rx:reciever|r_Rx_Byte[3]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; uart_rx:reciever|r_Rx_Byte[2]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_Writer:writer|Addr[1]                                                                                ; Data_Writer:writer|Addr[1]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[17]                                                                               ; Data_Writer:writer|Addr[17]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[4]                                                                                ; Data_Writer:writer|Addr[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[5]                                                                                ; Data_Writer:writer|Addr[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[6]                                                                                ; Data_Writer:writer|Addr[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[8]                                                                                ; Data_Writer:writer|Addr[8]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[11]                                                                               ; Data_Writer:writer|Addr[11]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[9]                                                                                ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[10]                                                                               ; Data_Writer:writer|Addr[10]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[2]                                                                                ; Data_Writer:writer|Addr[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[3]                                                                                ; Data_Writer:writer|Addr[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[14]                                                                               ; Data_Writer:writer|Addr[14]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[13]                                                                               ; Data_Writer:writer|Addr[13]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[12]                                                                               ; Data_Writer:writer|Addr[12]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[15]                                                                               ; Data_Writer:writer|Addr[15]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[0]                                                                                ; Data_Writer:writer|Addr[0]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|Addr[16]                                                                               ; Data_Writer:writer|Addr[16]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.STORING                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|STATE.DONE                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|STATE.TRANSMITTING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_retriever:retriever|flag                                                                             ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_retriever:retriever|STATE.00                                                                         ; Data_retriever:retriever|STATE.00                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_retriever:retriever|wen                                                                              ; Data_retriever:retriever|wen                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; STATE.TX_MODE                                                                                             ; STATE.TX_MODE                                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; STATE.IDLE                                                                                                ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; STATE.00                                                                                                  ; STATE.00                                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_Writer:writer|Addr[7]                                                                                ; Data_Writer:writer|Addr[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Data_Writer:writer|flag                                                                                   ; Data_Writer:writer|flag                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.366 ; Data_Writer:writer|Dout[0]                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.975      ;
; 0.383 ; STATE.00                                                                                                  ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.623      ;
; 0.389 ; mux_out[1]                                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.991      ;
; 0.397 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; Data_Writer:writer|Dout[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; Data_Writer:writer|Dout[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; Data_Writer:writer|Dout[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; Data_Writer:writer|Dout[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; Data_Writer:writer|Dout[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; Data_Writer:writer|Dout[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.404 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.419 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_Tx_Done                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.663      ;
; 0.424 ; Data_Writer:writer|Addr[6]                                                                                ; mux_out[6]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.665      ;
; 0.426 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[1]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.670      ;
; 0.429 ; uart_rx:reciever|r_Rx_Data                                                                                ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.672      ;
; 0.431 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[13]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.671      ;
; 0.432 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[14]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.672      ;
; 0.432 ; Data_Writer:writer|Addr[5]                                                                                ; mux_out[5]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.673      ;
; 0.432 ; Data_Writer:writer|Addr[2]                                                                                ; mux_out[2]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.673      ;
; 0.445 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.689      ;
; 0.445 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.685      ;
; 0.451 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.00                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.692      ;
; 0.460 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|fin                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.700      ;
; 0.469 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.710      ;
; 0.548 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.557 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|Wen                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.798      ;
; 0.561 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.804      ;
; 0.574 ; Data_retriever:retriever|addr[7]                                                                          ; mux_out[7]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.814      ;
; 0.577 ; Data_retriever:retriever|addr[8]                                                                          ; mux_out[8]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.817      ;
; 0.578 ; Data_retriever:retriever|addr[12]                                                                         ; mux_out[12]                                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.818      ;
; 0.578 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|fin                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.819      ;
; 0.585 ; uart_tx:transmitter|r_Clock_Count[1]                                                                      ; uart_tx:transmitter|r_Clock_Count[1]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.588 ; uart_tx:transmitter|r_Clock_Count[2]                                                                      ; uart_tx:transmitter|r_Clock_Count[2]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; uart_tx:transmitter|r_Clock_Count[3]                                                                      ; uart_tx:transmitter|r_Clock_Count[3]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.591 ; uart_tx:transmitter|r_Clock_Count[4]                                                                      ; uart_tx:transmitter|r_Clock_Count[4]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.593 ; uart_tx:transmitter|r_Clock_Count[7]                                                                      ; uart_tx:transmitter|r_Clock_Count[7]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.837      ;
; 0.593 ; uart_rx:reciever|r_Clock_Count[3]                                                                         ; uart_rx:reciever|r_Clock_Count[3]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; uart_rx:reciever|r_Clock_Count[1]                                                                         ; uart_rx:reciever|r_Clock_Count[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.597 ; uart_rx:reciever|r_Clock_Count[2]                                                                         ; uart_rx:reciever|r_Clock_Count[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; uart_rx:reciever|r_Clock_Count[6]                                                                         ; uart_rx:reciever|r_Clock_Count[6]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; uart_tx:transmitter|r_Clock_Count[6]                                                                      ; uart_tx:transmitter|r_Clock_Count[6]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; uart_rx:reciever|r_Clock_Count[4]                                                                         ; uart_rx:reciever|r_Clock_Count[4]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.600 ; uart_rx:reciever|r_Clock_Count[5]                                                                         ; uart_rx:reciever|r_Clock_Count[5]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; uart_tx:transmitter|r_Clock_Count[5]                                                                      ; uart_tx:transmitter|r_Clock_Count[5]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.605 ; uart_tx:transmitter|r_Clock_Count[0]                                                                      ; uart_tx:transmitter|r_Clock_Count[0]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.611 ; uart_rx:reciever|r_Clock_Count[0]                                                                         ; uart_rx:reciever|r_Clock_Count[0]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; uart_rx:reciever|r_Clock_Count[7]                                                                         ; uart_rx:reciever|r_Clock_Count[7]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; Data_retriever:retriever|STATE.00                                                                         ; Data_retriever:retriever|wen                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.853      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[16]                                                                                                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[5]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[6]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[7]                                                                          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000                                                                             ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP                                                                       ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active                                                                               ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[0]                                                                              ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[3]                                                                              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[14]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[17]                                                                                                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[1]                                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[13]                                                                                                   ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_out[15]                                                                                                   ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]                                                                             ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[0]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[1]                                                                                 ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                                                                                      ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                                                                                    ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000                                                                                ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                          ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                     ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                     ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                      ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial                                                                               ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[0]                                                                            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]                                                                            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]                                                                            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                  ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                   ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[6]                                                                              ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                                                                                 ;
; 49.706 ; 49.924       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ;
; 49.706 ; 49.924       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[1]                                                                              ;
; 49.706 ; 49.924       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[5]                                                                              ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[0]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[1]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[2]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[3]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[4]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[5]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[6]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Dout[7]                                                                                    ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; STATE.TX_MODE                                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[2]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[3]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[4]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[5]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[6]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Byte[7]                                                                                 ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[2]                                                                              ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[4]                                                                              ;
; 49.707 ; 49.925       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Data[7]                                                                              ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                                                                                    ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                                                                                    ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                                                                                    ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                                                                                    ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                                                                                       ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00                                                                             ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE                                                                           ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING                                                                   ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 5.002 ; 5.267 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 4.676 ; 4.939 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.002 ; 5.267 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 4.547 ; 4.846 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 4.652 ; 4.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 4.566 ; 4.777 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 4.829 ; 5.096 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 4.608 ; 4.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 4.881 ; 5.132 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 4.754 ; 4.983 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 4.771 ; 5.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 4.573 ; 4.819 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 4.884 ; 5.077 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 4.529 ; 4.798 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 4.846 ; 5.139 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 4.682 ; 4.945 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 4.926 ; 5.215 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 4.646 ; 4.908 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 4.556 ; 4.805 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 5.977 ; 6.243 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.730 ; 5.046 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -3.748 ; -4.004 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -3.923 ; -4.166 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -4.236 ; -4.480 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -3.748 ; -4.016 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -3.900 ; -4.121 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -3.816 ; -4.010 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -4.018 ; -4.255 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -3.805 ; -4.054 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -4.098 ; -4.327 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -3.976 ; -4.183 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -3.964 ; -4.202 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -3.824 ; -4.051 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -4.123 ; -4.298 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -3.758 ; -4.004 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -4.035 ; -4.297 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -3.926 ; -4.169 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -4.110 ; -4.363 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -3.893 ; -4.135 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -3.805 ; -4.035 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -4.276 ; -4.546 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -3.956 ; -4.269 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 18.025 ; 17.630 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 13.890 ; 13.503 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 15.345 ; 15.040 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 13.705 ; 13.686 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 15.957 ; 15.486 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 13.602 ; 13.439 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 13.935 ; 13.495 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 18.025 ; 17.630 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 15.546 ; 15.324 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 6.304  ; 6.224  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.428  ; 6.256  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.450  ; 5.450  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 7.911  ; 7.654  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 7.032  ; 6.819  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 7.032  ; 6.819  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 8.090  ; 7.856  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 7.254  ; 7.257  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 10.188 ; 9.947  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 7.798  ; 7.515  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 9.613  ; 9.268  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 10.461 ; 10.011 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 8.289  ; 8.073  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 5.652  ; 5.575  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 5.768  ; 5.602  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 4.831  ; 4.830  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 7.193  ; 6.945  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 92.294 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.142 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.577  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.755 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 92.294 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 7.853      ;
; 92.524 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 7.638      ;
; 92.862 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 7.305      ;
; 93.017 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 7.180      ;
; 93.187 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 6.956      ;
; 93.255 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.181      ; 6.935      ;
; 93.344 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 6.812      ;
; 93.390 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 6.767      ;
; 93.487 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.201      ; 6.723      ;
; 93.511 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 6.641      ;
; 93.532 ; mux_out[17] ; uart_tx:transmitter|r_Tx_Data[6]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.016      ; 6.471      ;
; 93.544 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 6.608      ;
; 93.565 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.606      ;
; 93.575 ; mux_out[8]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.193      ; 6.627      ;
; 93.579 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 6.569      ;
; 93.584 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.195      ; 6.620      ;
; 93.596 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 6.559      ;
; 93.597 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 6.553      ;
; 93.621 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 6.554      ;
; 93.635 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.195      ; 6.569      ;
; 93.636 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 6.524      ;
; 93.682 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 6.453      ;
; 93.708 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 6.452      ;
; 93.738 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 6.459      ;
; 93.775 ; mux_out[7]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 6.411      ;
; 93.782 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 6.425      ;
; 93.782 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 6.385      ;
; 93.788 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 6.360      ;
; 93.790 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 6.375      ;
; 93.794 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 6.367      ;
; 93.794 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.171      ; 6.386      ;
; 93.797 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 6.358      ;
; 93.801 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 6.394      ;
; 93.803 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.368      ;
; 93.803 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.368      ;
; 93.818 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.128      ; 6.319      ;
; 93.826 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 6.338      ;
; 93.828 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.165      ; 6.346      ;
; 93.841 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 6.325      ;
; 93.847 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.114      ; 6.276      ;
; 93.851 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.320      ;
; 93.852 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.168      ; 6.325      ;
; 93.855 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.145      ; 6.299      ;
; 93.868 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 6.282      ;
; 93.871 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 6.280      ;
; 93.871 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.168      ; 6.306      ;
; 93.877 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.184      ; 6.316      ;
; 93.882 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 6.287      ;
; 93.895 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 6.289      ;
; 93.906 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 6.264      ;
; 93.909 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.179      ; 6.279      ;
; 93.920 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 6.258      ;
; 93.920 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 6.237      ;
; 93.929 ; mux_out[13] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 6.254      ;
; 93.934 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.192      ; 6.267      ;
; 93.934 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.237      ;
; 93.941 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.179      ; 6.247      ;
; 93.952 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.180      ; 6.237      ;
; 93.963 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.167      ; 6.213      ;
; 93.965 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.206      ;
; 93.966 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.145      ; 6.188      ;
; 93.972 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.177      ; 6.214      ;
; 93.973 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 6.184      ;
; 93.976 ; mux_out[15] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 6.174      ;
; 93.979 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 6.161      ;
; 93.982 ; mux_out[2]  ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 6.152      ;
; 93.985 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 6.161      ;
; 93.985 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 6.181      ;
; 93.987 ; mux_out[7]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.193      ; 6.215      ;
; 93.992 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.203      ; 6.220      ;
; 93.992 ; mux_out[15] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.172      ; 6.189      ;
; 93.993 ; mux_out[2]  ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 6.158      ;
; 94.011 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.171      ; 6.169      ;
; 94.012 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.202      ; 6.199      ;
; 94.018 ; mux_out[15] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 6.145      ;
; 94.021 ; mux_out[7]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.195      ; 6.183      ;
; 94.021 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 6.146      ;
; 94.036 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 6.122      ;
; 94.040 ; mux_out[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 6.123      ;
; 94.041 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.101      ; 6.069      ;
; 94.044 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 6.123      ;
; 94.045 ; mux_out[8]  ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 6.124      ;
; 94.046 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 6.114      ;
; 94.046 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.096      ; 6.059      ;
; 94.054 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.103      ; 6.058      ;
; 94.055 ; mux_out[8]  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 6.116      ;
; 94.059 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 6.107      ;
; 94.062 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 6.094      ;
; 94.069 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 6.127      ;
; 94.069 ; mux_out[17] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 6.092      ;
; 94.069 ; mux_out[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 6.094      ;
; 94.071 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 6.089      ;
; 94.076 ; mux_out[13] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 6.076      ;
; 94.087 ; mux_out[17] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.114      ; 6.036      ;
; 94.089 ; mux_out[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.182      ; 6.102      ;
; 94.091 ; mux_out[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 6.058      ;
; 94.093 ; mux_out[15] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 6.072      ;
; 94.094 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.184      ; 6.099      ;
; 94.097 ; mux_out[17] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.181      ; 6.093      ;
; 94.098 ; mux_out[13] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 6.067      ;
+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.142 ; Data_Writer:writer|Dout[0]                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.161 ; mux_out[1]                                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_address_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.499      ;
; 0.181 ; uart_tx:transmitter|r_Tx_Active                                                                           ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|o_Tx_Serial                                                                           ; uart_tx:transmitter|o_Tx_Serial                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_Bit_Index[2]                                                                        ; uart_tx:transmitter|r_Bit_Index[2]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[0]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_SM_Main.000                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_DV                                                                                  ; uart_rx:reciever|r_Rx_DV                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[0]                                                                           ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT                                                                                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.000                                                                            ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; uart_rx:reciever|r_Rx_Byte[7]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; uart_rx:reciever|r_Rx_Byte[6]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; uart_rx:reciever|r_Rx_Byte[5]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; uart_rx:reciever|r_Rx_Byte[4]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; uart_rx:reciever|r_Rx_Byte[3]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; uart_rx:reciever|r_Rx_Byte[2]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[1]                                                                             ; uart_rx:reciever|r_Rx_Byte[1]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Rx_Byte[0]                                                                             ; uart_rx:reciever|r_Rx_Byte[0]                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Bit_Index[2]                                                                           ; uart_rx:reciever|r_Bit_Index[2]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:reciever|r_Bit_Index[1]                                                                           ; uart_rx:reciever|r_Bit_Index[1]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Data_Writer:writer|Addr[8]                                                                                ; Data_Writer:writer|Addr[8]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Data_Writer:writer|Addr[9]                                                                                ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Data_Writer:writer|Addr[10]                                                                               ; Data_Writer:writer|Addr[10]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Data_Writer:writer|Addr[1]                                                                                ; Data_Writer:writer|Addr[1]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.STORING                                                                                         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; STATE.TX_MODE                                                                                             ; STATE.TX_MODE                                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[17]                                                                               ; Data_Writer:writer|Addr[17]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[4]                                                                                ; Data_Writer:writer|Addr[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[5]                                                                                ; Data_Writer:writer|Addr[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[6]                                                                                ; Data_Writer:writer|Addr[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[11]                                                                               ; Data_Writer:writer|Addr[11]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[2]                                                                                ; Data_Writer:writer|Addr[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[3]                                                                                ; Data_Writer:writer|Addr[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[14]                                                                               ; Data_Writer:writer|Addr[14]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[13]                                                                               ; Data_Writer:writer|Addr[13]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[12]                                                                               ; Data_Writer:writer|Addr[12]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[15]                                                                               ; Data_Writer:writer|Addr[15]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[0]                                                                                ; Data_Writer:writer|Addr[0]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Data_Writer:writer|Addr[16]                                                                               ; Data_Writer:writer|Addr[16]                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|STATE.DONE                                                                                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|STATE.TRANSMITTING                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_retriever:retriever|flag                                                                             ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_retriever:retriever|STATE.00                                                                         ; Data_retriever:retriever|STATE.00                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_retriever:retriever|wen                                                                              ; Data_retriever:retriever|wen                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; STATE.IDLE                                                                                                ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; STATE.00                                                                                                  ; STATE.00                                                                                                                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_Writer:writer|Addr[7]                                                                                ; Data_Writer:writer|Addr[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Data_Writer:writer|flag                                                                                   ; Data_Writer:writer|flag                                                                                                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; uart_rx:reciever|r_Rx_Byte[2]                                                                             ; Data_Writer:writer|Dout[2]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[6]                                                                             ; Data_Writer:writer|Dout[6]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[4]                                                                             ; Data_Writer:writer|Dout[4]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; uart_rx:reciever|r_Rx_Byte[3]                                                                             ; Data_Writer:writer|Dout[3]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; uart_rx:reciever|r_Rx_Byte[5]                                                                             ; Data_Writer:writer|Dout[5]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; uart_rx:reciever|r_Rx_Byte[7]                                                                             ; Data_Writer:writer|Dout[7]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT                                                                  ; uart_rx:reciever|r_SM_Main.s_CLEANUP                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; STATE.00                                                                                                  ; STATE.IDLE                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.203 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                               ; uart_tx:transmitter|r_Tx_Done                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; uart_tx:transmitter|r_SM_Main.000                                                                         ; uart_tx:transmitter|r_Tx_Active                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.206 ; Data_Writer:writer|Addr[6]                                                                                ; mux_out[6]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.329      ;
; 0.207 ; uart_rx:reciever|r_Rx_Data                                                                                ; uart_rx:reciever|r_SM_Main.000                                                                                           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.211 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[13]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[14]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; Data_Writer:writer|Addr[5]                                                                                ; mux_out[5]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.334      ;
; 0.213 ; Data_Writer:writer|Addr[2]                                                                                ; mux_out[2]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.336      ;
; 0.216 ; uart_tx:transmitter|r_Bit_Index[0]                                                                        ; uart_tx:transmitter|r_Bit_Index[1]                                                                                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.342      ;
; 0.222 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS                                                              ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.348      ;
; 0.227 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|fin                                                                                             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.349      ;
; 0.228 ; Data_retriever:retriever|STATE.DONE                                                                       ; Data_retriever:retriever|flag                                                                                            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.350      ;
; 0.231 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|STATE.00                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.355      ;
; 0.233 ; Data_Writer:writer|STATE.STORING                                                                          ; Data_Writer:writer|Addr[9]                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.357      ;
; 0.261 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.268 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS                                                                 ; uart_rx:reciever|r_Bit_Index[0]                                                                                          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.276 ; Data_Writer:writer|Dout[0]                                                                                ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.641      ;
; 0.279 ; Data_retriever:retriever|addr[7]                                                                          ; mux_out[7]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.281 ; Data_retriever:retriever|addr[8]                                                                          ; mux_out[8]                                                                                                               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.403      ;
; 0.282 ; Data_retriever:retriever|addr[12]                                                                         ; mux_out[12]                                                                                                              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.404      ;
; 0.287 ; Data_Writer:writer|Dout[1]                                                                                ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.656      ;
; 0.287 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|Wen                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.292 ; uart_tx:transmitter|r_Clock_Count[1]                                                                      ; uart_tx:transmitter|r_Clock_Count[1]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[11]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[3]                                                                      ; uart_tx:transmitter|r_Clock_Count[3]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[2]                                                                      ; uart_tx:transmitter|r_Clock_Count[2]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[4]                                                                      ; uart_tx:transmitter|r_Clock_Count[4]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Data_retriever:retriever|STATE.TRANSMITTING                                                               ; Data_retriever:retriever|addr[15]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Data_Writer:writer|STATE.00                                                                               ; Data_Writer:writer|fin                                                                                                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; uart_tx:transmitter|r_Clock_Count[7]                                                                      ; uart_tx:transmitter|r_Clock_Count[7]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; uart_rx:reciever|r_Clock_Count[1]                                                                         ; uart_rx:reciever|r_Clock_Count[1]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; uart_rx:reciever|r_Clock_Count[3]                                                                         ; uart_rx:reciever|r_Clock_Count[3]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; uart_tx:transmitter|r_Clock_Count[6]                                                                      ; uart_tx:transmitter|r_Clock_Count[6]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; uart_rx:reciever|r_Clock_Count[2]                                                                         ; uart_rx:reciever|r_Clock_Count[2]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; uart_rx:reciever|r_Clock_Count[4]                                                                         ; uart_rx:reciever|r_Clock_Count[4]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_rx:reciever|r_Clock_Count[6]                                                                         ; uart_rx:reciever|r_Clock_Count[6]                                                                                        ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart_tx:transmitter|r_Clock_Count[0]                                                                      ; uart_tx:transmitter|r_Clock_Count[0]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; uart_tx:transmitter|r_Clock_Count[5]                                                                      ; uart_tx:transmitter|r_Clock_Count[5]                                                                                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_address_reg0 ;
; 49.756 ; 49.986       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                    ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 49.757 ; 49.987       ; 0.230          ; Low Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 2.991 ; 3.695 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 2.819 ; 3.486 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 2.991 ; 3.695 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 2.736 ; 3.402 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 2.791 ; 3.457 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 2.739 ; 3.385 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 2.882 ; 3.557 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 2.768 ; 3.436 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 2.913 ; 3.594 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 2.819 ; 3.490 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 2.841 ; 3.518 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 2.751 ; 3.407 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 2.894 ; 3.568 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 2.706 ; 3.369 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 2.896 ; 3.584 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 2.795 ; 3.471 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 2.921 ; 3.621 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 2.786 ; 3.454 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 2.709 ; 3.372 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 3.505 ; 4.239 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 2.830 ; 3.506 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.271 ; -2.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.387 ; -3.038 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.552 ; -3.238 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.279 ; -2.927 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.360 ; -3.009 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.310 ; -2.940 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.419 ; -3.075 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.310 ; -2.958 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.472 ; -3.127 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.381 ; -3.026 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.381 ; -3.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.322 ; -2.962 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.460 ; -3.117 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.271 ; -2.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.432 ; -3.101 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.362 ; -3.020 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.455 ; -3.133 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -2.355 ; -3.006 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -2.279 ; -2.926 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.583 ; -3.274 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.386 ; -3.056 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 10.087 ; 10.518 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 7.705  ; 8.020  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 8.469  ; 8.747  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 7.761  ; 8.025  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 8.895  ; 9.435  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 7.696  ; 7.992  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 7.619  ; 8.139  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 10.087 ; 10.518 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 8.859  ; 9.222  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 3.447  ; 3.709  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.528  ; 3.760  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 3.027  ; 3.235  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 4.288  ; 4.621  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 3.728 ; 3.939 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 3.728 ; 3.939 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 4.313 ; 4.608 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 3.963 ; 4.198 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 5.545 ; 5.995 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 4.186 ; 4.488 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 5.170 ; 5.466 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 5.567 ; 6.056 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 4.520 ; 4.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 3.082 ; 3.333 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.156 ; 3.379 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 2.675 ; 2.876 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 3.886 ; 4.205 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 86.297 ; 0.142 ; N/A      ; N/A     ; 9.577               ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.577               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 86.297 ; 0.142 ; N/A      ; N/A     ; 49.701              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; 5.664 ; 6.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; 5.314 ; 5.737 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; 5.664 ; 6.104 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; 5.184 ; 5.636 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; 5.289 ; 5.687 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; 5.192 ; 5.554 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; 5.482 ; 5.916 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; 5.250 ; 5.688 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; 5.529 ; 5.955 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; 5.388 ; 5.789 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; 5.425 ; 5.852 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; 5.198 ; 5.606 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; 5.531 ; 5.892 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; 5.161 ; 5.586 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; 5.501 ; 5.963 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; 5.327 ; 5.751 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; 5.591 ; 6.049 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; 5.283 ; 5.708 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; 5.189 ; 5.600 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; 6.744 ; 7.185 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.395 ; 5.849 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_addr[*]   ; in_Clock   ; -2.271 ; -2.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[0]  ; in_Clock   ; -2.387 ; -3.038 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[1]  ; in_Clock   ; -2.552 ; -3.238 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[2]  ; in_Clock   ; -2.279 ; -2.927 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[3]  ; in_Clock   ; -2.360 ; -3.009 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[4]  ; in_Clock   ; -2.310 ; -2.940 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[5]  ; in_Clock   ; -2.419 ; -3.075 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[6]  ; in_Clock   ; -2.310 ; -2.958 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[7]  ; in_Clock   ; -2.472 ; -3.127 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[8]  ; in_Clock   ; -2.381 ; -3.026 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[9]  ; in_Clock   ; -2.381 ; -3.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[10] ; in_Clock   ; -2.322 ; -2.962 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[11] ; in_Clock   ; -2.460 ; -3.117 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[12] ; in_Clock   ; -2.271 ; -2.909 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[13] ; in_Clock   ; -2.432 ; -3.101 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[14] ; in_Clock   ; -2.362 ; -3.020 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[15] ; in_Clock   ; -2.455 ; -3.133 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[16] ; in_Clock   ; -2.355 ; -3.006 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_addr[17] ; in_Clock   ; -2.279 ; -2.926 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_image ; in_Clock   ; -2.583 ; -3.274 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.386 ; -3.056 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 19.458 ; 19.246 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 15.070 ; 14.904 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 16.460 ; 16.304 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 14.714 ; 14.812 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 17.314 ; 17.106 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 14.692 ; 14.680 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 15.115 ; 14.938 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 19.458 ; 19.246 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 17.005 ; 16.978 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 6.808  ; 6.860  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 6.943  ; 6.864  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.887  ; 5.996  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 8.546  ; 8.416  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; dram_data[*]  ; in_Clock   ; 3.728 ; 3.939 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[0] ; in_Clock   ; 3.728 ; 3.939 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[1] ; in_Clock   ; 4.313 ; 4.608 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[2] ; in_Clock   ; 3.963 ; 4.198 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[3] ; in_Clock   ; 5.545 ; 5.995 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[4] ; in_Clock   ; 4.186 ; 4.488 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[5] ; in_Clock   ; 5.170 ; 5.466 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[6] ; in_Clock   ; 5.567 ; 6.056 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  dram_data[7] ; in_Clock   ; 4.520 ; 4.872 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done ; in_Clock   ; 3.082 ; 3.333 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.156 ; 3.379 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 2.675 ; 2.876 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 3.886 ; 4.205 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_done    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; retrieve_done ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_active     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ram_mode                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; retrieve_image          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_Clock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_serial               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 11252    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 11252    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 300   ; 300  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Mar 25 15:57:10 2018
Info: Command: quartus_sta uart_control -c uart_control
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name in_Clock in_Clock
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 86.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    86.297               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.894               0.000 in_Clock 
    Info (332119):    49.701               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 87.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    87.220               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.890               0.000 in_Clock 
    Info (332119):    49.703               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 92.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    92.294               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.577               0.000 in_Clock 
    Info (332119):    49.755               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 857 megabytes
    Info: Processing ended: Sun Mar 25 15:57:16 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


