
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012004                       # Number of seconds simulated (Second)
simTicks                                  12004336000                       # Number of ticks simulated (Tick)
finalTick                                 12979336500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    129.86                       # Real time elapsed on the host (Second)
hostTickRate                                 92441968                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     800608                       # Number of bytes of host memory used (Byte)
simInsts                                     27246366                       # Number of instructions simulated (Count)
simOps                                       41958143                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   209816                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     323107                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         24008672                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        60652347                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       55202401                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2648                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             21456468                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31369873                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            23938876                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.305973                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.792413                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6266355     26.18%     26.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1986481      8.30%     34.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4531264     18.93%     53.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4095957     17.11%     70.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4236718     17.70%     88.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2013957      8.41%     96.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    808144      3.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              23938876                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    61      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  70138     82.51%     82.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14800     17.41%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           55      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      33014188     59.81%     59.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225225      0.41%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           105      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           31      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           62      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          337      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18314513     33.18%     93.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3647701      6.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       55202401                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.299269                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               85002                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                134429855                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                82108609                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        53054686                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1474                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      744                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              705                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    55286579                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          769                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          54157098                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17779745                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1045304                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21320334                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3558636                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3540589                       # Number of stores executed (Count)
system.cpu.numRate                           2.255731                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1009                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           69796                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25467459                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39195877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.942720                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.942720                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.060761                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.060761                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   65092665                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  43909271                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1255                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        581                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    12926715                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   17130016                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  29271684                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       19496501                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4425550                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4604629                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       768224                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5579780                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4087413                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            544789                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3597553                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3597416                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999962                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  240346                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                270                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             276                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                187                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               89                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        21456003                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            544743                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20939295                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.871881                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.107440                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7860733     37.54%     37.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4159304     19.86%     57.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2482051     11.85%     69.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2114821     10.10%     79.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          955202      4.56%     83.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          295904      1.41%     85.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3071280     14.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20939295                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25467459                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39195877                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14857744                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11958887                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923534                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39195306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141796                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24112368     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          105      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11958827     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2898857      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39195877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3071280                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14840637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14840637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14840637                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14840637                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        82621                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           82621                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        82621                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          82621                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    875802000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    875802000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    875802000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    875802000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     14923258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14923258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14923258                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14923258                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005536                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005536                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005536                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005536                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 10600.234807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10600.234807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10600.234807                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10600.234807                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          878                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           13                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           63                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.936508                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           13                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29347                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29347                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        52993                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         52993                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        52993                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        52993                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29628                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29628                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29628                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29628                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    408291500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    408291500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    408291500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    408291500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001985                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001985                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001985                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001985                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13780.596058                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13780.596058                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13780.596058                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13780.596058                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29628                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11948576                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11948576                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        75825                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         75825                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    735420000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    735420000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12024401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12024401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9698.911968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9698.911968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        52973                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        52973                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22852                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22852                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    274875000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    274875000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001900                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001900                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12028.487660                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12028.487660                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892061                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892061                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6796                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6796                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    140382000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    140382000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002344                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002344                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20656.562684                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20656.562684                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6776                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6776                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    133416500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    133416500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002337                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002337                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19689.566116                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19689.566116                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14813723                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29628                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             499.990651                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            11180500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           29876144                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          29876144                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4008807                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7805578                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7521989                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4057256                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 545246                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2888319                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    47                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               66305068                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   126                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5246307                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50731350                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5579780                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3837949                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18147234                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1090586                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            41                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4962862                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 93598                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           23938876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.215384                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.676498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8188877     34.21%     34.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   632784      2.64%     36.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1615078      6.75%     43.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1998974      8.35%     51.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   378141      1.58%     53.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1149886      4.80%     58.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  9975136     41.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             23938876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.232407                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.113043                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4961457                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4961457                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4961457                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4961457                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1405                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1405                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1405                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1405                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     65715500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     65715500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     65715500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     65715500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4962862                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4962862                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4962862                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4962862                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000283                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000283                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000283                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000283                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46772.597865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46772.597865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46772.597865                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46772.597865                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          138                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          138                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1267                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1267                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     58210500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     58210500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     58210500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     58210500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45943.567482                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45943.567482                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45943.567482                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45943.567482                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1268                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4961457                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4961457                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     65715500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     65715500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4962862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4962862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000283                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000283                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46772.597865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46772.597865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          138                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          138                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1267                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1267                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     58210500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     58210500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000255                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45943.567482                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45943.567482                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4661308                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1268                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3676.110410                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             6888000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9926992                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9926992                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    545246                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2460177                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     2122                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               60652348                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  201                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19496501                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4425550                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1610                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            544                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         325504                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       280903                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               606407                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 53510071                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                53055391                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  44082167                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53174752                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.209843                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.829006                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5755176                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7537612                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                63632                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 544                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1526694                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     52                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.962656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.478713                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11910825     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13900      0.12%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                34023      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   97      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                17779621                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3540589                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        16                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4962879                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 545246                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5900409                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2652934                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9466902                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5373385                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               64198544                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4054924                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2219                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   6600                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           109569246                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   215199449                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 79781917                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1275                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66331070                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 43238176                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15306726                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78519700                       # The number of ROB reads (Count)
system.cpu.rob.writes                       124314871                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25467459                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39195877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24119                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30499                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2315                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6777                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6777                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24119                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3804                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88884                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92688                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        81152                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3774400                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3855552                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              1918                       # Total snoops (Count)
system.l2bus.snoopTraffic                       73728                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32814                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.014049                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.117694                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32353     98.60%     98.60% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       461      1.40%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32814                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60243000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1908487                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44442000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61792                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30894                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               461                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               594                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28402                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28996                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              594                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28402                       # number of overall hits (Count)
system.l2cache.overallHits::total               28996                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             674                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1226                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1900                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            674                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1226                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1900                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     50015500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     65191000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     115206500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     50015500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     65191000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    115206500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1268                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29628                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30896                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1268                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29628                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30896                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.531546                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.041380                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.061497                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.531546                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.041380                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.061497                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 74206.973294                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 53173.735726                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total        60635                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 74206.973294                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 53173.735726                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total        60635                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1152                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1152                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          674                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1226                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1900                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          674                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1226                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1900                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     43275500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     52931000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     96206500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     43275500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     52931000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     96206500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.531546                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.041380                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.061497                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.531546                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.041380                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.061497                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 64206.973294                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 43173.735726                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total        50635                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 64206.973294                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 43173.735726                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total        50635                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1918                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          438                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          438                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5555                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5555                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1222                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1222                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     64914500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     64914500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6777                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6777                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.180316                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.180316                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 53121.522095                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 53121.522095                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1222                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1222                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52694500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52694500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.180316                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.180316                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 43121.522095                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 43121.522095                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          594                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22847                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23441                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          674                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data            4                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          678                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     50015500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data       276500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     50292000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1268                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22851                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.531546                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.000175                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.028111                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 74206.973294                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data        69125                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 74176.991150                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          674                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          678                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     43275500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data       236500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     43512000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.531546                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000175                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.028111                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64206.973294                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data        59125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64176.991150                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29347                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29347                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29347                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29347                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   15742                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  1918                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  8.207508                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               31851500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.065171                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.369418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.565411                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.768682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              39                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               7                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             417                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                496238                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               496238                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1143.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       601.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003117471500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           66                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           66                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6754                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1080                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1900                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1152                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1900                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1152                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    625                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1900                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1152                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           66                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.287879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.816088                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.344623                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               1      1.52%      1.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             15     22.73%     24.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            18     27.27%     51.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             6      9.09%     60.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             9     13.64%     74.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             3      4.55%     78.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             6      9.09%     87.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             3      4.55%     92.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             3      4.55%     96.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.52%     98.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      1.52%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            66                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           66                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.272727                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.245333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.969464                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     36.36%     36.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               42     63.64%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            66                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   40000                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  121600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                73728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10129673.14477036                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              6141780.76988182                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12004282500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3933251.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        43136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        38464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        72960                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3593368.262934326194                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3204175.557898412459                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 6077803.886862213723                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1226                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1152                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     19221750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15535000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 281152317000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28518.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     12671.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 244055830.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        43136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        78464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         121600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        43136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        43136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        73728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        73728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          674                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1226                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1900                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3593368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        6536305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          10129673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3593368                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3593368                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      6141781                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          6141781                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      6141781                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3593368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       6536305                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         16271454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1275                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1140                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10850500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6375000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           34756750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8510.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27260.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 972                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1021                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   364.436019                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   243.608494                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   312.003714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           97     22.99%     22.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           97     22.99%     45.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           54     12.80%     58.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           62     14.69%     73.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           30      7.11%     80.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           16      3.79%     84.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           12      2.84%     87.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      1.90%     89.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           46     10.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 81600                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              72960                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                6.797544                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                6.077804                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1078140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          554070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3648540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        292320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 947160240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    304479180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4353763200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5610975690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.412416                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11315837000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    400660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    289145000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2056320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1073985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5626320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       5841180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 947160240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    447906570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4233036000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5642700615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.055205                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11000596750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    400660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    604524750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 678                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1152                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               742                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1222                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1222                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            678                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         5694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         5694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5694                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       195328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       195328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   195328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1900                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1900    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1900                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12979336500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4201000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4999750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3794                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1894                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.012009                       # Number of seconds simulated (Second)
simTicks                                  12009414500                       # Number of ticks simulated (Tick)
finalTick                                 12984415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    129.89                       # Real time elapsed on the host (Second)
hostTickRate                                 92457053                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     801864                       # Number of bytes of host memory used (Byte)
simInsts                                     27247195                       # Number of instructions simulated (Count)
simOps                                       41959815                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   209768                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     323036                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         24018829                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        60655664                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        7                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       55205286                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2650                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             21458085                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31372482                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   6                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            23942989                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.305697                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.792481                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6269426     26.18%     26.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1986773      8.30%     34.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4531477     18.93%     53.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4096155     17.11%     70.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4236907     17.70%     88.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2014040      8.41%     96.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    808211      3.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              23942989                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    61      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  70140     82.51%     82.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14801     17.41%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          105      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      33016352     59.81%     59.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225225      0.41%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           112      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           31      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           62      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          337      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18314966     33.18%     93.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3647912      6.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       55205286                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.298417                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               85005                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                134439744                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                82113552                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        53057377                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1474                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      744                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              705                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    55289417                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          769                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          54159901                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17780183                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1045387                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21320971                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3558933                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3540788                       # Number of stores executed (Count)
system.cpu.numRate                           2.254893                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1073                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           75840                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25468288                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39197549                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.943088                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.943088                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.060347                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.060347                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   65095789                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  43911265                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1255                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        581                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    12928079                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   17130772                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  29273007                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       19497016                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4425799                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4604633                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       768229                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5580386                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4087881                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            544893                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3597794                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3597565                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999936                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  240388                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                271                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             303                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                187                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              116                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           24                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        21457590                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            544838                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20943115                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.871620                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.107406                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7863994     37.55%     37.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4159478     19.86%     57.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2482131     11.85%     69.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2114930     10.10%     79.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          955273      4.56%     83.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          295927      1.41%     85.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3071382     14.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20943115                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25468288                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39197549                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14858144                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11959129                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923738                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39196951                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141814                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           53      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24113625     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          112      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11959069     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2899015      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39197549                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3071382                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14841103                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14841103                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14841103                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14841103                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        82703                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           82703                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        82703                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          82703                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    881474000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    881474000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    881474000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    881474000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     14923806                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14923806                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14923806                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14923806                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005542                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005542                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005542                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005542                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 10658.307437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10658.307437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10658.307437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10658.307437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1134                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           13                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           74                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.324324                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           13                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29384                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29384                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        53014                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         53014                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        53014                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        53014                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29689                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29689                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29689                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29689                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    412633500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    412633500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    412633500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    412633500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13898.531443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13898.531443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13898.531443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13898.531443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29689                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11948889                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11948889                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        75902                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         75902                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    740811500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    740811500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12024791                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12024791                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006312                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006312                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9760.105136                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9760.105136                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        52994                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        52994                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22908                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22908                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    278941500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    278941500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12176.597695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12176.597695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892214                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892214                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6801                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6801                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    140662500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    140662500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002346                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002346                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20682.620203                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20682.620203                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6781                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6781                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    133692000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    133692000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002339                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002339                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19715.676154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19715.676154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14946857                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29753                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             502.364703                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            11180500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           29877301                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          29877301                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4010690                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7806956                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7522636                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4057360                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 545347                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2888460                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    83                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               66308934                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   239                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5248189                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50733702                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5580386                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3838140                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18149149                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1090852                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           200                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4963159                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 93637                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           23942989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.215030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.676573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8192106     34.22%     34.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   632832      2.64%     36.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1615096      6.75%     43.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1999003      8.35%     51.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   378185      1.58%     53.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1149956      4.80%     58.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  9975811     41.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             23942989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.232334                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.112247                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4961667                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4961667                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4961667                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4961667                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1492                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1492                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1492                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1492                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     71831500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     71831500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     71831500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     71831500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4963159                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4963159                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4963159                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4963159                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000301                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000301                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000301                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000301                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48144.436997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 48144.436997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48144.436997                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 48144.436997                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          161                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           161                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          161                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          161                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1331                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1331                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     62902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     62902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     62902000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     62902000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000268                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000268                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000268                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000268                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47259.203606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47259.203606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47259.203606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47259.203606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1331                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4961667                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4961667                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1492                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1492                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     71831500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     71831500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4963159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4963159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000301                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000301                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48144.436997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48144.436997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          161                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          161                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1331                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1331                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     62902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     62902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000268                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000268                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47259.203606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47259.203606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4963145                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1395                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3557.810036                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             6888000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9927649                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9927649                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    545347                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2461221                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     2142                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               60655671                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  224                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19497016                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4425799                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1624                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            547                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         325520                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       280992                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               606512                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 53512829                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                53058082                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  44084027                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53177547                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.209020                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.828997                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5755196                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7537888                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                63633                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 547                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1526785                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     59                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.963227                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.524522                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11911020     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13900      0.12%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                34037      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   97      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                17780054                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3540788                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        37                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4963203                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        48                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 545347                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5902381                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2654160                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9467540                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5373561                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               64202207                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    45                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4055067                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2219                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   6600                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           109575070                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   215211345                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 79786325                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1275                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66333664                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 43241345                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15307174                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78526638                       # The number of ROB reads (Count)
system.cpu.rob.writes                       124321752                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25468288                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39197549                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24238                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30602                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2444                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6782                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6782                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24239                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3994                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        89067                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    93061                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        85184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3780672                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3865856                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2026                       # Total snoops (Count)
system.l2bus.snoopTraffic                       77952                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               33047                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.014283                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.118655                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32575     98.57%     98.57% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       472      1.43%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 33047                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60404500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2002987                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44533500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           62041                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        31018                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               472                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               597                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28417                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                29014                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              597                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28417                       # number of overall hits (Count)
system.l2cache.overallHits::total               29014                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             735                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1272                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2007                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            735                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1272                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2007                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     54581000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     69280000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     123861000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     54581000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     69280000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    123861000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1332                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29689                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            31021                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1332                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29689                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           31021                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.551802                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.042844                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.064698                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.551802                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.042844                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.064698                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 74259.863946                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 54465.408805                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61714.499253                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 74259.863946                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 54465.408805                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61714.499253                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1218                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1218                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          735                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1272                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2007                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          735                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1272                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2007                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     47241000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     56560000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    103801000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     47241000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     56560000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    103801000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.551802                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.042844                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.064698                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.551802                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.042844                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.064698                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 64273.469388                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 44465.408805                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 51719.481814                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 64273.469388                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 44465.408805                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 51719.481814                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      2026                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          451                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          451                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5557                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5557                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1225                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1225                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     65161500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     65161500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6782                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6782                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.180625                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.180625                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 53193.061224                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 53193.061224                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1225                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1225                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52911500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52911500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.180625                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.180625                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 43193.061224                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 43193.061224                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          597                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22860                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23457                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          735                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           47                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          782                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     54581000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      4118500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     58699500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1332                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22907                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24239                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.551802                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.002052                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.032262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 74259.863946                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 87627.659574                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75063.299233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          735                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           47                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          782                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     47241000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      3648500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     50889500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.551802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.002052                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.032262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64273.469388                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77627.659574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65076.086957                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29384                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29384                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29384                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29384                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   66806                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2538                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 26.322301                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               31851500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.065433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.383053                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.551514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.768655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             146                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              20                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               5                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             341                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                498338                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               498338                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1209.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       735.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       647.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003117471500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7020                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1140                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2007                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1218                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2007                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1218                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    625                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2007                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1218                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.671429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.211563                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.222030                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               1      1.43%      1.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             15     21.43%     22.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            18     25.71%     48.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             7     10.00%     58.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            10     14.29%     72.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             3      4.29%     77.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             7     10.00%     87.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             4      5.71%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             3      4.29%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.43%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      1.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.171629                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.986870                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               28     40.00%     40.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               42     60.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   40000                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  128448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                77952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10695608.84920743                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              6490907.61252349                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12009417000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3723850.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        47040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        41408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        77056                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3916927.007557279430                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3447961.597128652968                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 6416299.479046210647                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          735                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1218                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     21064000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     17518000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 281267085250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28658.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     13772.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 230925357.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        46976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        81408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         128384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        46976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        46976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        77952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        77952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          734                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3911598                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        6778682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          10690280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3911598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3911598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      6490908                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          6490908                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      6490908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3911598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       6778682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         17181187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1382                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1204                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                12669500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6910000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           38582000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9167.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27917.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1060                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1080                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   367.567568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   245.758619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   314.311218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          101     22.75%     22.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          100     22.52%     45.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           60     13.51%     58.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           64     14.41%     73.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           32      7.21%     80.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           16      3.60%     84.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           12      2.70%     86.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      1.80%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           51     11.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 88448                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              77056                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                7.364889                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                6.416299                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1163820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          599610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        4041240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        297540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 947774880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    306781980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4353773760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5614432830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.502627                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11315837000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    400920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    293963500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2142000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1111935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5997600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6170040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 947774880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    450151230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4233095520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5646443205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.168067                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11000723750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    400920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    609216250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 781                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1218                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               787                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1225                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1225                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            782                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         6018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         6018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6018                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       206336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       206336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   206336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2007                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2007    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2007                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12984415000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4442000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5285250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4012                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2005                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
