# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do registradores_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Dropbox/UFBA/Semestre\ 2023.2/ENGG56\ -\ PROJETO\ DE\ CIRCUITOS\ INTEGRADOS\ DIGITAIS/TRABALHO\ FINAL/ENGG56_CPU/REGISTRADORES {C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/REGISTRADORES/registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:28:59 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/REGISTRADORES" C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/REGISTRADORES/registradores.v 
# -- Compiling module registradores
# 
# Top level modules:
# 	registradores
# End time: 04:28:59 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.registradores
# vsim work.registradores 
# Start time: 04:29:04 on Nov 23,2023
# Loading work.registradores
add wave -position end  sim:/registradores/load
add wave -position end  sim:/registradores/rstn
add wave -position end  sim:/registradores/din
add wave -position end  sim:/registradores/opcode
add wave -position end  sim:/registradores/temp1
add wave -position end  sim:/registradores/temp2
add wave -position end  sim:/registradores/estado
force -freeze sim:/registradores/load 0 0
force -freeze sim:/registradores/rstn HiZ 0
force -freeze sim:/registradores/opcode 00100 0
force -freeze sim:/registradores/din 1100 0
run
force -freeze sim:/registradores/rstn 0 0
run
force -freeze sim:/registradores/rstn 1 0
force -freeze sim:/registradores/load 1 0
run
force -freeze sim:/registradores/load 0 0
force -freeze sim:/registradores/din 00001010 0
run
force -freeze sim:/registradores/load 1 0
run
force -freeze sim:/registradores/load 0 0
run
force -freeze sim:/registradores/rstn 0 0
run
force -freeze sim:/registradores/rstn 1 0
run
force -freeze sim:/registradores/opcode 01 0
force -freeze sim:/registradores/load 1 0
run
force -freeze sim:/registradores/load 0 0
run
force -freeze sim:/registradores/rstn 0 0
run
# End time: 04:33:12 on Nov 23,2023, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
