\doxysection{Dram\+Directory\+Perf\+Model Class Reference}
\label{classDramDirectoryPerfModel}\index{DramDirectoryPerfModel@{DramDirectoryPerfModel}}


{\ttfamily \#include $<$dram\+\_\+directory\+\_\+perf\+\_\+model.\+h$>$}



Inheritance diagram for Dram\+Directory\+Perf\+Model\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=188pt]{classDramDirectoryPerfModel__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Dram\+Directory\+Perf\+Model\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=188pt]{classDramDirectoryPerfModel__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Directory\+Perf\+Model} ()
\item 
\textbf{ $\sim$\+Dram\+Directory\+Perf\+Model} ()
\item 
\textbf{ UInt32} \textbf{ get\+Latency} (\textbf{ Dram\+Dir\+Actions\+\_\+t} action)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Dram\+Directory\+Perf\+Model\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Directory\+Perf\+Model\+Base} ()
\item 
virtual \textbf{ $\sim$\+Dram\+Directory\+Perf\+Model\+Base} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Types inherited from \textbf{ Dram\+Directory\+Perf\+Model\+Base}}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ Dram\+Dir\+Actions\+\_\+t} \{ \newline
\textbf{ ACCESS\+\_\+\+DIR\+\_\+\+CACHE} = 0
, \textbf{ ENQUEUE\+\_\+\+REQUEST}
, \textbf{ DEQUEUE\+\_\+\+REQUEST}
, \textbf{ PROCESS\+\_\+\+REQUEST}
, \newline
\textbf{ PROCESS\+\_\+\+ACK}
, \textbf{ SEND\+\_\+\+MESSAGE}
, \textbf{ RECEIVE\+\_\+\+MESSAGE}
, \textbf{ NUM\+\_\+\+DRAM\+\_\+\+DIR\+\_\+\+ACTIONS}
 \}
\item 
enum \textbf{ Dram\+Directory\+Perf\+Model\+\_\+t} \{ \textbf{ DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODEL} = 0
, \textbf{ NUM\+\_\+\+DRAM\+\_\+\+DIRECTORY\+\_\+\+PERF\+\_\+\+MODELS}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Member Functions inherited from \textbf{ Dram\+Directory\+Perf\+Model\+Base}}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Dram\+Directory\+Perf\+Model\+Base} $\ast$ \textbf{ create\+Model} (\textbf{ UInt32} type)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Dram\+Directory\+Perf\+Model\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ access\+\_\+dir\+\_\+cache\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ enqueue\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ dequeue\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ process\+\_\+request\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ process\+\_\+ack\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ shmem\+\_\+send\+\_\+message\+\_\+delay}
\item 
\textbf{ UInt32} \textbf{ shmem\+\_\+receive\+\_\+message\+\_\+delay}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 6} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramDirectoryPerfModel@{DramDirectoryPerfModel}!DramDirectoryPerfModel@{DramDirectoryPerfModel}}
\index{DramDirectoryPerfModel@{DramDirectoryPerfModel}!DramDirectoryPerfModel@{DramDirectoryPerfModel}}
\doxysubsubsection{DramDirectoryPerfModel()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModel_ae87010cb892d991789467883c25f16ab} 
Dram\+Directory\+Perf\+Model\+::\+Dram\+Directory\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 11} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model.\+h}.

\index{DramDirectoryPerfModel@{DramDirectoryPerfModel}!````~DramDirectoryPerfModel@{$\sim$DramDirectoryPerfModel}}
\index{````~DramDirectoryPerfModel@{$\sim$DramDirectoryPerfModel}!DramDirectoryPerfModel@{DramDirectoryPerfModel}}
\doxysubsubsection{$\sim$DramDirectoryPerfModel()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModel_a488d5a4cab25600d29f20962faf809a8} 
Dram\+Directory\+Perf\+Model\+::$\sim$\+Dram\+Directory\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 12} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model.\+h}.



\doxysubsection{Member Function Documentation}
\index{DramDirectoryPerfModel@{DramDirectoryPerfModel}!getLatency@{getLatency}}
\index{getLatency@{getLatency}!DramDirectoryPerfModel@{DramDirectoryPerfModel}}
\doxysubsubsection{getLatency()}
{\footnotesize\ttfamily \label{classDramDirectoryPerfModel_a8b64c68094017d0222f718cef16ddca9} 
\textbf{ UInt32} Dram\+Directory\+Perf\+Model\+::get\+Latency (\begin{DoxyParamCaption}\item[{\textbf{ Dram\+Dir\+Actions\+\_\+t}}]{action}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented from \textbf{ Dram\+Directory\+Perf\+Model\+Base} \doxyref{}{p.}{classDramDirectoryPerfModelBase_a136bbcd07bd6349818bbfac53a7ceea5}.



Definition at line \textbf{ 14} of file \textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model.\+h}.



References \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+ACCESS\+\_\+\+DIR\+\_\+\+CACHE}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::access\+\_\+dir\+\_\+cache\+\_\+delay}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+DEQUEUE\+\_\+\+REQUEST}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::dequeue\+\_\+request\+\_\+delay}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+ENQUEUE\+\_\+\+REQUEST}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::enqueue\+\_\+request\+\_\+delay}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+PROCESS\+\_\+\+ACK}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::process\+\_\+ack\+\_\+delay}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+PROCESS\+\_\+\+REQUEST}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::process\+\_\+request\+\_\+delay}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+RECEIVE\+\_\+\+MESSAGE}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::\+SEND\+\_\+\+MESSAGE}, \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::shmem\+\_\+receive\+\_\+message\+\_\+delay}, and \textbf{ Dram\+Directory\+Perf\+Model\+Base\+::shmem\+\_\+send\+\_\+message\+\_\+delay}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+directory\+\_\+perf\+\_\+model.\+h}\end{DoxyCompactItemize}
