Timing Analyzer report for SMU_RV32I_System
Tue Feb 11 16:55:02 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SMU_RV32I_System                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 64          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.78        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.2%      ;
;     Processor 3            ;  13.9%      ;
;     Processor 4            ;  11.9%      ;
;     Processors 5-16        ;   2.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ../src/SMU_RV32I_System.sdc ; OK     ; Tue Feb 11 16:55:01 2025 ;
+-----------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 59.73 MHz ; 59.73 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 3.258 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.402 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.986 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 2.919 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.621 ; 0.000                          ;
+----------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.258 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 16.297     ;
; 3.258 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 16.297     ;
; 3.284 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.461     ; 16.253     ;
; 3.325 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.459     ; 16.214     ;
; 3.424 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 16.098     ;
; 3.424 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 16.098     ;
; 3.450 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.494     ; 16.054     ;
; 3.484 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 16.069     ;
; 3.484 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 16.069     ;
; 3.484 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 16.069     ;
; 3.486 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.440     ; 16.072     ;
; 3.486 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.440     ; 16.072     ;
; 3.489 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 16.062     ;
; 3.489 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 16.062     ;
; 3.491 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 16.015     ;
; 3.512 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.458     ; 16.028     ;
; 3.523 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.429     ; 16.046     ;
; 3.523 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.429     ; 16.046     ;
; 3.531 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 16.020     ;
; 3.553 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 15.989     ;
; 3.561 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.459     ; 15.978     ;
; 3.578 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 15.965     ;
; 3.578 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 15.965     ;
; 3.578 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 15.965     ;
; 3.580 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 15.968     ;
; 3.580 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 15.968     ;
; 3.615 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 15.905     ;
; 3.615 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 15.905     ;
; 3.633 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.914     ;
; 3.641 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.496     ; 15.861     ;
; 3.645 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 15.904     ;
; 3.645 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.449     ; 15.904     ;
; 3.650 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 15.870     ;
; 3.650 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 15.870     ;
; 3.650 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 15.870     ;
; 3.654 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 15.888     ;
; 3.655 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.863     ;
; 3.655 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.863     ;
; 3.671 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 15.860     ;
; 3.682 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.494     ; 15.822     ;
; 3.689 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 15.847     ;
; 3.689 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 15.847     ;
; 3.690 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.857     ;
; 3.697 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.821     ;
; 3.706 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.841     ;
; 3.706 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.841     ;
; 3.712 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 15.821     ;
; 3.712 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 15.844     ;
; 3.712 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 15.844     ;
; 3.712 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 15.844     ;
; 3.717 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.444     ; 15.837     ;
; 3.717 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.444     ; 15.837     ;
; 3.732 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 15.797     ;
; 3.744 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.488     ; 15.766     ;
; 3.744 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.488     ; 15.766     ;
; 3.744 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.488     ; 15.766     ;
; 3.746 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.483     ; 15.769     ;
; 3.746 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.483     ; 15.769     ;
; 3.747 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.487     ; 15.764     ;
; 3.751 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 15.821     ;
; 3.751 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 15.821     ;
; 3.759 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.444     ; 15.795     ;
; 3.773 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 15.758     ;
; 3.779 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.772     ;
; 3.779 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.772     ;
; 3.805 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 15.728     ;
; 3.806 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.452     ; 15.740     ;
; 3.806 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.452     ; 15.740     ;
; 3.806 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.452     ; 15.740     ;
; 3.808 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.743     ;
; 3.808 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.743     ;
; 3.809 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 15.750     ;
; 3.823 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.441     ; 15.734     ;
; 3.837 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 15.707     ;
; 3.839 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.712     ;
; 3.839 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.712     ;
; 3.839 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.712     ;
; 3.839 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.712     ;
; 3.839 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.447     ; 15.712     ;
; 3.841 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.677     ;
; 3.841 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.677     ;
; 3.841 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 15.677     ;
; 3.845 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 15.708     ;
; 3.845 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 15.708     ;
; 3.846 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.463     ; 15.689     ;
; 3.846 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.482     ; 15.670     ;
; 3.846 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.482     ; 15.670     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 15.701     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 15.701     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 15.703     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 15.703     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 15.703     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 15.703     ;
; 3.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 15.703     ;
; 3.871 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.676     ;
; 3.871 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.676     ;
; 3.871 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 15.676     ;
; 3.871 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.463     ; 15.664     ;
; 3.876 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 15.669     ;
; 3.876 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 15.669     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TimerCounter:iTimer|StatusR[0]                                               ; TimerCounter:iTimer|StatusR[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S0                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S1                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.687      ;
; 0.422 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM73    ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M|dout[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; riscvsingle:icpu|delay:InstrD_1d|dout[9]                                     ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM115          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; data_mux:u_data_mux|read_data_gpio_1d[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S3                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S9                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S12                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S10                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[3]    ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; data_mux:u_data_mux|read_data_gpio_1d[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S4                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.698      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                          ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[29]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[30]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.896      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[24]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.900      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_OTERM67       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_OTERM25      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_OTERM33      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_OTERM47      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_OTERM17      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_OTERM45      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_OTERM43      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.895      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[0]_OTERM299                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.903      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[3]_OTERM229                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.903      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[2]_OTERM231                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.903      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[1]_OTERM233                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.903      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM115      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.905      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[10]_OTERM111     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.905      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[17]_OTERM331  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[8]_OTERM159  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[6]_OTERM167  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[9]_OTERM161  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[15]_OTERM337  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[19]_OTERM329  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[16]_OTERM335  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[31]_OTERM129 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM103     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]_OTERM163 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[18]_OTERM325  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[31]_OTERM269     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.897      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M|dout[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.905      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[26]_OTERM259     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.897      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[23]_OTERM267     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.897      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[27]_OTERM277     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.897      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[22]_OTERM263     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.897      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.899      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[29]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[26]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[28]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.901      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.905      ;
; 15.995 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.905      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|delay:u_FlushD_1d|dout[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.916      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.916      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.900      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.895      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.895      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.900      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.902      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.900      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.902      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_OTERM61       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_OTERM65       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_OTERM63       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]_OTERM19       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]_OTERM49       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]_OTERM51      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]_OTERM9       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]_OTERM53      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[21]_OTERM311  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.915      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[22]_OTERM309  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.915      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[5]_OTERM165  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.885      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[20]_OTERM315  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.915      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[23]_OTERM327  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.915      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[24]_OTERM323  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.915      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.893      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[7]_OTERM157  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 3.885      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[13]_OTERM281     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[25]_OTERM285     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[5]_OTERM293      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[2]_OTERM297      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[14]_OTERM241     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[4]_OTERM273      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[6]_OTERM283      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.896      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[10]_OTERM255     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.895      ;
; 15.996 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[12]_OTERM257     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.894      ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                            ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.919 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:MemWriteD_E|dout[0]_OTERM87                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.678      ;
; 2.919 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM75                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 3.678      ;
; 2.972 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 3.677      ;
; 2.972 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[24]_OTERM307                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 3.677      ;
; 2.972 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 3.677      ;
; 2.972 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 3.675      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E|dout[0]_OTERM83                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[18]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[30]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[31]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[16]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[19]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[17]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 3.680      ;
; 2.986 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 3.682      ;
; 3.002 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 3.679      ;
; 3.002 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.501      ; 3.689      ;
; 3.003 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 3.685      ;
; 3.003 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 3.675      ;
; 3.003 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 3.675      ;
; 3.003 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[31]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.691      ;
; 3.003 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 3.675      ;
; 3.004 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[28]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 3.681      ;
; 3.004 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[29]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 3.681      ;
; 3.007 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM183                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.677      ;
; 3.007 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM147                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.677      ;
; 3.007 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM223                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.677      ;
; 3.007 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM191                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.677      ;
; 3.007 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM133                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.675      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 3.683      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM193                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 3.691      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM187                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 3.691      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.681      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM173                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.681      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.678      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM175                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.681      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM169                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.681      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.678      ;
; 3.008 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.678      ;
; 3.009 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM99                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 3.702      ;
; 3.009 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.682      ;
; 3.009 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.682      ;
; 3.009 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.682      ;
; 3.009 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.682      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W|dout[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.010 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.680      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.673      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 3.683      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.673      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 3.683      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.481      ; 3.679      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.481      ; 3.679      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 3.683      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.673      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.673      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 3.669      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM171                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 3.681      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|delay:u_stall_1d|dout[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 3.687      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.675      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 3.669      ;
; 3.012 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 3.669      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM121                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 3.671      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.669      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.669      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.669      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.669      ;
; 3.013 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.669      ;
; 3.016 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_OTERM37                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.686      ;
; 3.016 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_OTERM31                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.686      ;
; 3.016 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_OTERM35                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.686      ;
; 3.016 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM39                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.686      ;
; 3.016 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_OTERM41                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 3.686      ;
; 3.024 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.688      ;
; 3.024 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.688      ;
; 3.024 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[27]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.688      ;
; 3.024 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.688      ;
; 3.025 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[24]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.684      ;
; 3.025 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[23]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.684      ;
; 3.025 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.684      ;
; 3.025 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[21]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.684      ;
; 3.033 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.664      ;
; 3.034 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.674      ;
; 3.034 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.674      ;
; 3.034 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.674      ;
; 3.034 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.674      ;
; 3.036 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM219                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.679      ;
; 3.036 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM217                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 3.689      ;
; 3.036 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM181                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.679      ;
; 3.037 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[14]_OTERM221                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 3.685      ;
; 3.037 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM225                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.675      ;
; 3.037 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM153                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.675      ;
; 3.037 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM207                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.691      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 64.81 MHz ; 64.81 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 4.571 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.354 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 16.393 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.600 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.643 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.571 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 15.033     ;
; 4.571 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 15.033     ;
; 4.593 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 14.993     ;
; 4.632 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 14.956     ;
; 4.672 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 14.901     ;
; 4.672 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 14.901     ;
; 4.694 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.444     ; 14.861     ;
; 4.723 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 14.883     ;
; 4.723 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 14.883     ;
; 4.733 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 14.824     ;
; 4.745 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 14.843     ;
; 4.771 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 14.817     ;
; 4.781 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.821     ;
; 4.781 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.821     ;
; 4.781 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.821     ;
; 4.784 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 14.806     ;
; 4.787 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 14.813     ;
; 4.787 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 14.813     ;
; 4.822 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 14.797     ;
; 4.822 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 14.797     ;
; 4.827 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.772     ;
; 4.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.402     ; 14.745     ;
; 4.852 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.402     ; 14.745     ;
; 4.865 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 14.727     ;
; 4.865 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 14.727     ;
; 4.865 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 14.727     ;
; 4.870 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.402     ; 14.727     ;
; 4.870 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.402     ; 14.727     ;
; 4.874 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.420     ; 14.705     ;
; 4.877 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 14.718     ;
; 4.882 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.428     ; 14.689     ;
; 4.882 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.428     ; 14.689     ;
; 4.882 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.428     ; 14.689     ;
; 4.888 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.430     ; 14.681     ;
; 4.888 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.430     ; 14.681     ;
; 4.894 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 14.696     ;
; 4.913 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 14.668     ;
; 4.923 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 14.665     ;
; 4.923 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 14.665     ;
; 4.928 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 14.640     ;
; 4.933 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 14.671     ;
; 4.933 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 14.671     ;
; 4.933 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 14.671     ;
; 4.939 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.663     ;
; 4.939 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.663     ;
; 4.941 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 14.631     ;
; 4.941 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 14.631     ;
; 4.943 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.437     ; 14.619     ;
; 4.963 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 14.591     ;
; 4.966 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.438     ; 14.595     ;
; 4.966 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.438     ; 14.595     ;
; 4.966 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.438     ; 14.595     ;
; 4.967 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 14.628     ;
; 4.971 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 14.595     ;
; 4.971 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 14.595     ;
; 4.974 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 14.647     ;
; 4.974 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 14.647     ;
; 4.979 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 14.622     ;
; 5.002 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 14.554     ;
; 5.006 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 14.588     ;
; 5.006 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 14.588     ;
; 5.009 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 14.584     ;
; 5.017 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 14.577     ;
; 5.017 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 14.577     ;
; 5.017 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 14.577     ;
; 5.022 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.577     ;
; 5.022 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.577     ;
; 5.028 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.423     ; 14.548     ;
; 5.041 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.562     ;
; 5.041 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.562     ;
; 5.062 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 14.533     ;
; 5.062 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 14.533     ;
; 5.062 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 14.533     ;
; 5.063 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 14.522     ;
; 5.067 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.421     ; 14.511     ;
; 5.067 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.532     ;
; 5.067 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.532     ;
; 5.068 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 14.525     ;
; 5.068 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 14.525     ;
; 5.084 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.390     ; 14.525     ;
; 5.088 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.437     ; 14.474     ;
; 5.089 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 14.492     ;
; 5.100 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.394     ; 14.505     ;
; 5.102 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a16~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.412     ; 14.485     ;
; 5.103 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 14.509     ;
; 5.103 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 14.509     ;
; 5.108 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 14.484     ;
; 5.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.488     ;
; 5.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.488     ;
; 5.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.488     ;
; 5.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.488     ;
; 5.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 14.488     ;
; 5.123 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 14.463     ;
; 5.123 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.479     ;
; 5.123 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 14.479     ;
; 5.124 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.479     ;
; 5.124 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.479     ;
; 5.124 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.479     ;
; 5.124 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.479     ;
; 5.124 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 14.479     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TimerCounter:iTimer|StatusR[0]                                               ; TimerCounter:iTimer|StatusR[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.623      ;
; 0.382 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S0                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S1                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.624      ;
; 0.382 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.624      ;
; 0.395 ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM73    ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M|dout[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; riscvsingle:icpu|delay:InstrD_1d|dout[9]                                     ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM115          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|clock_counter[8]   ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|clock_counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S3                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; data_mux:u_data_mux|read_data_gpio_1d[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S9                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S10                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; data_mux:u_data_mux|read_data_gpio_1d[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S4                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S3                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S12                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S7                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S8                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[29]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[30]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.497      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[24]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.393 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_OTERM67       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_OTERM25      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_OTERM33      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_OTERM47      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_OTERM17      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_OTERM45      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_OTERM43      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.499      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[0]_OTERM299                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.507      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[3]_OTERM229                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.507      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[2]_OTERM231                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.507      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[1]_OTERM233                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.507      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM115      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.509      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[10]_OTERM111     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.509      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[17]_OTERM331  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[8]_OTERM159  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[6]_OTERM167  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[5]_OTERM165  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.490      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[9]_OTERM161  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[15]_OTERM337  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[19]_OTERM329  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[16]_OTERM335  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[31]_OTERM129 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM103     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]_OTERM163 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[7]_OTERM157  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.490      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[18]_OTERM325  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[31]_OTERM269     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M|dout[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.509      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[26]_OTERM259     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[23]_OTERM267     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[27]_OTERM277     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[22]_OTERM263     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.501      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.503      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[27]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.490      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[29]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[25]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.490      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[26]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[28]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.505      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.509      ;
; 16.399 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.509      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|delay:u_FlushD_1d|dout[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.500      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.507      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.521      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.521      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.501      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.504      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.499      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.501      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.499      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.505      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.505      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.501      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.501      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.505      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.504      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.506      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.501      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 3.490      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.505      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.505      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.504      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.506      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[31]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.503      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_OTERM61       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.498      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[16]_OTERM1       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.489      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_OTERM65       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.498      ;
; 16.400 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_OTERM63       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.498      ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                             ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.600 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:MemWriteD_E|dout[0]_OTERM87                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 3.292      ;
; 2.600 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM75                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 3.292      ;
; 2.647 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 3.290      ;
; 2.647 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[24]_OTERM307                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 3.290      ;
; 2.647 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 3.290      ;
; 2.647 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.288      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E|dout[0]_OTERM83                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[18]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[30]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[31]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[16]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[19]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[17]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.294      ;
; 2.666 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.296      ;
; 2.674 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.290      ;
; 2.674 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.286      ;
; 2.674 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.286      ;
; 2.674 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.286      ;
; 2.676 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 3.302      ;
; 2.676 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[31]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.304      ;
; 2.677 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.298      ;
; 2.678 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[28]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.294      ;
; 2.678 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[29]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.294      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 3.293      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM193                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 3.301      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM187                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 3.301      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.291      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM173                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.291      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.289      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM175                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.291      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM169                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.291      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.289      ;
; 2.679 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.289      ;
; 2.681 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W|dout[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.291      ;
; 2.681 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.293      ;
; 2.681 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.293      ;
; 2.681 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.293      ;
; 2.681 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 3.293      ;
; 2.682 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM183                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 3.290      ;
; 2.682 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM147                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 3.290      ;
; 2.682 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM223                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 3.290      ;
; 2.682 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM191                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 3.290      ;
; 2.682 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM133                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 3.288      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.284      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.284      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.284      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.284      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.280      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.280      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.280      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.683 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.292      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 3.295      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 3.295      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.291      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.291      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 3.295      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM171                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 3.293      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 3.287      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.281      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.281      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.281      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM99                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 3.315      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.281      ;
; 2.684 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.281      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_OTERM37                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.295      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_OTERM31                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.295      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_OTERM35                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.295      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM39                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.295      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_OTERM41                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.295      ;
; 2.685 ; reset_ff  ; riscvsingle:icpu|delay:u_stall_1d|dout[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 3.299      ;
; 2.686 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM121                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 3.284      ;
; 2.699 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[24]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.296      ;
; 2.699 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[23]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.296      ;
; 2.699 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.296      ;
; 2.699 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[21]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 3.296      ;
; 2.700 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.301      ;
; 2.700 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.301      ;
; 2.700 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[27]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.301      ;
; 2.700 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 3.301      ;
; 2.703 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 3.272      ;
; 2.705 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.282      ;
; 2.705 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.282      ;
; 2.705 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.282      ;
; 2.705 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.282      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM219                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 3.290      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM225                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.286      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM153                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.286      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]_OTERM209                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.286      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]_OTERM211                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.286      ;
; 2.709 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM181                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 3.290      ;
; 2.710 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM217                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 3.302      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 11.914 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.181 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.833 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.536 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.371 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.914 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 7.803      ;
; 11.917 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.814      ;
; 11.917 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.814      ;
; 11.949 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 7.770      ;
; 12.001 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.245     ; 7.741      ;
; 12.004 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.231     ; 7.752      ;
; 12.004 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.231     ; 7.752      ;
; 12.015 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.712      ;
; 12.015 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.712      ;
; 12.019 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.728      ;
; 12.021 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 7.708      ;
; 12.021 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 7.708      ;
; 12.021 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 7.708      ;
; 12.030 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.238     ; 7.719      ;
; 12.036 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.708      ;
; 12.040 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.705      ;
; 12.040 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.705      ;
; 12.042 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.685      ;
; 12.055 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.689      ;
; 12.060 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.661      ;
; 12.076 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 7.669      ;
; 12.079 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 7.680      ;
; 12.079 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 7.680      ;
; 12.083 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 7.642      ;
; 12.083 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 7.642      ;
; 12.086 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.238     ; 7.663      ;
; 12.087 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 7.632      ;
; 12.087 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 7.632      ;
; 12.087 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 7.632      ;
; 12.102 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 7.650      ;
; 12.102 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 7.650      ;
; 12.108 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 7.646      ;
; 12.108 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 7.646      ;
; 12.108 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 7.646      ;
; 12.111 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.636      ;
; 12.127 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 7.643      ;
; 12.127 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 7.643      ;
; 12.129 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 7.623      ;
; 12.134 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.587      ;
; 12.155 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 7.561      ;
; 12.158 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 7.572      ;
; 12.158 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 7.572      ;
; 12.161 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 7.575      ;
; 12.164 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.586      ;
; 12.164 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.586      ;
; 12.170 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 7.563      ;
; 12.170 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.580      ;
; 12.170 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 7.580      ;
; 12.172 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.549      ;
; 12.173 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.574      ;
; 12.173 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.574      ;
; 12.174 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.570      ;
; 12.174 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.570      ;
; 12.174 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 7.570      ;
; 12.177 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a6~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.241     ; 7.569      ;
; 12.177 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 7.578      ;
; 12.177 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 7.578      ;
; 12.183 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 7.574      ;
; 12.183 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 7.574      ;
; 12.183 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 7.574      ;
; 12.183 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.538      ;
; 12.190 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.269     ; 7.528      ;
; 12.196 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.249     ; 7.542      ;
; 12.202 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 7.571      ;
; 12.202 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 7.571      ;
; 12.204 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 7.551      ;
; 12.205 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.530      ;
; 12.208 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 7.525      ;
; 12.216 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 7.513      ;
; 12.216 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.258     ; 7.513      ;
; 12.219 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.508      ;
; 12.219 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.508      ;
; 12.219 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.508      ;
; 12.219 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.508      ;
; 12.219 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.260     ; 7.508      ;
; 12.223 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 7.542      ;
; 12.224 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a30~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.511      ;
; 12.226 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.505      ;
; 12.226 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.505      ;
; 12.226 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.505      ;
; 12.226 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.505      ;
; 12.226 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.505      ;
; 12.241 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.480      ;
; 12.241 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 7.480      ;
; 12.245 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.234     ; 7.508      ;
; 12.245 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.234     ; 7.508      ;
; 12.247 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.249     ; 7.491      ;
; 12.249 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.498      ;
; 12.249 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.498      ;
; 12.249 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a24~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 7.498      ;
; 12.250 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 7.502      ;
; 12.250 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a14~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 7.502      ;
; 12.256 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 7.470      ;
; 12.256 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 7.470      ;
; 12.257 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.474      ;
; 12.257 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a2~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.474      ;
; 12.262 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.241     ; 7.484      ;
; 12.262 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a8~portb_we_reg  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.241     ; 7.484      ;
; 12.262 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.466      ;
; 12.262 ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ram_block1a18~portb_we_reg ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.466      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|bit_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TimerCounter:iTimer|StatusR[0]                                               ; TimerCounter:iTimer|StatusR[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; GPIO:U_GPIO|SW_StatusR[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; GPIO:U_GPIO|SW_StatusR[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; GPIO:U_GPIO|SW_StatusR[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; GPIO:U_GPIO|SW_StatusR[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; GPIO:U_GPIO|SW_StatusR[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; GPIO:U_GPIO|SW_StatusR[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; GPIO:U_GPIO|SW_StatusR[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; GPIO:U_GPIO|SW_StatusR[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; GPIO:U_GPIO|SW_StatusR[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; GPIO:U_GPIO|BUTTON_StatusR[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|has_byte           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM73    ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M|dout[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S12                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscvsingle:icpu|delay:InstrD_1d|dout[9]                                     ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM115          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S3                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S7                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S7                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S8                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|BUTTON_StatusR[2]                                                ; data_mux:u_data_mux|read_data_gpio_1d[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S8                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S9                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S1                                         ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S2                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S8                                         ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S9                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S12                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S6                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S7                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S1                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S2                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S10                                        ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[3]    ; uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|SW_StatusR[5]                                                    ; data_mux:u_data_mux|read_data_gpio_1d[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S4                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S5                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S2                                         ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S3                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S4                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:button2|c_state.S3                                     ; GPIO:U_GPIO|pulse_gen:button2|c_state.S4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S10                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S11                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S7                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S8                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S3                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S4                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S5                                         ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S6                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S12                                    ; GPIO:U_GPIO|pulse_gen:button1|c_state.S13                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; GPIO:U_GPIO|pulse_gen:button1|c_state.S8                                     ; GPIO:U_GPIO|pulse_gen:button1|c_state.S9                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S0                                         ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S1                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[24]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.833 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.080      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[27]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[28]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[29]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[30]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[25]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[26]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.834 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.075      ;
; 17.838 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.097      ;
; 17.838 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.097      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.084      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.082      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.082      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.082      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.082      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.082      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_OTERM67       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_OTERM25      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_OTERM33      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_OTERM47      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_OTERM17      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_OTERM45      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_OTERM43      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.074      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.084      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[21]_OTERM311  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.095      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[22]_OTERM309  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.095      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[17]_OTERM331  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[8]_OTERM159  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[6]_OTERM167  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[9]_OTERM161  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[15]_OTERM337  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[19]_OTERM329  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[16]_OTERM335  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[31]_OTERM129 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM103     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[20]_OTERM315  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.095      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[23]_OTERM327  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.095      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[24]_OTERM323  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.095      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]_OTERM163 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[18]_OTERM325  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[31]_OTERM269     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.076      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[26]_OTERM259     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.076      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[23]_OTERM267     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.076      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[27]_OTERM277     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.076      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[22]_OTERM263     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.076      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W|dout[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.078      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[29]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[26]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.839 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[28]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.080      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|delay:u_FlushD_1d|dout[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.075      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.075      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.075      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.081      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.069      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.081      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[31]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.079      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_OTERM61       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_OTERM65       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_OTERM63       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]_OTERM19       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]_OTERM49       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]_OTERM51      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]_OTERM9       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]_OTERM53      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.073      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M|dout[14]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.082      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.069      ;
; 17.840 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M|dout[12]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.082      ;
+--------+-----------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                             ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.536 ; reset_ff  ; riscvsingle:icpu|D_E_DFF:MemWriteD_E|dout[0]_OTERM87                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.881      ;
; 1.536 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM75                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.881      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E|dout[0]_OTERM83                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[18]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[30]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[31]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[16]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[19]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[17]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.883      ;
; 1.564 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.885      ;
; 1.570 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.880      ;
; 1.570 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[24]_OTERM307                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.880      ;
; 1.570 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.880      ;
; 1.570 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.878      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.881      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.877      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.877      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.891      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[31]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.893      ;
; 1.579 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.877      ;
; 1.580 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.887      ;
; 1.580 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[28]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.883      ;
; 1.580 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[29]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.883      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.882      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM193                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.890      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM187                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.890      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.880      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM173                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.880      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM175                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.880      ;
; 1.582 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM169                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.880      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.877      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.881      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.877      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.881      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.877      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.881      ;
; 1.583 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.881      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.875      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM183                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.880      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.885      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.875      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.885      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM147                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.880      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM223                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.880      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM191                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.880      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.881      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.881      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM133                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.878      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.885      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.875      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.875      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.871      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]_OTERM171                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.883      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W|dout[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.871      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM99                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.901      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[20]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.871      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[23]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.584 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.879      ;
; 1.585 ; reset_ff  ; riscvsingle:icpu|delay:u_stall_1d|dout[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.885      ;
; 1.585 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.877      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_OTERM37                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.882      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_OTERM31                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.882      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_OTERM35                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.882      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM39                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.882      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_OTERM41                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.882      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM121                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.204      ; 1.874      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.872      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.872      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M|dout[26]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.872      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[25]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.872      ;
; 1.586 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W|dout[30]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.872      ;
; 1.591 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.866      ;
; 1.593 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.876      ;
; 1.593 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.876      ;
; 1.593 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.876      ;
; 1.593 ; reset_ff  ; tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs|irq_force_o[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.876      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM219                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.881      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM225                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.877      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM153                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.877      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM217                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.891      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]_OTERM209                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.877      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]_OTERM211                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.877      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM181                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.881      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.887      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.887      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[27]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.887      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.887      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[24]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.883      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[23]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.883      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.883      ;
; 1.594 ; reset_ff  ; riscvsingle:icpu|delay:InstrD_1d|dout[21]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.883      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.258 ; 0.181 ; 15.986   ; 1.536   ; 9.371               ;
;  CLOCK_50        ; 3.258 ; 0.181 ; 15.986   ; 1.536   ; 9.371               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8568548  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8568548  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 441      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 441      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUTTON[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUTTON[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUTTON[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUTTON[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUTTON[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUTTON[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Feb 11 16:55:00 2025
Info: Command: quartus_sta SMU_RV32I_System -c SMU_RV32I_System
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 64 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../src/SMU_RV32I_System.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.258               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.986               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.919               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.571               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.393               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.600               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.643               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.914               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.833               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.536               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.371               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Tue Feb 11 16:55:02 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


