{
  "module_name": "serpent-sse2-i586-asm_32.S",
  "hash_id": "1bc2ff1185d6723669ba5c4ffcb71ff4eb71f90cabb5ffb426b85b0aaccc7044",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/crypto/serpent-sse2-i586-asm_32.S",
  "human_readable_source": " \n \n\n#include <linux/linkage.h>\n\n.file \"serpent-sse2-i586-asm_32.S\"\n.text\n\n#define arg_ctx 4\n#define arg_dst 8\n#define arg_src 12\n#define arg_xor 16\n\n \n#define CTX %edx\n\n#define RA %xmm0\n#define RB %xmm1\n#define RC %xmm2\n#define RD %xmm3\n#define RE %xmm4\n\n#define RT0 %xmm5\n#define RT1 %xmm6\n\n#define RNOT %xmm7\n\n#define get_key(i, j, t) \\\n\tmovd (4*(i)+(j))*4(CTX), t; \\\n\tpshufd $0, t, t;\n\n#define K(x0, x1, x2, x3, x4, i) \\\n\tget_key(i, 0, x4); \\\n\tget_key(i, 1, RT0); \\\n\tget_key(i, 2, RT1); \\\n\tpxor x4,\t\tx0; \\\n\tpxor RT0,\t\tx1; \\\n\tpxor RT1,\t\tx2; \\\n\tget_key(i, 3, x4); \\\n\tpxor x4,\t\tx3;\n\n#define LK(x0, x1, x2, x3, x4, i) \\\n\tmovdqa x0,\t\tx4; \\\n\tpslld $13,\t\tx0; \\\n\tpsrld $(32 - 13),\tx4; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x0,\t\tx1; \\\n\tmovdqa x2,\t\tx4; \\\n\tpslld $3,\t\tx2; \\\n\tpsrld $(32 - 3),\tx4; \\\n\tpor x4,\t\t\tx2; \\\n\tpxor x2,\t\tx1; \\\n\tmovdqa x1,\t\tx4; \\\n\tpslld $1,\t\tx1; \\\n\tpsrld $(32 - 1),\tx4; \\\n\tpor x4,\t\t\tx1; \\\n\tmovdqa x0,\t\tx4; \\\n\tpslld $3,\t\tx4; \\\n\tpxor x2,\t\tx3; \\\n\tpxor x4,\t\tx3; \\\n\tmovdqa x3,\t\tx4; \\\n\tpslld $7,\t\tx3; \\\n\tpsrld $(32 - 7),\tx4; \\\n\tpor x4,\t\t\tx3; \\\n\tmovdqa x1,\t\tx4; \\\n\tpslld $7,\t\tx4; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x3,\t\tx0; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x4,\t\tx2; \\\n\tmovdqa x0,\t\tx4; \\\n\tget_key(i, 1, RT0); \\\n\tpxor RT0,\t\tx1; \\\n\tget_key(i, 3, RT0); \\\n\tpxor RT0,\t\tx3; \\\n\tpslld $5,\t\tx0; \\\n\tpsrld $(32 - 5),\tx4; \\\n\tpor x4,\t\t\tx0; \\\n\tmovdqa x2,\t\tx4; \\\n\tpslld $22,\t\tx2; \\\n\tpsrld $(32 - 22),\tx4; \\\n\tpor x4,\t\t\tx2; \\\n\tget_key(i, 0, RT0); \\\n\tpxor RT0,\t\tx0; \\\n\tget_key(i, 2, RT0); \\\n\tpxor RT0,\t\tx2;\n\n#define KL(x0, x1, x2, x3, x4, i) \\\n\tK(x0, x1, x2, x3, x4, i); \\\n\tmovdqa x0,\t\tx4; \\\n\tpsrld $5,\t\tx0; \\\n\tpslld $(32 - 5),\tx4; \\\n\tpor x4,\t\t\tx0; \\\n\tmovdqa x2,\t\tx4; \\\n\tpsrld $22,\t\tx2; \\\n\tpslld $(32 - 22),\tx4; \\\n\tpor x4,\t\t\tx2; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x3,\t\tx0; \\\n\tmovdqa x1,\t\tx4; \\\n\tpslld $7,\t\tx4; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x4,\t\tx2; \\\n\tmovdqa x1,\t\tx4; \\\n\tpsrld $1,\t\tx1; \\\n\tpslld $(32 - 1),\tx4; \\\n\tpor x4,\t\t\tx1; \\\n\tmovdqa x3,\t\tx4; \\\n\tpsrld $7,\t\tx3; \\\n\tpslld $(32 - 7),\tx4; \\\n\tpor x4,\t\t\tx3; \\\n\tpxor x0,\t\tx1; \\\n\tmovdqa x0,\t\tx4; \\\n\tpslld $3,\t\tx4; \\\n\tpxor x4,\t\tx3; \\\n\tmovdqa x0,\t\tx4; \\\n\tpsrld $13,\t\tx0; \\\n\tpslld $(32 - 13),\tx4; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x2,\t\tx1; \\\n\tpxor x2,\t\tx3; \\\n\tmovdqa x2,\t\tx4; \\\n\tpsrld $3,\t\tx2; \\\n\tpslld $(32 - 3),\tx4; \\\n\tpor x4,\t\t\tx2;\n\n#define S0(x0, x1, x2, x3, x4) \\\n\tmovdqa x3,\t\tx4; \\\n\tpor x0,\t\t\tx3; \\\n\tpxor x4,\t\tx0; \\\n\tpxor x2,\t\tx4; \\\n\tpxor RNOT,\t\tx4; \\\n\tpxor x1,\t\tx3; \\\n\tpand x0,\t\tx1; \\\n\tpxor x4,\t\tx1; \\\n\tpxor x0,\t\tx2; \\\n\tpxor x3,\t\tx0; \\\n\tpor x0,\t\t\tx4; \\\n\tpxor x2,\t\tx0; \\\n\tpand x1,\t\tx2; \\\n\tpxor x2,\t\tx3; \\\n\tpxor RNOT,\t\tx1; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x2,\t\tx1;\n\n#define S1(x0, x1, x2, x3, x4) \\\n\tmovdqa x1,\t\tx4; \\\n\tpxor x0,\t\tx1; \\\n\tpxor x3,\t\tx0; \\\n\tpxor RNOT,\t\tx3; \\\n\tpand x1,\t\tx4; \\\n\tpor x1,\t\t\tx0; \\\n\tpxor x2,\t\tx3; \\\n\tpxor x3,\t\tx0; \\\n\tpxor x3,\t\tx1; \\\n\tpxor x4,\t\tx3; \\\n\tpor x4,\t\t\tx1; \\\n\tpxor x2,\t\tx4; \\\n\tpand x0,\t\tx2; \\\n\tpxor x1,\t\tx2; \\\n\tpor x0,\t\t\tx1; \\\n\tpxor RNOT,\t\tx0; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x1,\t\tx4;\n\n#define S2(x0, x1, x2, x3, x4) \\\n\tpxor RNOT,\t\tx3; \\\n\tpxor x0,\t\tx1; \\\n\tmovdqa x0,\t\tx4; \\\n\tpand x2,\t\tx0; \\\n\tpxor x3,\t\tx0; \\\n\tpor x4,\t\t\tx3; \\\n\tpxor x1,\t\tx2; \\\n\tpxor x1,\t\tx3; \\\n\tpand x0,\t\tx1; \\\n\tpxor x2,\t\tx0; \\\n\tpand x3,\t\tx2; \\\n\tpor x1,\t\t\tx3; \\\n\tpxor RNOT,\t\tx0; \\\n\tpxor x0,\t\tx3; \\\n\tpxor x0,\t\tx4; \\\n\tpxor x2,\t\tx0; \\\n\tpor x2,\t\t\tx1;\n\n#define S3(x0, x1, x2, x3, x4) \\\n\tmovdqa x1,\t\tx4; \\\n\tpxor x3,\t\tx1; \\\n\tpor x0,\t\t\tx3; \\\n\tpand x0,\t\tx4; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x1,\t\tx2; \\\n\tpand x3,\t\tx1; \\\n\tpxor x3,\t\tx2; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x3,\t\tx4; \\\n\tpxor x0,\t\tx1; \\\n\tpand x3,\t\tx0; \\\n\tpand x4,\t\tx3; \\\n\tpxor x2,\t\tx3; \\\n\tpor x1,\t\t\tx4; \\\n\tpand x1,\t\tx2; \\\n\tpxor x3,\t\tx4; \\\n\tpxor x3,\t\tx0; \\\n\tpxor x2,\t\tx3;\n\n#define S4(x0, x1, x2, x3, x4) \\\n\tmovdqa x3,\t\tx4; \\\n\tpand x0,\t\tx3; \\\n\tpxor x4,\t\tx0; \\\n\tpxor x2,\t\tx3; \\\n\tpor x4,\t\t\tx2; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x3,\t\tx4; \\\n\tpor x0,\t\t\tx2; \\\n\tpxor x1,\t\tx2; \\\n\tpand x0,\t\tx1; \\\n\tpxor x4,\t\tx1; \\\n\tpand x2,\t\tx4; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x0,\t\tx4; \\\n\tpor x1,\t\t\tx3; \\\n\tpxor RNOT,\t\tx1; \\\n\tpxor x0,\t\tx3;\n\n#define S5(x0, x1, x2, x3, x4) \\\n\tmovdqa x1,\t\tx4; \\\n\tpor x0,\t\t\tx1; \\\n\tpxor x1,\t\tx2; \\\n\tpxor RNOT,\t\tx3; \\\n\tpxor x0,\t\tx4; \\\n\tpxor x2,\t\tx0; \\\n\tpand x4,\t\tx1; \\\n\tpor x3,\t\t\tx4; \\\n\tpxor x0,\t\tx4; \\\n\tpand x3,\t\tx0; \\\n\tpxor x3,\t\tx1; \\\n\tpxor x2,\t\tx3; \\\n\tpxor x1,\t\tx0; \\\n\tpand x4,\t\tx2; \\\n\tpxor x2,\t\tx1; \\\n\tpand x0,\t\tx2; \\\n\tpxor x2,\t\tx3;\n\n#define S6(x0, x1, x2, x3, x4) \\\n\tmovdqa x1,\t\tx4; \\\n\tpxor x0,\t\tx3; \\\n\tpxor x2,\t\tx1; \\\n\tpxor x0,\t\tx2; \\\n\tpand x3,\t\tx0; \\\n\tpor x3,\t\t\tx1; \\\n\tpxor RNOT,\t\tx4; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x2,\t\tx1; \\\n\tpxor x4,\t\tx3; \\\n\tpxor x0,\t\tx4; \\\n\tpand x0,\t\tx2; \\\n\tpxor x1,\t\tx4; \\\n\tpxor x3,\t\tx2; \\\n\tpand x1,\t\tx3; \\\n\tpxor x0,\t\tx3; \\\n\tpxor x2,\t\tx1;\n\n#define S7(x0, x1, x2, x3, x4) \\\n\tpxor RNOT,\t\tx1; \\\n\tmovdqa x1,\t\tx4; \\\n\tpxor RNOT,\t\tx0; \\\n\tpand x2,\t\tx1; \\\n\tpxor x3,\t\tx1; \\\n\tpor x4,\t\t\tx3; \\\n\tpxor x2,\t\tx4; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x0,\t\tx3; \\\n\tpor x1,\t\t\tx0; \\\n\tpand x0,\t\tx2; \\\n\tpxor x4,\t\tx0; \\\n\tpxor x3,\t\tx4; \\\n\tpand x0,\t\tx3; \\\n\tpxor x1,\t\tx4; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x1,\t\tx3; \\\n\tpor x0,\t\t\tx4; \\\n\tpxor x1,\t\tx4;\n\n#define SI0(x0, x1, x2, x3, x4) \\\n\tmovdqa x3,\t\tx4; \\\n\tpxor x0,\t\tx1; \\\n\tpor x1,\t\t\tx3; \\\n\tpxor x1,\t\tx4; \\\n\tpxor RNOT,\t\tx0; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x0,\t\tx3; \\\n\tpand x1,\t\tx0; \\\n\tpxor x2,\t\tx0; \\\n\tpand x3,\t\tx2; \\\n\tpxor x4,\t\tx3; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x3,\t\tx1; \\\n\tpand x0,\t\tx3; \\\n\tpxor x0,\t\tx1; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x3,\t\tx4;\n\n#define SI1(x0, x1, x2, x3, x4) \\\n\tpxor x3,\t\tx1; \\\n\tmovdqa x0,\t\tx4; \\\n\tpxor x2,\t\tx0; \\\n\tpxor RNOT,\t\tx2; \\\n\tpor x1,\t\t\tx4; \\\n\tpxor x3,\t\tx4; \\\n\tpand x1,\t\tx3; \\\n\tpxor x2,\t\tx1; \\\n\tpand x4,\t\tx2; \\\n\tpxor x1,\t\tx4; \\\n\tpor x3,\t\t\tx1; \\\n\tpxor x0,\t\tx3; \\\n\tpxor x0,\t\tx2; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x0,\t\tx1; \\\n\tpxor x1,\t\tx4;\n\n#define SI2(x0, x1, x2, x3, x4) \\\n\tpxor x1,\t\tx2; \\\n\tmovdqa x3,\t\tx4; \\\n\tpxor RNOT,\t\tx3; \\\n\tpor x2,\t\t\tx3; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x0,\t\tx4; \\\n\tpxor x1,\t\tx3; \\\n\tpor x2,\t\t\tx1; \\\n\tpxor x0,\t\tx2; \\\n\tpxor x4,\t\tx1; \\\n\tpor x3,\t\t\tx4; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x2,\t\tx4; \\\n\tpand x1,\t\tx2; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x4,\t\tx3; \\\n\tpxor x0,\t\tx4;\n\n#define SI3(x0, x1, x2, x3, x4) \\\n\tpxor x1,\t\tx2; \\\n\tmovdqa x1,\t\tx4; \\\n\tpand x2,\t\tx1; \\\n\tpxor x0,\t\tx1; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x3,\t\tx4; \\\n\tpxor x3,\t\tx0; \\\n\tpor x1,\t\t\tx3; \\\n\tpxor x2,\t\tx1; \\\n\tpxor x3,\t\tx1; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x3,\t\tx2; \\\n\tpand x1,\t\tx3; \\\n\tpxor x0,\t\tx1; \\\n\tpand x2,\t\tx0; \\\n\tpxor x3,\t\tx4; \\\n\tpxor x0,\t\tx3; \\\n\tpxor x1,\t\tx0;\n\n#define SI4(x0, x1, x2, x3, x4) \\\n\tpxor x3,\t\tx2; \\\n\tmovdqa x0,\t\tx4; \\\n\tpand x1,\t\tx0; \\\n\tpxor x2,\t\tx0; \\\n\tpor x3,\t\t\tx2; \\\n\tpxor RNOT,\t\tx4; \\\n\tpxor x0,\t\tx1; \\\n\tpxor x2,\t\tx0; \\\n\tpand x4,\t\tx2; \\\n\tpxor x0,\t\tx2; \\\n\tpor x4,\t\t\tx0; \\\n\tpxor x3,\t\tx0; \\\n\tpand x2,\t\tx3; \\\n\tpxor x3,\t\tx4; \\\n\tpxor x1,\t\tx3; \\\n\tpand x0,\t\tx1; \\\n\tpxor x1,\t\tx4; \\\n\tpxor x3,\t\tx0;\n\n#define SI5(x0, x1, x2, x3, x4) \\\n\tmovdqa x1,\t\tx4; \\\n\tpor x2,\t\t\tx1; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x3,\t\tx1; \\\n\tpand x4,\t\tx3; \\\n\tpxor x3,\t\tx2; \\\n\tpor x0,\t\t\tx3; \\\n\tpxor RNOT,\t\tx0; \\\n\tpxor x2,\t\tx3; \\\n\tpor x0,\t\t\tx2; \\\n\tpxor x1,\t\tx4; \\\n\tpxor x4,\t\tx2; \\\n\tpand x0,\t\tx4; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x3,\t\tx1; \\\n\tpand x2,\t\tx0; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x4,\t\tx2; \\\n\tpxor x3,\t\tx4;\n\n#define SI6(x0, x1, x2, x3, x4) \\\n\tpxor x2,\t\tx0; \\\n\tmovdqa x0,\t\tx4; \\\n\tpand x3,\t\tx0; \\\n\tpxor x3,\t\tx2; \\\n\tpxor x2,\t\tx0; \\\n\tpxor x1,\t\tx3; \\\n\tpor x4,\t\t\tx2; \\\n\tpxor x3,\t\tx2; \\\n\tpand x0,\t\tx3; \\\n\tpxor RNOT,\t\tx0; \\\n\tpxor x1,\t\tx3; \\\n\tpand x2,\t\tx1; \\\n\tpxor x0,\t\tx4; \\\n\tpxor x4,\t\tx3; \\\n\tpxor x2,\t\tx4; \\\n\tpxor x1,\t\tx0; \\\n\tpxor x0,\t\tx2;\n\n#define SI7(x0, x1, x2, x3, x4) \\\n\tmovdqa x3,\t\tx4; \\\n\tpand x0,\t\tx3; \\\n\tpxor x2,\t\tx0; \\\n\tpor x4,\t\t\tx2; \\\n\tpxor x1,\t\tx4; \\\n\tpxor RNOT,\t\tx0; \\\n\tpor x3,\t\t\tx1; \\\n\tpxor x0,\t\tx4; \\\n\tpand x2,\t\tx0; \\\n\tpxor x1,\t\tx0; \\\n\tpand x2,\t\tx1; \\\n\tpxor x2,\t\tx3; \\\n\tpxor x3,\t\tx4; \\\n\tpand x3,\t\tx2; \\\n\tpor x0,\t\t\tx3; \\\n\tpxor x4,\t\tx1; \\\n\tpxor x4,\t\tx3; \\\n\tpand x0,\t\tx4; \\\n\tpxor x2,\t\tx4;\n\n#define transpose_4x4(x0, x1, x2, x3, t0, t1, t2) \\\n\tmovdqa x0,\t\tt2; \\\n\tpunpckldq x1,\t\tx0; \\\n\tpunpckhdq x1,\t\tt2; \\\n\tmovdqa x2,\t\tt1; \\\n\tpunpckhdq x3,\t\tx2; \\\n\tpunpckldq x3,\t\tt1; \\\n\tmovdqa x0,\t\tx1; \\\n\tpunpcklqdq t1,\t\tx0; \\\n\tpunpckhqdq t1,\t\tx1; \\\n\tmovdqa t2,\t\tx3; \\\n\tpunpcklqdq x2,\t\tt2; \\\n\tpunpckhqdq x2,\t\tx3; \\\n\tmovdqa t2,\t\tx2;\n\n#define read_blocks(in, x0, x1, x2, x3, t0, t1, t2) \\\n\tmovdqu (0*4*4)(in),\tx0; \\\n\tmovdqu (1*4*4)(in),\tx1; \\\n\tmovdqu (2*4*4)(in),\tx2; \\\n\tmovdqu (3*4*4)(in),\tx3; \\\n\t\\\n\ttranspose_4x4(x0, x1, x2, x3, t0, t1, t2)\n\n#define write_blocks(out, x0, x1, x2, x3, t0, t1, t2) \\\n\ttranspose_4x4(x0, x1, x2, x3, t0, t1, t2) \\\n\t\\\n\tmovdqu x0, (0*4*4)(out); \\\n\tmovdqu x1, (1*4*4)(out); \\\n\tmovdqu x2, (2*4*4)(out); \\\n\tmovdqu x3, (3*4*4)(out);\n\n#define xor_blocks(out, x0, x1, x2, x3, t0, t1, t2) \\\n\ttranspose_4x4(x0, x1, x2, x3, t0, t1, t2) \\\n\t\\\n\tmovdqu (0*4*4)(out),\tt0; \\\n\tpxor t0,\t\tx0; \\\n\tmovdqu x0,\t\t(0*4*4)(out); \\\n\tmovdqu (1*4*4)(out),\tt0; \\\n\tpxor t0,\t\tx1; \\\n\tmovdqu x1,\t\t(1*4*4)(out); \\\n\tmovdqu (2*4*4)(out),\tt0; \\\n\tpxor t0,\t\tx2; \\\n\tmovdqu x2,\t\t(2*4*4)(out); \\\n\tmovdqu (3*4*4)(out),\tt0; \\\n\tpxor t0,\t\tx3; \\\n\tmovdqu x3,\t\t(3*4*4)(out);\n\nSYM_FUNC_START(__serpent_enc_blk_4way)\n\t \n\n\tpcmpeqd RNOT, RNOT;\n\n\tmovl arg_ctx(%esp), CTX;\n\n\tmovl arg_src(%esp), %eax;\n\tread_blocks(%eax, RA, RB, RC, RD, RT0, RT1, RE);\n\n\t\t\t\t\t K(RA, RB, RC, RD, RE, 0);\n\tS0(RA, RB, RC, RD, RE);\t\tLK(RC, RB, RD, RA, RE, 1);\n\tS1(RC, RB, RD, RA, RE);\t\tLK(RE, RD, RA, RC, RB, 2);\n\tS2(RE, RD, RA, RC, RB);\t\tLK(RB, RD, RE, RC, RA, 3);\n\tS3(RB, RD, RE, RC, RA);\t\tLK(RC, RA, RD, RB, RE, 4);\n\tS4(RC, RA, RD, RB, RE);\t\tLK(RA, RD, RB, RE, RC, 5);\n\tS5(RA, RD, RB, RE, RC);\t\tLK(RC, RA, RD, RE, RB, 6);\n\tS6(RC, RA, RD, RE, RB);\t\tLK(RD, RB, RA, RE, RC, 7);\n\tS7(RD, RB, RA, RE, RC);\t\tLK(RC, RA, RE, RD, RB, 8);\n\tS0(RC, RA, RE, RD, RB);\t\tLK(RE, RA, RD, RC, RB, 9);\n\tS1(RE, RA, RD, RC, RB);\t\tLK(RB, RD, RC, RE, RA, 10);\n\tS2(RB, RD, RC, RE, RA);\t\tLK(RA, RD, RB, RE, RC, 11);\n\tS3(RA, RD, RB, RE, RC);\t\tLK(RE, RC, RD, RA, RB, 12);\n\tS4(RE, RC, RD, RA, RB);\t\tLK(RC, RD, RA, RB, RE, 13);\n\tS5(RC, RD, RA, RB, RE);\t\tLK(RE, RC, RD, RB, RA, 14);\n\tS6(RE, RC, RD, RB, RA);\t\tLK(RD, RA, RC, RB, RE, 15);\n\tS7(RD, RA, RC, RB, RE);\t\tLK(RE, RC, RB, RD, RA, 16);\n\tS0(RE, RC, RB, RD, RA);\t\tLK(RB, RC, RD, RE, RA, 17);\n\tS1(RB, RC, RD, RE, RA);\t\tLK(RA, RD, RE, RB, RC, 18);\n\tS2(RA, RD, RE, RB, RC);\t\tLK(RC, RD, RA, RB, RE, 19);\n\tS3(RC, RD, RA, RB, RE);\t\tLK(RB, RE, RD, RC, RA, 20);\n\tS4(RB, RE, RD, RC, RA);\t\tLK(RE, RD, RC, RA, RB, 21);\n\tS5(RE, RD, RC, RA, RB);\t\tLK(RB, RE, RD, RA, RC, 22);\n\tS6(RB, RE, RD, RA, RC);\t\tLK(RD, RC, RE, RA, RB, 23);\n\tS7(RD, RC, RE, RA, RB);\t\tLK(RB, RE, RA, RD, RC, 24);\n\tS0(RB, RE, RA, RD, RC);\t\tLK(RA, RE, RD, RB, RC, 25);\n\tS1(RA, RE, RD, RB, RC);\t\tLK(RC, RD, RB, RA, RE, 26);\n\tS2(RC, RD, RB, RA, RE);\t\tLK(RE, RD, RC, RA, RB, 27);\n\tS3(RE, RD, RC, RA, RB);\t\tLK(RA, RB, RD, RE, RC, 28);\n\tS4(RA, RB, RD, RE, RC);\t\tLK(RB, RD, RE, RC, RA, 29);\n\tS5(RB, RD, RE, RC, RA);\t\tLK(RA, RB, RD, RC, RE, 30);\n\tS6(RA, RB, RD, RC, RE);\t\tLK(RD, RE, RB, RC, RA, 31);\n\tS7(RD, RE, RB, RC, RA);\t\t K(RA, RB, RC, RD, RE, 32);\n\n\tmovl arg_dst(%esp), %eax;\n\n\tcmpb $0, arg_xor(%esp);\n\tjnz .L__enc_xor4;\n\n\twrite_blocks(%eax, RA, RB, RC, RD, RT0, RT1, RE);\n\n\tRET;\n\n.L__enc_xor4:\n\txor_blocks(%eax, RA, RB, RC, RD, RT0, RT1, RE);\n\n\tRET;\nSYM_FUNC_END(__serpent_enc_blk_4way)\n\nSYM_FUNC_START(serpent_dec_blk_4way)\n\t \n\n\tpcmpeqd RNOT, RNOT;\n\n\tmovl arg_ctx(%esp), CTX;\n\n\tmovl arg_src(%esp), %eax;\n\tread_blocks(%eax, RA, RB, RC, RD, RT0, RT1, RE);\n\n\t\t\t\t\t K(RA, RB, RC, RD, RE, 32);\n\tSI7(RA, RB, RC, RD, RE);\tKL(RB, RD, RA, RE, RC, 31);\n\tSI6(RB, RD, RA, RE, RC);\tKL(RA, RC, RE, RB, RD, 30);\n\tSI5(RA, RC, RE, RB, RD);\tKL(RC, RD, RA, RE, RB, 29);\n\tSI4(RC, RD, RA, RE, RB);\tKL(RC, RA, RB, RE, RD, 28);\n\tSI3(RC, RA, RB, RE, RD);\tKL(RB, RC, RD, RE, RA, 27);\n\tSI2(RB, RC, RD, RE, RA);\tKL(RC, RA, RE, RD, RB, 26);\n\tSI1(RC, RA, RE, RD, RB);\tKL(RB, RA, RE, RD, RC, 25);\n\tSI0(RB, RA, RE, RD, RC);\tKL(RE, RC, RA, RB, RD, 24);\n\tSI7(RE, RC, RA, RB, RD);\tKL(RC, RB, RE, RD, RA, 23);\n\tSI6(RC, RB, RE, RD, RA);\tKL(RE, RA, RD, RC, RB, 22);\n\tSI5(RE, RA, RD, RC, RB);\tKL(RA, RB, RE, RD, RC, 21);\n\tSI4(RA, RB, RE, RD, RC);\tKL(RA, RE, RC, RD, RB, 20);\n\tSI3(RA, RE, RC, RD, RB);\tKL(RC, RA, RB, RD, RE, 19);\n\tSI2(RC, RA, RB, RD, RE);\tKL(RA, RE, RD, RB, RC, 18);\n\tSI1(RA, RE, RD, RB, RC);\tKL(RC, RE, RD, RB, RA, 17);\n\tSI0(RC, RE, RD, RB, RA);\tKL(RD, RA, RE, RC, RB, 16);\n\tSI7(RD, RA, RE, RC, RB);\tKL(RA, RC, RD, RB, RE, 15);\n\tSI6(RA, RC, RD, RB, RE);\tKL(RD, RE, RB, RA, RC, 14);\n\tSI5(RD, RE, RB, RA, RC);\tKL(RE, RC, RD, RB, RA, 13);\n\tSI4(RE, RC, RD, RB, RA);\tKL(RE, RD, RA, RB, RC, 12);\n\tSI3(RE, RD, RA, RB, RC);\tKL(RA, RE, RC, RB, RD, 11);\n\tSI2(RA, RE, RC, RB, RD);\tKL(RE, RD, RB, RC, RA, 10);\n\tSI1(RE, RD, RB, RC, RA);\tKL(RA, RD, RB, RC, RE, 9);\n\tSI0(RA, RD, RB, RC, RE);\tKL(RB, RE, RD, RA, RC, 8);\n\tSI7(RB, RE, RD, RA, RC);\tKL(RE, RA, RB, RC, RD, 7);\n\tSI6(RE, RA, RB, RC, RD);\tKL(RB, RD, RC, RE, RA, 6);\n\tSI5(RB, RD, RC, RE, RA);\tKL(RD, RA, RB, RC, RE, 5);\n\tSI4(RD, RA, RB, RC, RE);\tKL(RD, RB, RE, RC, RA, 4);\n\tSI3(RD, RB, RE, RC, RA);\tKL(RE, RD, RA, RC, RB, 3);\n\tSI2(RE, RD, RA, RC, RB);\tKL(RD, RB, RC, RA, RE, 2);\n\tSI1(RD, RB, RC, RA, RE);\tKL(RE, RB, RC, RA, RD, 1);\n\tSI0(RE, RB, RC, RA, RD);\t K(RC, RD, RB, RE, RA, 0);\n\n\tmovl arg_dst(%esp), %eax;\n\twrite_blocks(%eax, RC, RD, RB, RE, RT0, RT1, RA);\n\n\tRET;\nSYM_FUNC_END(serpent_dec_blk_4way)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}